<stg><name>hls_object_green_classification</name>


<trans_list>

<trans id="752" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="3" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="39" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="44" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="46" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="47" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="50" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
<literal name="icmp_ln24_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="50" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
<literal name="icmp_ln26_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln26_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
<literal name="icmp_ln26_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln26_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="53" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_2" val="0"/>
<literal name="icmp_ln26_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="54" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="57" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
<literal name="icmp_ln24_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="57" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="60" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
<literal name="icmp_ln26_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="61" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="62" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="74" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="75" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="76" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="79" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="79" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="82" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln26_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="82" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="83" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="86" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="87" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="90" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %p_0_0_0175994 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0175994"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %p_0_0_01759_196 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01759_196"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %p_0_0_01759_298 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01759_298"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %lbl = alloca i32 1

]]></Node>
<StgValue><ssdm name="lbl"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %top_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %middle_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="middle_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %gray_pix_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="gray_pix_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="count_loc"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="9" op_3_bw="9" op_4_bw="8" op_5_bw="8" op_6_bw="1">
<![CDATA[
entry:65 %call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:66 %store_ln129 = store i16 1, i16 %lbl

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67 %store_ln129 = store i32 0, i32 %row

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %store_ln129 = store i32 0, i32 %col

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:69 %store_ln129 = store i17 0, i17 %i_2

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:11 %spectopmodule_ln59 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18

]]></Node>
<StgValue><ssdm name="spectopmodule_ln59"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln59 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln59"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_16, i32 0, i32 0, void @empty_13, i32 1, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_x, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_16, i32 0, i32 0, void @empty_13, i32 1, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_y, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_16, i32 0, i32 0, void @empty_13, i32 1, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %obj_is_green, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %obj_is_green

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %object_count

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:44 %specmemcore_ln79 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln79"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln80"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:46 %specmemcore_ln81 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln81"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:47 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:48 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:50 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:52 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:56 %specmemcore_ln89 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln89"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln93 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln93"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:58 %specmemcore_ln102 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln102"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:59 %specmemcore_ln103 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln103"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:60 %specmemcore_ln104 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln104"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln105 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln105"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:62 %specmemcore_ln106 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln106"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:63 %specaxissidechannel_ln109 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln109"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:64 %specaxissidechannel_ln109 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln109"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="9" op_3_bw="9" op_4_bw="8" op_5_bw="8" op_6_bw="1">
<![CDATA[
entry:65 %call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
entry:70 %br_ln129 = br void %for.inc211

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc211:0 %i = load i17 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc211:1 %row_2 = load i32 %row

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
for.inc211:2 %top_2_load = load i8 %top_2

]]></Node>
<StgValue><ssdm name="top_2_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
for.inc211:3 %middle_2_load = load i8 %middle_2

]]></Node>
<StgValue><ssdm name="middle_2_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
for.inc211:4 %gray_pix_1_load = load i8 %gray_pix_1

]]></Node>
<StgValue><ssdm name="gray_pix_1_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="32">
<![CDATA[
for.inc211:5 %trunc_ln129 = trunc i32 %row_2

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="32">
<![CDATA[
for.inc211:6 %trunc_ln129_1 = trunc i32 %row_2

]]></Node>
<StgValue><ssdm name="trunc_ln129_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc211:7 %icmp_ln129 = icmp_eq  i17 %i, i17 76800

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc211:8 %i_8 = add i17 %i, i17 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc211:9 %br_ln129 = br i1 %icmp_ln129, void %for.inc211.split_ifconv, void %Pass1_5_inner0.preheader

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc211.split_ifconv:0 %col_load_1 = load i32 %col

]]></Node>
<StgValue><ssdm name="col_load_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="32">
<![CDATA[
for.inc211.split_ifconv:2 %trunc_ln129_3 = trunc i32 %col_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln129_3"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.inc211.split_ifconv:12 %tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln129_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="11" op_2_bw="6">
<![CDATA[
for.inc211.split_ifconv:13 %tmp_31 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln129, i6 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc211.split_ifconv:14 %add_ln139 = add i17 %tmp_s, i17 %tmp_31

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc211.split_ifconv:20 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc211.split_ifconv:21 %select_ln137_2 = select i1 %tmp_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln137_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:22 %xor_ln137 = xor i32 %row_2, i32 %select_ln137_2

]]></Node>
<StgValue><ssdm name="xor_ln137"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc211.split_ifconv:48 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc211.split_ifconv:49 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc211.split_ifconv:50 %select_ln137_3 = select i1 %tmp_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln137_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:51 %xor_ln137_1 = xor i32 %col_load_1, i32 %select_ln137_3

]]></Node>
<StgValue><ssdm name="xor_ln137_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="32">
<![CDATA[
Pass1_5_inner0.preheader:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.preheader:1 %store_ln186 = store i8 1, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
Pass1_5_inner0.preheader:2 %br_ln186 = br void %Pass1_5_inner0

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="195" st_id="4" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="197" st_id="5" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="201" st_id="7" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="203" st_id="8" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="207" st_id="10" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="209" st_id="11" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="211" st_id="12" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="215" st_id="14" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="219" st_id="16" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="221" st_id="17" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="223" st_id="18" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="227" st_id="20" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="229" st_id="21" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="231" st_id="22" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="233" st_id="23" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="235" st_id="24" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="237" st_id="25" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="239" st_id="26" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="241" st_id="27" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="242" st_id="27" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="243" st_id="28" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="245" st_id="29" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="247" st_id="30" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="34" op_0_bw="34" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.inc211.split_ifconv:7 %empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="34">
<![CDATA[
for.inc211.split_ifconv:8 %in_pix_data_V = extractvalue i34 %empty

]]></Node>
<StgValue><ssdm name="in_pix_data_V"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="24">
<![CDATA[
for.inc211.split_ifconv:9 %R = trunc i24 %in_pix_data_V

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc211.split_ifconv:10 %G = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc211.split_ifconv:11 %B = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="8">
<![CDATA[
for.inc211.split_ifconv:64 %zext_ln141_2 = zext i8 %G

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:65 %mul_ln141 = mul i14 %zext_ln141_2, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln141"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="256" st_id="31" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="258" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:65 %mul_ln141 = mul i14 %zext_ln141_2, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln141"/></StgValue>
</operation>

<operation id="259" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="8">
<![CDATA[
for.inc211.split_ifconv:70 %zext_ln141_5 = zext i8 %B

]]></Node>
<StgValue><ssdm name="zext_ln141_5"/></StgValue>
</operation>

<operation id="260" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc211.split_ifconv:71 %mul_ln141_1 = mul i12 %zext_ln141_5, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln141_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="261" st_id="32" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc211.split_ifconv:28 %add_ln139_1 = add i17 %add_ln139, i17 %trunc_ln129_3

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="17">
<![CDATA[
for.inc211.split_ifconv:29 %zext_ln139 = zext i17 %add_ln139_1

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:30 %imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="imgB_addr"/></StgValue>
</operation>

<operation id="265" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:31 %imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="imgG_addr"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:32 %imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="imgR_addr"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:33 %label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="label_map_addr"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
for.inc211.split_ifconv:56 %store_ln137 = store i8 %R, i17 %imgR_addr

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
for.inc211.split_ifconv:57 %store_ln138 = store i8 %G, i17 %imgG_addr

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
for.inc211.split_ifconv:58 %store_ln139 = store i8 %B, i17 %imgB_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc211.split_ifconv:59 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %R, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="13">
<![CDATA[
for.inc211.split_ifconv:60 %zext_ln141 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc211.split_ifconv:61 %shl_ln141_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln141_1"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="9">
<![CDATA[
for.inc211.split_ifconv:62 %zext_ln141_1 = zext i9 %shl_ln141_1

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:63 %sub_ln141 = sub i14 %zext_ln141, i14 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="sub_ln141"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:65 %mul_ln141 = mul i14 %zext_ln141_2, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln141"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="14">
<![CDATA[
for.inc211.split_ifconv:66 %sext_ln141 = sext i14 %sub_ln141

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="41" op_0_bw="40">
<![CDATA[
for.inc211.split_ifconv:67 %zext_ln141_4 = zext i40 %sext_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141_4"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="41" op_0_bw="14">
<![CDATA[
for.inc211.split_ifconv:68 %zext_ln141_3 = zext i14 %mul_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141_3"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc211.split_ifconv:69 %add_ln141 = add i41 %zext_ln141_3, i41 %zext_ln141_4

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc211.split_ifconv:71 %mul_ln141_1 = mul i12 %zext_ln141_5, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln141_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="283" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="65" op_0_bw="32">
<![CDATA[
for.inc211.split_ifconv:15 %zext_ln137 = zext i32 %row_2

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc211.split_ifconv:16 %mul_ln137 = mul i65 %zext_ln137, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc211.split_ifconv:69 %add_ln141 = add i41 %zext_ln141_3, i41 %zext_ln141_4

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc211.split_ifconv:71 %mul_ln141_1 = mul i12 %zext_ln141_5, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln141_1"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="41" op_0_bw="12">
<![CDATA[
for.inc211.split_ifconv:72 %zext_ln141_6 = zext i12 %mul_ln141_1

]]></Node>
<StgValue><ssdm name="zext_ln141_6"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc211.split_ifconv:73 %add_ln141_1 = add i41 %add_ln141, i41 %zext_ln141_6

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="291" st_id="34" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc211.split_ifconv:16 %mul_ln137 = mul i65 %zext_ln137, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc211.split_ifconv:17 %udiv_ln_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln137, i32 34, i32 47

]]></Node>
<StgValue><ssdm name="udiv_ln_cast"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc211.split_ifconv:73 %add_ln141_1 = add i41 %add_ln141, i41 %zext_ln141_6

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="296" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:18 %mul_ln166 = mul i14 %udiv_ln_cast, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
for.inc211.split_ifconv:27 %zext_ln137_1 = zext i32 %col_load_1

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="65" op_0_bw="32">
<![CDATA[
for.inc211.split_ifconv:34 %zext_ln137_2 = zext i32 %col_load_1

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc211.split_ifconv:35 %mul_ln137_1 = mul i65 %zext_ln137_2, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln137_1"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="56" op_0_bw="41">
<![CDATA[
for.inc211.split_ifconv:74 %zext_ln141_7 = zext i41 %add_ln141_1

]]></Node>
<StgValue><ssdm name="zext_ln141_7"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
for.inc211.split_ifconv:75 %mul_ln141_2 = mul i56 %zext_ln141_7, i56 2814749767107

]]></Node>
<StgValue><ssdm name="mul_ln141_2"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:79 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2 = getelementptr i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1, i64 0, i64 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:80 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3 = getelementptr i8 %hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint, i64 0, i64 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="306" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:18 %mul_ln166 = mul i14 %udiv_ln_cast, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="307" st_id="36" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="308" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc211.split_ifconv:35 %mul_ln137_1 = mul i65 %zext_ln137_2, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln137_1"/></StgValue>
</operation>

<operation id="309" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc211.split_ifconv:36 %udiv_ln137_1_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln137_1, i32 34, i32 47

]]></Node>
<StgValue><ssdm name="udiv_ln137_1_cast"/></StgValue>
</operation>

<operation id="310" st_id="36" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
for.inc211.split_ifconv:75 %mul_ln141_2 = mul i56 %zext_ln141_7, i56 2814749767107

]]></Node>
<StgValue><ssdm name="mul_ln141_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="312" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:18 %mul_ln166 = mul i14 %udiv_ln_cast, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:37 %add_ln166 = add i14 %mul_ln166, i14 %udiv_ln137_1_cast

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
for.inc211.split_ifconv:75 %mul_ln141_2 = mul i56 %zext_ln141_7, i56 2814749767107

]]></Node>
<StgValue><ssdm name="mul_ln141_2"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc211.split_ifconv:76 %gray_pix = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %mul_ln141_2, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="gray_pix"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="9">
<![CDATA[
for.inc211.split_ifconv:81 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="9">
<![CDATA[
for.inc211.split_ifconv:82 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32">
<![CDATA[
for.inc211.split_ifconv:1 %trunc_ln129_2 = trunc i32 %row_2

]]></Node>
<StgValue><ssdm name="trunc_ln129_2"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32">
<![CDATA[
for.inc211.split_ifconv:3 %trunc_ln129_4 = trunc i32 %row_2

]]></Node>
<StgValue><ssdm name="trunc_ln129_4"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc211.split_ifconv:4 %specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln131"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc211.split_ifconv:5 %speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln132"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc211.split_ifconv:6 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc211.split_ifconv:19 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:23 %urem_ln137 = urem i32 %xor_ln137, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2">
<![CDATA[
for.inc211.split_ifconv:24 %trunc_ln137 = trunc i2 %urem_ln137

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc211.split_ifconv:25 %sub_ln137 = sub i2 2, i2 %trunc_ln137

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc211.split_ifconv:26 %select_ln137 = select i1 %tmp_35, i2 %sub_ln137, i2 %trunc_ln137

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc211.split_ifconv:37 %add_ln166 = add i14 %mul_ln166, i14 %udiv_ln137_1_cast

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="14">
<![CDATA[
for.inc211.split_ifconv:38 %zext_ln166 = zext i14 %add_ln166

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:39 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:40 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:41 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:42 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:43 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:44 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:45 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:46 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc211.split_ifconv:47 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:52 %urem_ln137_1 = urem i32 %xor_ln137_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln137_1"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2">
<![CDATA[
for.inc211.split_ifconv:53 %trunc_ln137_1 = trunc i2 %urem_ln137_1

]]></Node>
<StgValue><ssdm name="trunc_ln137_1"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc211.split_ifconv:54 %sub_ln137_1 = sub i2 2, i2 %trunc_ln137_1

]]></Node>
<StgValue><ssdm name="sub_ln137_1"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc211.split_ifconv:55 %select_ln137_1 = select i1 %tmp_37, i2 %sub_ln137_1, i2 %trunc_ln137_1

]]></Node>
<StgValue><ssdm name="select_ln137_1"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc211.split_ifconv:77 %tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %row_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc211.split_ifconv:78 %icmp_ln150 = icmp_sgt  i31 %tmp_39, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="9">
<![CDATA[
for.inc211.split_ifconv:81 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="9">
<![CDATA[
for.inc211.split_ifconv:82 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc211.split_ifconv:83 %top = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i1 %trunc_ln129_4

]]></Node>
<StgValue><ssdm name="top"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc211.split_ifconv:84 %top_3 = select i1 %icmp_ln150, i8 %top, i8 0

]]></Node>
<StgValue><ssdm name="top_3"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc211.split_ifconv:85 %icmp_ln151 = icmp_sgt  i32 %row_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc211.split_ifconv:86 %middle = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i1 %trunc_ln129_4

]]></Node>
<StgValue><ssdm name="middle"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc211.split_ifconv:87 %middle_3 = select i1 %icmp_ln151, i8 %middle, i8 0

]]></Node>
<StgValue><ssdm name="middle_3"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc211.split_ifconv:88 %br_ln156 = br i1 %trunc_ln129_4, void %arrayidx23919.case.0, void %arrayidx23919.case.1

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx23919.case.0:0 %store_ln156 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23919.case.0:1 %br_ln156 = br void %arrayidx23919.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx23919.case.1:0 %store_ln156 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23919.case.1:1 %br_ln156 = br void %arrayidx23919.exit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx23919.exit:0 %col_load = load i32 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="360" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx23919.exit:1 %tmp_46 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %col_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx23919.exit:2 %icmp_ln160 = icmp_sgt  i31 %tmp_46, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx23919.exit:3 %and_ln160 = and i1 %icmp_ln150, i1 %icmp_ln160

]]></Node>
<StgValue><ssdm name="and_ln160"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx23919.exit:4 %br_ln160 = br i1 %and_ln160, void %if.end287, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
if.then:1 %p_0_0_01759_196_load = load i8 %p_0_0_01759_196

]]></Node>
<StgValue><ssdm name="p_0_0_01759_196_load"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8">
<![CDATA[
if.then:2 %p_0_0_01759_298_load = load i8 %p_0_0_01759_298

]]></Node>
<StgValue><ssdm name="p_0_0_01759_298_load"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:6 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_01759_196_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="9">
<![CDATA[
if.then:7 %zext_ln161_2 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="8">
<![CDATA[
if.then:11 %zext_ln161_4 = zext i8 %p_0_0_01759_298_load

]]></Node>
<StgValue><ssdm name="zext_ln161_4"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:14 %add_ln161 = add i10 %zext_ln161_2, i10 %zext_ln161_4

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:22 %shl_ln162_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %gray_pix_1_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln162_1"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="9">
<![CDATA[
if.then:23 %zext_ln162_2 = zext i9 %shl_ln162_1

]]></Node>
<StgValue><ssdm name="zext_ln162_2"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:24 %add_ln162 = add i10 %zext_ln162_2, i10 %zext_ln161_4

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="373" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.end287:0 %switch_ln166 = switch i2 %select_ln137, void %arrayidx29120136.case.2, i2 0, void %arrayidx29120136.case.0, i2 1, void %arrayidx29120136.case.1

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="374" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx29120136.case.1:0 %switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2131, i2 0, void %arrayidx29120136.case.0129, i2 1, void %arrayidx29120136.case.1130

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="375" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.1130:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="376" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.1130:1 %br_ln166 = br void %arrayidx29120136.exit128

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="377" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.0129:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="378" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.0129:1 %br_ln166 = br void %arrayidx29120136.exit128

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="379" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.2131:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.2131:1 %br_ln166 = br void %arrayidx29120136.exit128

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.exit128:0 %br_ln166 = br void %arrayidx29120136.exit

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx29120136.case.0:0 %switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2126, i2 0, void %arrayidx29120136.case.0124, i2 1, void %arrayidx29120136.case.1125

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.1125:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.1125:1 %br_ln166 = br void %arrayidx29120136.exit123

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="385" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.0124:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="386" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.0124:1 %br_ln166 = br void %arrayidx29120136.exit123

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="387" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.2126:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="388" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.2126:1 %br_ln166 = br void %arrayidx29120136.exit123

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="389" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.exit123:0 %br_ln166 = br void %arrayidx29120136.exit

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="390" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx29120136.case.2:0 %switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2136, i2 0, void %arrayidx29120136.case.0134, i2 1, void %arrayidx29120136.case.1135

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="391" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.1135:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="392" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.1135:1 %br_ln166 = br void %arrayidx29120136.exit133

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="393" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.0134:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="394" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.0134:1 %br_ln166 = br void %arrayidx29120136.exit133

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="395" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.2136:0 %store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="396" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.2136:1 %br_ln166 = br void %arrayidx29120136.exit133

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="397" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.exit133:0 %br_ln166 = br void %arrayidx29120136.exit

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="398" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.exit:0 %br_ln170 = br void %if.end328

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="399" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
if.then:0 %p_0_0_0175994_load = load i8 %p_0_0_0175994

]]></Node>
<StgValue><ssdm name="p_0_0_0175994_load"/></StgValue>
</operation>

<operation id="400" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="8">
<![CDATA[
if.then:3 %zext_ln161 = zext i8 %p_0_0_0175994_load

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="401" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="8">
<![CDATA[
if.then:4 %zext_ln161_1 = zext i8 %top_3

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="402" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:5 %sub_ln161 = sub i9 %zext_ln161_1, i9 %zext_ln161

]]></Node>
<StgValue><ssdm name="sub_ln161"/></StgValue>
</operation>

<operation id="403" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="9">
<![CDATA[
if.then:8 %sext_ln161 = sext i9 %sub_ln161

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="404" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:9 %shl_ln161_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %middle_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln161_1"/></StgValue>
</operation>

<operation id="405" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="9">
<![CDATA[
if.then:10 %zext_ln161_3 = zext i9 %shl_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_3"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="8">
<![CDATA[
if.then:12 %zext_ln161_5 = zext i8 %gray_pix

]]></Node>
<StgValue><ssdm name="zext_ln161_5"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="8">
<![CDATA[
if.then:13 %zext_ln161_6 = zext i8 %gray_pix

]]></Node>
<StgValue><ssdm name="zext_ln161_6"/></StgValue>
</operation>

<operation id="408" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="10">
<![CDATA[
if.then:15 %zext_ln161_7 = zext i10 %add_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_7"/></StgValue>
</operation>

<operation id="409" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:16 %sub_ln161_1 = sub i11 %zext_ln161_5, i11 %zext_ln161_7

]]></Node>
<StgValue><ssdm name="sub_ln161_1"/></StgValue>
</operation>

<operation id="410" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:17 %add_ln161_1 = add i11 %zext_ln161_3, i11 %sext_ln161

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="411" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:18 %gx = add i11 %add_ln161_1, i11 %sub_ln161_1

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="412" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:19 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %top_2_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="413" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="9">
<![CDATA[
if.then:20 %zext_ln162 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="414" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="8">
<![CDATA[
if.then:21 %zext_ln162_1 = zext i8 %top_3

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="10">
<![CDATA[
if.then:25 %zext_ln162_3 = zext i10 %add_ln162

]]></Node>
<StgValue><ssdm name="zext_ln162_3"/></StgValue>
</operation>

<operation id="416" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:26 %sub_ln162 = sub i11 %zext_ln162_3, i11 %zext_ln162

]]></Node>
<StgValue><ssdm name="sub_ln162"/></StgValue>
</operation>

<operation id="417" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:27 %sub_ln162_1 = sub i9 %zext_ln161_6, i9 %zext_ln161

]]></Node>
<StgValue><ssdm name="sub_ln162_1"/></StgValue>
</operation>

<operation id="418" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="9">
<![CDATA[
if.then:28 %sext_ln162 = sext i9 %sub_ln162_1

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="419" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:29 %add_ln162_1 = add i11 %sext_ln162, i11 %sub_ln162

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="420" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:30 %gy = sub i11 %add_ln162_1, i11 %zext_ln162_1

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="21" op_0_bw="11">
<![CDATA[
if.then:33 %sext_ln163_1 = sext i11 %gy

]]></Node>
<StgValue><ssdm name="sext_ln163_1"/></StgValue>
</operation>

<operation id="422" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:34 %mul_ln163_1 = mul i21 %sext_ln163_1, i21 %sext_ln163_1

]]></Node>
<StgValue><ssdm name="mul_ln163_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="423" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="21" op_0_bw="11">
<![CDATA[
if.then:31 %sext_ln163 = sext i11 %gx

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="424" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:32 %mul_ln163 = mul i21 %sext_ln163, i21 %sext_ln163

]]></Node>
<StgValue><ssdm name="mul_ln163"/></StgValue>
</operation>

<operation id="425" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:34 %mul_ln163_1 = mul i21 %sext_ln163_1, i21 %sext_ln163_1

]]></Node>
<StgValue><ssdm name="mul_ln163_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="426" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:34 %mul_ln163_1 = mul i21 %sext_ln163_1, i21 %sext_ln163_1

]]></Node>
<StgValue><ssdm name="mul_ln163_1"/></StgValue>
</operation>

<operation id="427" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:35 %mag_sq = add i21 %mul_ln163, i21 %mul_ln163_1

]]></Node>
<StgValue><ssdm name="mag_sq"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="428" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:35 %mag_sq = add i21 %mul_ln163, i21 %mul_ln163_1

]]></Node>
<StgValue><ssdm name="mag_sq"/></StgValue>
</operation>

<operation id="429" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:36 %edge = icmp_ugt  i21 %mag_sq, i21 48400

]]></Node>
<StgValue><ssdm name="edge"/></StgValue>
</operation>

<operation id="430" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then:37 %switch_ln166 = switch i2 %select_ln137, void %arrayidx29120136.case.2140, i2 0, void %arrayidx29120136.case.0138, i2 1, void %arrayidx29120136.case.1139

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="431" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx29120136.case.1139:0 %switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2150, i2 0, void %arrayidx29120136.case.0148, i2 1, void %arrayidx29120136.case.1149

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="432" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx29120136.case.0138:0 %switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2145, i2 0, void %arrayidx29120136.case.0143, i2 1, void %arrayidx29120136.case.1144

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="433" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx29120136.case.2140:0 %switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2155, i2 0, void %arrayidx29120136.case.0153, i2 1, void %arrayidx29120136.case.1154

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="434" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.1149:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="435" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.1149:1 %br_ln166 = br void %arrayidx29120136.exit147

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="436" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.0148:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="437" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.0148:1 %br_ln166 = br void %arrayidx29120136.exit147

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="438" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.2150:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.2150:1 %br_ln166 = br void %arrayidx29120136.exit147

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="440" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.exit147:0 %br_ln166 = br void %arrayidx29120136.exit137

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="441" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.1144:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="442" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.1144:1 %br_ln166 = br void %arrayidx29120136.exit142

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="443" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.0143:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.0143:1 %br_ln166 = br void %arrayidx29120136.exit142

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="445" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.2145:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="446" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.2145:1 %br_ln166 = br void %arrayidx29120136.exit142

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="447" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.exit142:0 %br_ln166 = br void %arrayidx29120136.exit137

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="448" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.1154:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="449" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.1154:1 %br_ln166 = br void %arrayidx29120136.exit152

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="450" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.0153:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="451" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.0153:1 %br_ln166 = br void %arrayidx29120136.exit152

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="452" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx29120136.case.2155:0 %store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
<literal name="select_ln137_1" val="!0"/>
<literal name="select_ln137_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.case.2155:1 %br_ln166 = br void %arrayidx29120136.exit152

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="454" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln137" val="!0"/>
<literal name="select_ln137" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
arrayidx29120136.exit152:0 %br_ln166 = br void %arrayidx29120136.exit137

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="455" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx29120136.exit137:0 %br_ln170 = br i1 %edge, void %if.end328, void %cond.end311_ifconv

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="456" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.end311_ifconv:1 %add_ln171 = add i17 %trunc_ln129_3, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="457" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.end311_ifconv:2 %add_ln171_1 = add i17 %add_ln139, i17 %add_ln171

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="458" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end311_ifconv:7 %add_ln172 = add i8 %trunc_ln129_2, i8 255

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="459" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
cond.end311_ifconv:8 %tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln172, i8 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="460" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="17" op_0_bw="16">
<![CDATA[
cond.end311_ifconv:9 %zext_ln172 = zext i16 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="461" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
cond.end311_ifconv:10 %tmp_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %add_ln172, i6 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="462" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="14">
<![CDATA[
cond.end311_ifconv:11 %zext_ln172_1 = zext i14 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln172_1"/></StgValue>
</operation>

<operation id="463" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.end311_ifconv:12 %add_ln172_1 = add i17 %zext_ln172, i17 %zext_ln172_1

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="464" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.end311_ifconv:13 %add_ln172_2 = add i17 %add_ln172_1, i17 %trunc_ln129_3

]]></Node>
<StgValue><ssdm name="add_ln172_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="465" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="17">
<![CDATA[
cond.end311_ifconv:3 %zext_ln171 = zext i17 %add_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="466" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end311_ifconv:4 %label_map_addr_1 = getelementptr i16 %label_map, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="label_map_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="45" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="17">
<![CDATA[
cond.end311_ifconv:5 %left = load i17 %label_map_addr_1

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="468" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="17">
<![CDATA[
cond.end311_ifconv:14 %zext_ln172_2 = zext i17 %add_ln172_2

]]></Node>
<StgValue><ssdm name="zext_ln172_2"/></StgValue>
</operation>

<operation id="469" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end311_ifconv:15 %label_map_addr_2 = getelementptr i16 %label_map, i64 0, i64 %zext_ln172_2

]]></Node>
<StgValue><ssdm name="label_map_addr_2"/></StgValue>
</operation>

<operation id="470" st_id="45" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="17">
<![CDATA[
cond.end311_ifconv:16 %up = load i17 %label_map_addr_2

]]></Node>
<StgValue><ssdm name="up"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="471" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
cond.end311_ifconv:0 %lbl_load_6 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_6"/></StgValue>
</operation>

<operation id="472" st_id="46" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="17">
<![CDATA[
cond.end311_ifconv:5 %left = load i17 %label_map_addr_1

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="16">
<![CDATA[
cond.end311_ifconv:6 %trunc_ln171 = trunc i16 %left

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="474" st_id="46" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="17">
<![CDATA[
cond.end311_ifconv:16 %up = load i17 %label_map_addr_2

]]></Node>
<StgValue><ssdm name="up"/></StgValue>
</operation>

<operation id="475" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="16">
<![CDATA[
cond.end311_ifconv:17 %trunc_ln172 = trunc i16 %up

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="476" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.end311_ifconv:18 %icmp_ln173 = icmp_ne  i16 %left, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="477" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.end311_ifconv:19 %icmp_ln176 = icmp_ne  i16 %up, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="478" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.end311_ifconv:20 %next_label_1 = add i16 %lbl_load_6, i16 1

]]></Node>
<StgValue><ssdm name="next_label_1"/></StgValue>
</operation>

<operation id="479" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.end311_ifconv:21 %next_label = select i1 %icmp_ln176, i16 %lbl_load_6, i16 %next_label_1

]]></Node>
<StgValue><ssdm name="next_label"/></StgValue>
</operation>

<operation id="480" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.end311_ifconv:22 %lbl_1 = select i1 %icmp_ln176, i16 %up, i16 %lbl_load_6

]]></Node>
<StgValue><ssdm name="lbl_1"/></StgValue>
</operation>

<operation id="481" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.end311_ifconv:23 %next_label_2 = select i1 %icmp_ln173, i16 %lbl_load_6, i16 %next_label

]]></Node>
<StgValue><ssdm name="next_label_2"/></StgValue>
</operation>

<operation id="482" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.end311_ifconv:24 %lbl_3 = select i1 %icmp_ln173, i16 %left, i16 %lbl_1

]]></Node>
<StgValue><ssdm name="lbl_3"/></StgValue>
</operation>

<operation id="483" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.end311_ifconv:25 %icmp_ln176_1 = icmp_ne  i16 %left, i16 %up

]]></Node>
<StgValue><ssdm name="icmp_ln176_1"/></StgValue>
</operation>

<operation id="484" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.end311_ifconv:26 %and_ln176 = and i1 %icmp_ln176, i1 %icmp_ln176_1

]]></Node>
<StgValue><ssdm name="and_ln176"/></StgValue>
</operation>

<operation id="485" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.end311_ifconv:27 %and_ln176_1 = and i1 %and_ln176, i1 %icmp_ln173

]]></Node>
<StgValue><ssdm name="and_ln176_1"/></StgValue>
</operation>

<operation id="486" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.end311_ifconv:28 %br_ln176 = br i1 %and_ln176_1, void %if.end327, void %if.then325

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="487" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="16">
<![CDATA[
if.then325:0 %zext_ln24_2 = zext i16 %left

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="488" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then325:1 %parent_addr_6 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="parent_addr_6"/></StgValue>
</operation>

<operation id="489" st_id="46" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="9">
<![CDATA[
if.then325:2 %parent_load_6 = load i9 %parent_addr_6

]]></Node>
<StgValue><ssdm name="parent_load_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="490" st_id="47" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="9">
<![CDATA[
if.then325:2 %parent_load_6 = load i9 %parent_addr_6

]]></Node>
<StgValue><ssdm name="parent_load_6"/></StgValue>
</operation>

<operation id="491" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then325:3 %icmp_ln24_1 = icmp_eq  i16 %parent_load_6, i16 %left

]]></Node>
<StgValue><ssdm name="icmp_ln24_1"/></StgValue>
</operation>

<operation id="492" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then325:4 %br_ln24 = br i1 %icmp_ln24_1, void %while.body.i.i.preheader, void %while.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="493" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.i.preheader:0 %br_ln24 = br void %while.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="494" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body.i.i:0 %ra_1 = phi i9 %trunc_ln53, void %while.body.i.i, i9 %trunc_ln171, void %while.body.i.i.preheader

]]></Node>
<StgValue><ssdm name="ra_1"/></StgValue>
</operation>

<operation id="495" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="9">
<![CDATA[
while.body.i.i:2 %zext_ln24_3 = zext i9 %ra_1

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="496" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i:3 %parent_addr_7 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="parent_addr_7"/></StgValue>
</operation>

<operation id="497" st_id="48" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="9">
<![CDATA[
while.body.i.i:4 %ra = load i9 %parent_addr_7

]]></Node>
<StgValue><ssdm name="ra"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="498" st_id="49" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="9">
<![CDATA[
while.body.i.i:4 %ra = load i9 %parent_addr_7

]]></Node>
<StgValue><ssdm name="ra"/></StgValue>
</operation>

<operation id="499" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="16">
<![CDATA[
while.body.i.i:5 %trunc_ln53 = trunc i16 %ra

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="500" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="16">
<![CDATA[
while.body.i.i:6 %zext_ln24_4 = zext i16 %ra

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i:7 %parent_addr_8 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="parent_addr_8"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="9">
<![CDATA[
while.body.i.i:8 %parent_load_8 = load i9 %parent_addr_8

]]></Node>
<StgValue><ssdm name="parent_load_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="503" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="504" st_id="50" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="9">
<![CDATA[
while.body.i.i:8 %parent_load_8 = load i9 %parent_addr_8

]]></Node>
<StgValue><ssdm name="parent_load_8"/></StgValue>
</operation>

<operation id="505" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body.i.i:9 %icmp_ln24_2 = icmp_eq  i16 %parent_load_8, i16 %ra

]]></Node>
<StgValue><ssdm name="icmp_ln24_2"/></StgValue>
</operation>

<operation id="506" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.i:10 %br_ln24 = br i1 %icmp_ln24_2, void %while.body.i.i, void %while.end.i.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="507" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
<literal name="icmp_ln24_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.i.loopexit:0 %br_ln0 = br void %while.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="508" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
while.end.i.i:0 %ra_i_0_lcssa = phi i16 %left, void %if.then325, i16 %ra, void %while.end.i.i.loopexit

]]></Node>
<StgValue><ssdm name="ra_i_0_lcssa"/></StgValue>
</operation>

<operation id="509" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.end.i.i:1 %icmp_ln26_2 = icmp_eq  i16 %parent_load_6, i16 %ra_i_0_lcssa

]]></Node>
<StgValue><ssdm name="icmp_ln26_2"/></StgValue>
</operation>

<operation id="510" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.i:2 %br_ln26 = br i1 %icmp_ln26_2, void %while.body8.i.i.preheader, void %_ZL7uf_findP7ap_uintILi16EES0_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="511" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_2" val="1"/>
<literal name="icmp_ln26_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln26_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
while.body8.i.i.preheader:0 %br_ln26 = br void %while.body8.i.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="512" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body8.i.i:0 %cur_4 = phi i9 %trunc_ln28_1, void %while.body8.i.i, i9 %trunc_ln171, void %while.body8.i.i.preheader

]]></Node>
<StgValue><ssdm name="cur_4"/></StgValue>
</operation>

<operation id="513" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="9">
<![CDATA[
while.body8.i.i:2 %zext_ln27_1 = zext i9 %cur_4

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="514" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body8.i.i:3 %parent_addr_9 = getelementptr i16 %parent, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="parent_addr_9"/></StgValue>
</operation>

<operation id="515" st_id="51" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="9">
<![CDATA[
while.body8.i.i:4 %cur_10 = load i9 %parent_addr_9

]]></Node>
<StgValue><ssdm name="cur_10"/></StgValue>
</operation>

<operation id="516" st_id="51" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
while.body8.i.i:6 %store_ln28 = store i16 %ra_i_0_lcssa, i9 %parent_addr_9

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="517" st_id="52" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="9">
<![CDATA[
while.body8.i.i:4 %cur_10 = load i9 %parent_addr_9

]]></Node>
<StgValue><ssdm name="cur_10"/></StgValue>
</operation>

<operation id="518" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="16">
<![CDATA[
while.body8.i.i:5 %trunc_ln28_1 = trunc i16 %cur_10

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="519" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="16">
<![CDATA[
while.body8.i.i:7 %zext_ln26_1 = zext i16 %cur_10

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="520" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body8.i.i:8 %parent_addr_10 = getelementptr i16 %parent, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="parent_addr_10"/></StgValue>
</operation>

<operation id="521" st_id="52" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.body8.i.i:9 %parent_load_10 = load i9 %parent_addr_10

]]></Node>
<StgValue><ssdm name="parent_load_10"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="522" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body8.i.i:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="523" st_id="53" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.body8.i.i:9 %parent_load_10 = load i9 %parent_addr_10

]]></Node>
<StgValue><ssdm name="parent_load_10"/></StgValue>
</operation>

<operation id="524" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body8.i.i:10 %icmp_ln26_3 = icmp_eq  i16 %parent_load_10, i16 %ra_i_0_lcssa

]]></Node>
<StgValue><ssdm name="icmp_ln26_3"/></StgValue>
</operation>

<operation id="525" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body8.i.i:11 %br_ln26 = br i1 %icmp_ln26_3, void %while.body8.i.i, void %_ZL7uf_findP7ap_uintILi16EES0_.exit.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="526" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_2" val="0"/>
<literal name="icmp_ln26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit.i.loopexit:0 %br_ln0 = br void %_ZL7uf_findP7ap_uintILi16EES0_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="527" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="16">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit.i:0 %zext_ln24_5 = zext i16 %up

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="528" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit.i:1 %parent_addr_11 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="parent_addr_11"/></StgValue>
</operation>

<operation id="529" st_id="53" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit.i:2 %parent_load_11 = load i9 %parent_addr_11

]]></Node>
<StgValue><ssdm name="parent_load_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="530" st_id="54" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit.i:2 %parent_load_11 = load i9 %parent_addr_11

]]></Node>
<StgValue><ssdm name="parent_load_11"/></StgValue>
</operation>

<operation id="531" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit.i:3 %icmp_ln24_3 = icmp_eq  i16 %parent_load_11, i16 %up

]]></Node>
<StgValue><ssdm name="icmp_ln24_3"/></StgValue>
</operation>

<operation id="532" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit.i:4 %br_ln24 = br i1 %icmp_ln24_3, void %while.body.i16.i.preheader, void %while.end.i17.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="533" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
while.body.i16.i.preheader:0 %br_ln24 = br void %while.body.i16.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="534" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body.i16.i:0 %rb_1 = phi i9 %trunc_ln54, void %while.body.i16.i, i9 %trunc_ln172, void %while.body.i16.i.preheader

]]></Node>
<StgValue><ssdm name="rb_1"/></StgValue>
</operation>

<operation id="535" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="9">
<![CDATA[
while.body.i16.i:2 %zext_ln24_6 = zext i9 %rb_1

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="536" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i16.i:3 %parent_addr_12 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="parent_addr_12"/></StgValue>
</operation>

<operation id="537" st_id="55" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="9">
<![CDATA[
while.body.i16.i:4 %rb = load i9 %parent_addr_12

]]></Node>
<StgValue><ssdm name="rb"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="538" st_id="56" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="9">
<![CDATA[
while.body.i16.i:4 %rb = load i9 %parent_addr_12

]]></Node>
<StgValue><ssdm name="rb"/></StgValue>
</operation>

<operation id="539" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="16">
<![CDATA[
while.body.i16.i:5 %trunc_ln54 = trunc i16 %rb

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="540" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="16">
<![CDATA[
while.body.i16.i:6 %zext_ln24_7 = zext i16 %rb

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="541" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i16.i:7 %parent_addr_13 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="parent_addr_13"/></StgValue>
</operation>

<operation id="542" st_id="56" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="9">
<![CDATA[
while.body.i16.i:8 %parent_load_13 = load i9 %parent_addr_13

]]></Node>
<StgValue><ssdm name="parent_load_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="543" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i16.i:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="544" st_id="57" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="9">
<![CDATA[
while.body.i16.i:8 %parent_load_13 = load i9 %parent_addr_13

]]></Node>
<StgValue><ssdm name="parent_load_13"/></StgValue>
</operation>

<operation id="545" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body.i16.i:9 %icmp_ln24_4 = icmp_eq  i16 %parent_load_13, i16 %rb

]]></Node>
<StgValue><ssdm name="icmp_ln24_4"/></StgValue>
</operation>

<operation id="546" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i16.i:10 %br_ln24 = br i1 %icmp_ln24_4, void %while.body.i16.i, void %while.end.i17.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="547" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_3" val="0"/>
<literal name="icmp_ln24_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
while.end.i17.i.loopexit:0 %br_ln0 = br void %while.end.i17.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="548" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
while.end.i17.i:0 %rb_i_0_lcssa = phi i16 %up, void %_ZL7uf_findP7ap_uintILi16EES0_.exit.i, i16 %rb, void %while.end.i17.i.loopexit

]]></Node>
<StgValue><ssdm name="rb_i_0_lcssa"/></StgValue>
</operation>

<operation id="549" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.end.i17.i:1 %icmp_ln26_4 = icmp_eq  i16 %parent_load_11, i16 %rb_i_0_lcssa

]]></Node>
<StgValue><ssdm name="icmp_ln26_4"/></StgValue>
</operation>

<operation id="550" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i17.i:2 %br_ln26 = br i1 %icmp_ln26_4, void %while.body8.i31.i.preheader, void %_ZL7uf_findP7ap_uintILi16EES0_.exit32.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="551" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_4" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln24_3" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
while.body8.i31.i.preheader:0 %br_ln26 = br void %while.body8.i31.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body8.i31.i:0 %cur_7 = phi i9 %trunc_ln28_2, void %while.body8.i31.i, i9 %trunc_ln172, void %while.body8.i31.i.preheader

]]></Node>
<StgValue><ssdm name="cur_7"/></StgValue>
</operation>

<operation id="553" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="9">
<![CDATA[
while.body8.i31.i:2 %zext_ln27_2 = zext i9 %cur_7

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="554" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body8.i31.i:3 %parent_addr_14 = getelementptr i16 %parent, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="parent_addr_14"/></StgValue>
</operation>

<operation id="555" st_id="58" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="9">
<![CDATA[
while.body8.i31.i:4 %cur_12 = load i9 %parent_addr_14

]]></Node>
<StgValue><ssdm name="cur_12"/></StgValue>
</operation>

<operation id="556" st_id="58" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
while.body8.i31.i:6 %store_ln28 = store i16 %rb_i_0_lcssa, i9 %parent_addr_14

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="557" st_id="59" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="9">
<![CDATA[
while.body8.i31.i:4 %cur_12 = load i9 %parent_addr_14

]]></Node>
<StgValue><ssdm name="cur_12"/></StgValue>
</operation>

<operation id="558" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="16">
<![CDATA[
while.body8.i31.i:5 %trunc_ln28_2 = trunc i16 %cur_12

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="559" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="16">
<![CDATA[
while.body8.i31.i:7 %zext_ln26_2 = zext i16 %cur_12

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="560" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body8.i31.i:8 %parent_addr_15 = getelementptr i16 %parent, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="parent_addr_15"/></StgValue>
</operation>

<operation id="561" st_id="59" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.body8.i31.i:9 %parent_load_15 = load i9 %parent_addr_15

]]></Node>
<StgValue><ssdm name="parent_load_15"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="562" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body8.i31.i:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="563" st_id="60" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.body8.i31.i:9 %parent_load_15 = load i9 %parent_addr_15

]]></Node>
<StgValue><ssdm name="parent_load_15"/></StgValue>
</operation>

<operation id="564" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body8.i31.i:10 %icmp_ln26_5 = icmp_eq  i16 %parent_load_15, i16 %rb_i_0_lcssa

]]></Node>
<StgValue><ssdm name="icmp_ln26_5"/></StgValue>
</operation>

<operation id="565" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body8.i31.i:11 %br_ln26 = br i1 %icmp_ln26_5, void %while.body8.i31.i, void %_ZL7uf_findP7ap_uintILi16EES0_.exit32.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="566" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="0"/>
<literal name="icmp_ln26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit32.i.loopexit:0 %br_ln0 = br void %_ZL7uf_findP7ap_uintILi16EES0_.exit32.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="567" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit32.i:0 %icmp_ln55 = icmp_eq  i16 %ra_i_0_lcssa, i16 %rb_i_0_lcssa

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="568" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit32.i:1 %br_ln55 = br i1 %icmp_ln55, void %if.then.i, void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="569" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
<literal name="icmp_ln55" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="16">
<![CDATA[
if.then.i:0 %zext_ln55 = zext i16 %rb_i_0_lcssa

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="570" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
<literal name="icmp_ln55" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:1 %parent_addr_16 = getelementptr i16 %parent, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="parent_addr_16"/></StgValue>
</operation>

<operation id="571" st_id="60" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
<literal name="icmp_ln55" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then.i:2 %store_ln55 = store i16 %ra_i_0_lcssa, i9 %parent_addr_16

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="572" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
<literal name="icmp_ln55" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:3 %br_ln55 = br void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="573" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit:0 %br_ln176 = br void %if.end327

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="574" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end327:0 %store_ln177 = store i16 %next_label_2, i16 %lbl

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="575" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln176_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
if.end327:1 %br_ln177 = br void %if.end328

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="576" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end328:1 %col_load_2 = load i32 %col

]]></Node>
<StgValue><ssdm name="col_load_2"/></StgValue>
</operation>

<operation id="577" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end328:3 %col_1 = add i32 %col_load_2, i32 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="578" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end328:8 %store_ln129 = store i8 %gray_pix, i8 %gray_pix_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="579" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end328:9 %store_ln129 = store i8 %middle_3, i8 %middle_2

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="580" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end328:10 %store_ln129 = store i8 %top_3, i8 %top_2

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="581" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end328:11 %store_ln129 = store i8 %gray_pix_1_load, i8 %p_0_0_01759_298

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="582" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end328:12 %store_ln129 = store i8 %middle_2_load, i8 %p_0_0_01759_196

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="583" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end328:13 %store_ln129 = store i8 %top_2_load, i8 %p_0_0_0175994

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="584" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26_4" val="1"/>
</and_exp><and_exp><literal name="and_ln176_1" val="0"/>
</and_exp><and_exp><literal name="edge" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end328:16 %store_ln129 = store i17 %i_8, i17 %i_2

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="585" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
if.end328:0 %lbl_2 = phi i16 %lbl_3, void %if.end327, i16 0, void %arrayidx29120136.exit, i16 0, void %arrayidx29120136.exit137

]]></Node>
<StgValue><ssdm name="lbl_2"/></StgValue>
</operation>

<operation id="586" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end328:2 %store_ln178 = store i16 %lbl_2, i17 %label_map_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="587" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end328:4 %icmp_ln181 = icmp_eq  i32 %col_1, i32 320

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="588" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end328:5 %add_ln181 = add i32 %row_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="589" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end328:6 %col_2 = select i1 %icmp_ln181, i32 0, i32 %col_1

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="590" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end328:7 %row_3 = select i1 %icmp_ln181, i32 %add_ln181, i32 %row_2

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="591" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end328:14 %store_ln129 = store i32 %row_3, i32 %row

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="592" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end328:15 %store_ln129 = store i32 %col_2, i32 %col

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="593" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
if.end328:17 %br_ln129 = br void %for.inc211

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="594" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
Pass1_5_inner0:0 %y_3 = load i8 %y

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="595" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0:1 %icmp_ln186 = icmp_eq  i8 %y_3, i8 239

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="596" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Pass1_5_inner0:2 %br_ln186 = br i1 %icmp_ln186, void %Pass1_5_inner0.split, void %PASS2

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="597" st_id="62" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>

<operation id="598" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="32">
<![CDATA[
PASS2:0 %cur = alloca i32 1

]]></Node>
<StgValue><ssdm name="cur"/></StgValue>
</operation>

<operation id="599" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
PASS2:1 %lbl_load = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load"/></StgValue>
</operation>

<operation id="600" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
PASS2:2 %tmp_40 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %lbl_load, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="601" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
PASS2:3 %icmp_ln202 = icmp_eq  i15 %tmp_40, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="602" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
PASS2:4 %store_ln202 = store i16 1, i16 %cur

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="603" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
PASS2:5 %br_ln202 = br void %for.body387

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="604" st_id="63" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="605" st_id="64" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="606" st_id="65" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="607" st_id="66" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="608" st_id="67" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="609" st_id="68" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="610" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="17" op_0_bw="8">
<![CDATA[
Pass1_5_inner0.split:2 %zext_ln186 = zext i8 %y_3

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="611" st_id="69" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Pass1_5_inner0.split:3 %mul_ln186 = mul i17 %zext_ln186, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>

<operation id="612" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
Pass1_5_inner0.split:4 %tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln186, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="613" st_id="69" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="614" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="7">
<![CDATA[
Pass1_5_inner0.split:5 %udiv_ln1_cast = zext i7 %tmp_41

]]></Node>
<StgValue><ssdm name="udiv_ln1_cast"/></StgValue>
</operation>

<operation id="615" st_id="70" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Pass1_5_inner0.split:6 %empty_48 = mul i14 %udiv_ln1_cast, i14 107

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="616" st_id="70" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="617" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:7 %p_cast62 = zext i14 %empty_48

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="618" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
Pass1_5_inner0.split:8 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180"/></StgValue>
</operation>

<operation id="619" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
Pass1_5_inner0.split:9 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181"/></StgValue>
</operation>

<operation id="620" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
Pass1_5_inner0.split:10 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182"/></StgValue>
</operation>

<operation id="621" st_id="71" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>

<operation id="622" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:13 %empty_49 = add i8 %y_3, i8 255

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="623" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="17" op_0_bw="8">
<![CDATA[
Pass1_5_inner0.split:14 %p_cast60 = zext i8 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="624" st_id="71" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Pass1_5_inner0.split:15 %mul21 = mul i17 %p_cast60, i17 342

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="625" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
Pass1_5_inner0.split:16 %tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul21, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="626" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:19 %indvars_iv_next129 = add i8 %y_3, i8 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next129"/></StgValue>
</operation>

<operation id="627" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="8">
<![CDATA[
Pass1_5_inner0.split:20 %indvars_iv_next129_cast = zext i8 %indvars_iv_next129

]]></Node>
<StgValue><ssdm name="indvars_iv_next129_cast"/></StgValue>
</operation>

<operation id="628" st_id="71" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Pass1_5_inner0.split:21 %mul19 = mul i17 %indvars_iv_next129_cast, i17 342

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="629" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
Pass1_5_inner0.split:22 %tmp_45 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul19, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="630" st_id="71" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:25 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183"/></StgValue>
</operation>

<operation id="631" st_id="71" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:26 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184"/></StgValue>
</operation>

<operation id="632" st_id="71" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:27 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185"/></StgValue>
</operation>

<operation id="633" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
Pass1_5_inner0.split:30 %store_ln186 = store i8 %indvars_iv_next129, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="634" st_id="72" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>

<operation id="635" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="14" op_0_bw="7">
<![CDATA[
Pass1_5_inner0.split:17 %zext_ln193 = zext i7 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="636" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Pass1_5_inner0.split:18 %mul_ln193 = mul i14 %zext_ln193, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln193"/></StgValue>
</operation>

<operation id="637" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="14" op_0_bw="7">
<![CDATA[
Pass1_5_inner0.split:23 %zext_ln193_13 = zext i7 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln193_13"/></StgValue>
</operation>

<operation id="638" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Pass1_5_inner0.split:24 %mul_ln193_1 = mul i14 %zext_ln193_13, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln193_1"/></StgValue>
</operation>

<operation id="639" st_id="72" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:25 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183"/></StgValue>
</operation>

<operation id="640" st_id="72" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:26 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184"/></StgValue>
</operation>

<operation id="641" st_id="72" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:27 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="642" st_id="73" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln186 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>

<operation id="643" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="2">
<![CDATA[
Pass1_5_inner0.split:12 %trunc_ln186 = trunc i2 %urem_ln186

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="644" st_id="73" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="2">
<![CDATA[
Pass1_5_inner0.split:28 %tmp = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185, i2 %trunc_ln186

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="645" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
Pass1_5_inner0.split:29 %call_ln186 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln193, i14 %empty_48, i14 %mul_ln193_1, i2 %trunc_ln186, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm

]]></Node>
<StgValue><ssdm name="call_ln186"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="646" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Pass1_5_inner0.split:0 %speclooptripcount_ln186 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln186"/></StgValue>
</operation>

<operation id="647" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pass1_5_inner0.split:1 %specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="648" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
Pass1_5_inner0.split:29 %call_ln186 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln193, i14 %empty_48, i14 %mul_ln193_1, i2 %trunc_ln186, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm

]]></Node>
<StgValue><ssdm name="call_ln186"/></StgValue>
</operation>

<operation id="649" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
Pass1_5_inner0.split:31 %br_ln186 = br void %Pass1_5_inner0

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="650" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body387:0 %i_9 = load i16 %cur

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="651" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body387:1 %lbl_load_1 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_1"/></StgValue>
</operation>

<operation id="652" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body387:2 %icmp_ln202_1 = icmp_ult  i16 %i_9, i16 %lbl_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln202_1"/></StgValue>
</operation>

<operation id="653" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body387:3 %br_ln202 = br i1 %icmp_ln202_1, void %for.body408.preheader, void %for.body387.split

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="654" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="16">
<![CDATA[
for.body387.split:0 %zext_ln202 = zext i16 %i_9

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="655" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body387.split:4 %parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="parent_addr"/></StgValue>
</operation>

<operation id="656" st_id="75" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="9">
<![CDATA[
for.body387.split:5 %parent_load = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="parent_load"/></StgValue>
</operation>

<operation id="657" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="9" op_5_bw="16" op_6_bw="9" op_7_bw="0">
<![CDATA[
for.body408.preheader:0 %call_ln0 = call void @hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i16 %parent, i9 %min_x

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="658" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body387.split:1 %specpipeline_ln204 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln204"/></StgValue>
</operation>

<operation id="659" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body387.split:2 %speclooptripcount_ln202 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln202"/></StgValue>
</operation>

<operation id="660" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body387.split:3 %specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln202"/></StgValue>
</operation>

<operation id="661" st_id="76" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="9">
<![CDATA[
for.body387.split:5 %parent_load = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="parent_load"/></StgValue>
</operation>

<operation id="662" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body387.split:6 %icmp_ln205 = icmp_eq  i16 %i_9, i16 %parent_load

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="663" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body387.split:7 %br_ln205 = br i1 %icmp_ln205, void %while.body.i.lr.ph, void %for.inc397

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="664" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="16">
<![CDATA[
while.body.i.lr.ph:0 %trunc_ln24 = trunc i16 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="665" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.lr.ph:1 %br_ln24 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="666" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body.i:0 %root_1 = phi i9 %trunc_ln24, void %while.body.i.lr.ph, i9 %trunc_ln23, void %while.body.i

]]></Node>
<StgValue><ssdm name="root_1"/></StgValue>
</operation>

<operation id="667" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="9">
<![CDATA[
while.body.i:2 %zext_ln24 = zext i9 %root_1

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="668" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:3 %parent_addr_1 = getelementptr i16 %parent, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="parent_addr_1"/></StgValue>
</operation>

<operation id="669" st_id="77" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="9">
<![CDATA[
while.body.i:4 %root_2 = load i9 %parent_addr_1

]]></Node>
<StgValue><ssdm name="root_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="670" st_id="78" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="9">
<![CDATA[
while.body.i:4 %root_2 = load i9 %parent_addr_1

]]></Node>
<StgValue><ssdm name="root_2"/></StgValue>
</operation>

<operation id="671" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="16">
<![CDATA[
while.body.i:5 %trunc_ln23 = trunc i16 %root_2

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="672" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="16">
<![CDATA[
while.body.i:6 %zext_ln24_1 = zext i16 %root_2

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="673" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:7 %parent_addr_2 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="parent_addr_2"/></StgValue>
</operation>

<operation id="674" st_id="78" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="9">
<![CDATA[
while.body.i:8 %parent_load_2 = load i9 %parent_addr_2

]]></Node>
<StgValue><ssdm name="parent_load_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="675" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="676" st_id="79" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="9">
<![CDATA[
while.body.i:8 %parent_load_2 = load i9 %parent_addr_2

]]></Node>
<StgValue><ssdm name="parent_load_2"/></StgValue>
</operation>

<operation id="677" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body.i:9 %icmp_ln24 = icmp_eq  i16 %parent_load_2, i16 %root_2

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="678" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:10 %br_ln24 = br i1 %icmp_ln24, void %while.body.i, void %while.end.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="679" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.end.i:0 %icmp_ln26 = icmp_eq  i16 %parent_load, i16 %root_2

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="680" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i:1 %br_ln26 = br i1 %icmp_ln26, void %while.body8.i.preheader, void %_ZL7uf_findP7ap_uintILi16EES0_.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="681" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
while.body8.i.preheader:0 %br_ln26 = br void %while.body8.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="682" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body8.i:0 %cur_1 = phi i9 %trunc_ln28, void %while.body8.i, i9 %trunc_ln24, void %while.body8.i.preheader

]]></Node>
<StgValue><ssdm name="cur_1"/></StgValue>
</operation>

<operation id="683" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="9">
<![CDATA[
while.body8.i:2 %zext_ln27 = zext i9 %cur_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="684" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body8.i:3 %parent_addr_4 = getelementptr i16 %parent, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="parent_addr_4"/></StgValue>
</operation>

<operation id="685" st_id="80" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="9">
<![CDATA[
while.body8.i:4 %cur_6 = load i9 %parent_addr_4

]]></Node>
<StgValue><ssdm name="cur_6"/></StgValue>
</operation>

<operation id="686" st_id="80" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
while.body8.i:6 %store_ln28 = store i16 %root_2, i9 %parent_addr_4

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="687" st_id="81" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="9">
<![CDATA[
while.body8.i:4 %cur_6 = load i9 %parent_addr_4

]]></Node>
<StgValue><ssdm name="cur_6"/></StgValue>
</operation>

<operation id="688" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="16">
<![CDATA[
while.body8.i:5 %trunc_ln28 = trunc i16 %cur_6

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="689" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="16">
<![CDATA[
while.body8.i:7 %zext_ln26 = zext i16 %cur_6

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="690" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body8.i:8 %parent_addr_5 = getelementptr i16 %parent, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="parent_addr_5"/></StgValue>
</operation>

<operation id="691" st_id="81" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.body8.i:9 %parent_load_4 = load i9 %parent_addr_5

]]></Node>
<StgValue><ssdm name="parent_load_4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="692" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body8.i:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="693" st_id="82" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.body8.i:9 %parent_load_4 = load i9 %parent_addr_5

]]></Node>
<StgValue><ssdm name="parent_load_4"/></StgValue>
</operation>

<operation id="694" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body8.i:10 %icmp_ln26_1 = icmp_eq  i16 %parent_load_4, i16 %root_2

]]></Node>
<StgValue><ssdm name="icmp_ln26_1"/></StgValue>
</operation>

<operation id="695" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body8.i:11 %br_ln26 = br i1 %icmp_ln26_1, void %while.body8.i, void %_ZL7uf_findP7ap_uintILi16EES0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="696" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit.loopexit:0 %br_ln0 = br void %_ZL7uf_findP7ap_uintILi16EES0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="697" st_id="82" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit:0 %store_ln205 = store i16 %root_2, i9 %parent_addr

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="698" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit:1 %br_ln205 = br void %for.inc397

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="699" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc397:0 %add_ln202 = add i16 %i_9, i16 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="700" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc397:1 %store_ln202 = store i16 %add_ln202, i16 %cur

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="701" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
for.inc397:2 %br_ln202 = br void %for.body387

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="702" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="9" op_5_bw="16" op_6_bw="9" op_7_bw="0">
<![CDATA[
for.body408.preheader:0 %call_ln0 = call void @hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i16 %parent, i9 %min_x

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="703" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.body408.preheader:1 %specmemcore_ln227 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln227"/></StgValue>
</operation>

<operation id="704" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body408.preheader:2 %br_ln230 = br i1 %icmp_ln202, void %for.inc481.preheader, void %pass_4

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="705" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="32">
<![CDATA[
for.inc481.preheader:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="706" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc481.preheader:3 %store_ln236 = store i16 1, i16 %i_5

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="707" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc481.preheader:1 %lbl_load_2 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_2"/></StgValue>
</operation>

<operation id="708" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc481.preheader:2 %call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="709" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc481.preheader:2 %call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="710" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
for.inc481.preheader:4 %br_ln236 = br void %for.body488

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="711" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body488:0 %i_7 = load i16 %i_5

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="712" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body488:1 %lbl_load_3 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_3"/></StgValue>
</operation>

<operation id="713" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body488:2 %icmp_ln236 = icmp_eq  i16 %i_7, i16 %lbl_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="714" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body488:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="715" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body488:4 %br_ln236 = br i1 %icmp_ln236, void %for.body488.split, void %pass_4.loopexit

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="716" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="16">
<![CDATA[
for.body488.split:0 %zext_ln236 = zext i16 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="717" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body488.split:2 %parent_addr_3 = getelementptr i16 %parent, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="parent_addr_3"/></StgValue>
</operation>

<operation id="718" st_id="86" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="9">
<![CDATA[
for.body488.split:3 %parent_load_3 = load i9 %parent_addr_3

]]></Node>
<StgValue><ssdm name="parent_load_3"/></StgValue>
</operation>

<operation id="719" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
pass_4.loopexit:0 %br_ln0 = br void %pass_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="720" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
pass_4:0 %lbl_load_4 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_4"/></StgValue>
</operation>

<operation id="721" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="1" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
pass_4:1 %call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="722" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body488.split:1 %specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln236"/></StgValue>
</operation>

<operation id="723" st_id="87" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="9">
<![CDATA[
for.body488.split:3 %parent_load_3 = load i9 %parent_addr_3

]]></Node>
<StgValue><ssdm name="parent_load_3"/></StgValue>
</operation>

<operation id="724" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body488.split:4 %icmp_ln237 = icmp_eq  i16 %i_7, i16 %parent_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="725" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body488.split:5 %br_ln237 = br i1 %icmp_ln237, void %for.inc535, void %PASS_3_5_2_in

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="726" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
PASS_3_5_2_in:1 %min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="min_x_addr"/></StgValue>
</operation>

<operation id="727" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
PASS_3_5_2_in:2 %max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="max_x_addr"/></StgValue>
</operation>

<operation id="728" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
PASS_3_5_2_in:3 %min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="min_y_addr"/></StgValue>
</operation>

<operation id="729" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
PASS_3_5_2_in:4 %max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="max_y_addr"/></StgValue>
</operation>

<operation id="730" st_id="87" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:5 %min_x_load = load i9 %min_x_addr

]]></Node>
<StgValue><ssdm name="min_x_load"/></StgValue>
</operation>

<operation id="731" st_id="87" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:6 %max_x_load = load i9 %max_x_addr

]]></Node>
<StgValue><ssdm name="max_x_load"/></StgValue>
</operation>

<operation id="732" st_id="87" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:7 %min_y_load = load i9 %min_y_addr

]]></Node>
<StgValue><ssdm name="min_y_load"/></StgValue>
</operation>

<operation id="733" st_id="87" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:8 %max_y_load = load i9 %max_y_addr

]]></Node>
<StgValue><ssdm name="max_y_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="734" st_id="88" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:5 %min_x_load = load i9 %min_x_addr

]]></Node>
<StgValue><ssdm name="min_x_load"/></StgValue>
</operation>

<operation id="735" st_id="88" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:6 %max_x_load = load i9 %max_x_addr

]]></Node>
<StgValue><ssdm name="max_x_load"/></StgValue>
</operation>

<operation id="736" st_id="88" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:7 %min_y_load = load i9 %min_y_addr

]]></Node>
<StgValue><ssdm name="min_y_load"/></StgValue>
</operation>

<operation id="737" st_id="88" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:8 %max_y_load = load i9 %max_y_addr

]]></Node>
<StgValue><ssdm name="max_y_load"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="738" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
PASS_3_5_2_in:0 %lbl_load_5 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_5"/></StgValue>
</operation>

<operation id="739" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="9" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
PASS_3_5_2_in:9 %call_ln236 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_7, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external

]]></Node>
<StgValue><ssdm name="call_ln236"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="740" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="9" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
PASS_3_5_2_in:9 %call_ln236 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_7, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external

]]></Node>
<StgValue><ssdm name="call_ln236"/></StgValue>
</operation>

<operation id="741" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
PASS_3_5_2_in:10 %br_ln0 = br void %for.inc535

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="742" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc535:0 %add_ln236 = add i16 %i_7, i16 1

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="743" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc535:1 %store_ln236 = store i16 %add_ln236, i16 %i_5

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="744" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
for.inc535:2 %br_ln236 = br void %for.body488

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="745" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="1" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
pass_4:1 %call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="746" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
pass_4:2 %count_loc_load = load i16 %count_loc

]]></Node>
<StgValue><ssdm name="count_loc_load"/></StgValue>
</operation>

<operation id="747" st_id="92" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
pass_4:3 %write_ln265 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %object_count, i16 %count_loc_load

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="748" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
pass_4:4 %empty_50 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="749" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="16" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
pass_4:5 %call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="750" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="16" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
pass_4:5 %call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="751" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0">
<![CDATA[
pass_4:6 %ret_ln293 = ret

]]></Node>
<StgValue><ssdm name="ret_ln293"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
