
c-blink.elf:     file format elf32-littlearm


Disassembly of section .text:

20001000 <_vectors>:
20001000:	20042000 	andcs	r2, r4, r0
20001004:	20001009 	andcs	r1, r0, r9

20001008 <_reset>:
20001008:	4809      	ldr	r0, [pc, #36]	; (20001030 <_reset+0x28>)
2000100a:	4685      	mov	sp, r0
2000100c:	4b09      	ldr	r3, [pc, #36]	; (20001034 <_reset+0x2c>)
2000100e:	2220      	movs	r2, #32
20001010:	601a      	str	r2, [r3, #0]
20001012:	4b09      	ldr	r3, [pc, #36]	; (20001038 <_reset+0x30>)
20001014:	2205      	movs	r2, #5
20001016:	601a      	str	r2, [r3, #0]
20001018:	4b08      	ldr	r3, [pc, #32]	; (2000103c <_reset+0x34>)
2000101a:	2280      	movs	r2, #128	; 0x80
2000101c:	0492      	lsls	r2, r2, #18
2000101e:	601a      	str	r2, [r3, #0]
20001020:	e00e      	b.n	20001040 <main>
20001022:	e7fe      	b.n	20001022 <_reset+0x1a>
20001024:	46c0      	nop			; (mov r8, r8)
20001026:	46c0      	nop			; (mov r8, r8)
20001028:	46c0      	nop			; (mov r8, r8)
2000102a:	46c0      	nop			; (mov r8, r8)
2000102c:	46c0      	nop			; (mov r8, r8)
2000102e:	46c0      	nop			; (mov r8, r8)
20001030:	20042000 	andcs	r2, r4, r0
20001034:	4000f000 	andmi	pc, r0, r0
20001038:	400140cc 	andmi	r4, r1, ip, asr #1
2000103c:	d0000020 	andle	r0, r0, r0, lsr #32

20001040 <main>:
20001040:	b580      	push	{r7, lr}
20001042:	b082      	sub	sp, #8
20001044:	af00      	add	r7, sp, #0
20001046:	4b0d      	ldr	r3, [pc, #52]	; (2000107c <main+0x3c>)
20001048:	2220      	movs	r2, #32
2000104a:	601a      	str	r2, [r3, #0]
2000104c:	46c0      	nop			; (mov r8, r8)
2000104e:	4b0c      	ldr	r3, [pc, #48]	; (20001080 <main+0x40>)
20001050:	681b      	ldr	r3, [r3, #0]
20001052:	4b0c      	ldr	r3, [pc, #48]	; (20001084 <main+0x44>)
20001054:	2205      	movs	r2, #5
20001056:	601a      	str	r2, [r3, #0]
20001058:	4b0b      	ldr	r3, [pc, #44]	; (20001088 <main+0x48>)
2000105a:	2280      	movs	r2, #128	; 0x80
2000105c:	0492      	lsls	r2, r2, #18
2000105e:	601a      	str	r2, [r3, #0]
20001060:	4b0a      	ldr	r3, [pc, #40]	; (2000108c <main+0x4c>)
20001062:	2280      	movs	r2, #128	; 0x80
20001064:	0492      	lsls	r2, r2, #18
20001066:	601a      	str	r2, [r3, #0]
20001068:	4b09      	ldr	r3, [pc, #36]	; (20001090 <main+0x50>)
2000106a:	607b      	str	r3, [r7, #4]
2000106c:	e002      	b.n	20001074 <main+0x34>
2000106e:	687b      	ldr	r3, [r7, #4]
20001070:	3b01      	subs	r3, #1
20001072:	607b      	str	r3, [r7, #4]
20001074:	687b      	ldr	r3, [r7, #4]
20001076:	2b00      	cmp	r3, #0
20001078:	d1f9      	bne.n	2000106e <main+0x2e>
2000107a:	e7f1      	b.n	20001060 <main+0x20>
2000107c:	4000f000 	andmi	pc, r0, r0
20001080:	4000c008 	andmi	ip, r0, r8
20001084:	400140cc 	andmi	r4, r1, ip, asr #1
20001088:	d0000020 	andle	r0, r0, r0, lsr #32
2000108c:	d000001c 	andle	r0, r0, ip, lsl r0
20001090:	0000c350 	andeq	ip, r0, r0, asr r3

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	002b304d 	eoreq	r3, fp, sp, asr #32
  1c:	4d070c06 	stcmi	12, cr0, [r7, #-24]	; 0xffffffe8
  20:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  24:	01150114 	tsteq	r5, r4, lsl r1
  28:	01180317 	tsteq	r8, r7, lsl r3
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_vectors-0x1ef302dc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000004c 	andeq	r0, r0, ip, asr #32
   4:	00240003 	eoreq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	6c622d63 	stclvs	13, cr2, [r2], #-396	; 0xfffffe74
  20:	2d6b6e69 	stclcs	14, cr6, [fp, #-420]!	; 0xfffffe5c
  24:	2e6d7361 	cdpcs	3, 6, cr7, cr13, cr1, {3}
  28:	00000073 	andeq	r0, r0, r3, ror r0
  2c:	05000000 	streq	r0, [r0, #-0]
  30:	00100802 	andseq	r0, r0, r2, lsl #16
  34:	01120320 	tsteq	r2, r0, lsr #6
  38:	21212221 			; <UNDEFINED> instruction: 0x21212221
  3c:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
  40:	22212121 	eorcs	r2, r1, #1073741832	; 0x40000008
  44:	746f0321 	strbtvc	r0, [pc], #-801	; 4c <_vectors-0x20000fb4>
  48:	02323231 	eorseq	r3, r2, #268435459	; 0x10000003
  4c:	01010002 	tsteq	r1, r2
  50:	00000066 	andeq	r0, r0, r6, rrx
  54:	00250003 	eoreq	r0, r5, r3
  58:	01020000 	mrseq	r0, (UNDEF: 2)
  5c:	000d0efb 	strdeq	r0, [sp], -fp
  60:	01010101 	tsteq	r1, r1, lsl #2
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	00010000 	andeq	r0, r1, r0
  6c:	6c622d63 	stclvs	13, cr2, [r2], #-396	; 0xfffffe74
  70:	2d6b6e69 	stclcs	14, cr6, [fp, #-420]!	; 0xfffffe5c
  74:	6e69616d 	powvsez	f6, f1, #5.0
  78:	0000632e 	andeq	r6, r0, lr, lsr #6
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	02050012 	andeq	r0, r5, #18
  84:	20001040 	andcs	r1, r0, r0, asr #32
  88:	3e090518 	mcrcc	5, 0, r0, cr9, cr8, {0}
  8c:	053e0f05 	ldreq	r0, [lr, #-3845]!	; 0xfffff0fb
  90:	09052011 	stmdbeq	r5, {r0, r4, sp}
  94:	11053d30 	tstne	r5, r0, lsr sp
  98:	4b2d054e 	blmi	b415d8 <_vectors-0x1f4bfa28>
  9c:	052e1105 	streq	r1, [lr, #-261]!	; 0xfffffefb
  a0:	04020040 	streq	r0, [r2], #-64	; 0xffffffc0
  a4:	3a052003 	bcc	1480b8 <_vectors-0x1feb8f48>
  a8:	01040200 	mrseq	r0, R12_usr
  ac:	0011053c 	andseq	r0, r1, ip, lsr r5
  b0:	20010402 	andcs	r0, r1, r2, lsl #8
  b4:	000d022d 	andeq	r0, sp, sp, lsr #4
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	20001000 	andcs	r1, r0, r0
  14:	20001040 	andcs	r1, r0, r0, asr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000e 	andeq	r0, r0, lr
  20:	00000029 	andeq	r0, r0, r9, lsr #32
  24:	00678001 	rsbeq	r8, r7, r1
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00560104 	subseq	r0, r6, r4, lsl #2
  34:	350c0000 	strcc	r0, [ip, #-0]
  38:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  3c:	40000000 	andmi	r0, r0, r0
  40:	54200010 	strtpl	r0, [r0], #-16
  44:	50000000 	andpl	r0, r0, r0
  48:	02000000 	andeq	r0, r0, #0
  4c:	00000051 	andeq	r0, r0, r1, asr r0
  50:	57050701 	strpl	r0, [r5, -r1, lsl #14]
  54:	40000000 	andmi	r0, r0, r0
  58:	54200010 	strtpl	r0, [r0], #-16
  5c:	01000000 	mrseq	r0, (UNDEF: 0)
  60:	0000579c 	muleq	r0, ip, r7
  64:	10680300 	rsbne	r0, r8, r0, lsl #6
  68:	00122000 	andseq	r2, r2, r0
  6c:	61040000 	mrsvs	r0, (UNDEF: 4)
  70:	2d130100 	ldfcss	f0, [r3, #-0]
  74:	00000065 	andeq	r0, r0, r5, rrx
  78:	00749102 	rsbseq	r9, r4, r2, lsl #2
  7c:	05040500 	streq	r0, [r4, #-1280]	; 0xfffffb00
  80:	00746e69 	rsbseq	r6, r4, r9, ror #28
  84:	44070406 	strmi	r0, [r7], #-1030	; 0xfffffbfa
  88:	07000000 	streq	r0, [r0, -r0]
  8c:	0000005e 	andeq	r0, r0, lr, asr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <_vectors-0x1fc803ec>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <_vectors-0x1f17d7c0>
  30:	0b390b3b 	bleq	e42d24 <_vectors-0x1f1be2dc>
  34:	13491927 	movtne	r1, #39207	; 0x9927
  38:	06120111 			; <UNDEFINED> instruction: 0x06120111
  3c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  40:	00130119 	andseq	r0, r3, r9, lsl r1
  44:	010b0300 	mrseq	r0, (UNDEF: 59)
  48:	06120111 			; <UNDEFINED> instruction: 0x06120111
  4c:	34040000 	strcc	r0, [r4], #-0
  50:	3a080300 	bcc	200c58 <_vectors-0x1fe003a8>
  54:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  58:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  5c:	05000018 	streq	r0, [r0, #-24]	; 0xffffffe8
  60:	0b0b0024 	bleq	2c00f8 <_vectors-0x1fd40f08>
  64:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  68:	24060000 	strcs	r0, [r6], #-0
  6c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  70:	000e030b 	andeq	r0, lr, fp, lsl #6
  74:	00350700 	eorseq	r0, r5, r0, lsl #14
  78:	00001349 	andeq	r1, r0, r9, asr #6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20001000 	andcs	r1, r0, r0
  14:	00000040 	andeq	r0, r0, r0, asr #32
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00260002 	eoreq	r0, r6, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	20001040 	andcs	r1, r0, r0, asr #32
  34:	00000054 	andeq	r0, r0, r4, asr r0
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c622d63 	stclvs	13, cr2, [r2], #-396	; 0xfffffe74
   4:	2d6b6e69 	stclcs	14, cr6, [fp, #-420]!	; 0xfffffe5c
   8:	2e6d7361 	cdpcs	3, 6, cr7, cr13, cr1, {3}
   c:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	; <UNPREDICTABLE>
  10:	2f656d6f 	svccs	0x00656d6f
  14:	61676f67 	cmnvs	r7, r7, ror #30
  18:	722f6164 	eorvc	r6, pc, #100, 2
  1c:	34303270 	ldrtcc	r3, [r0], #-624	; 0xfffffd90
  20:	62315f30 	eorsvs	r5, r1, #48, 30	; 0xc0
  24:	6b6e696c 	blvs	1b9a5dc <_vectors-0x1e466a24>
  28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  2c:	20534120 	subscs	r4, r3, r0, lsr #2
  30:	38332e32 	ldmdacc	r3!, {r1, r4, r5, r9, sl, fp, sp}
  34:	622d6300 	eorvs	r6, sp, #0, 6
  38:	6b6e696c 	blvs	1b9a5f0 <_vectors-0x1e466a10>
  3c:	69616d2d 	stmdbvs	r1!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  40:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  54:	4e47006e 	cdpmi	0, 4, cr0, cr7, cr14, {3}
  58:	31432055 	qdaddcc	r2, r5, r3
  5c:	30312037 	eorscc	r2, r1, r7, lsr r0
  60:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  64:	32303220 	eorscc	r3, r0, #32, 4
  68:	32363031 	eorscc	r3, r6, #49	; 0x31
  6c:	72282031 	eorvc	r2, r8, #49	; 0x31
  70:	61656c65 	cmnvs	r5, r5, ror #24
  74:	20296573 	eorcs	r6, r9, r3, ror r5
  78:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  7c:	6f633d75 	svcvs	0x00633d75
  80:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
  84:	70306d2d 	eorsvc	r6, r0, sp, lsr #26
  88:	2073756c 	rsbscs	r7, r3, ip, ror #10
  8c:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  90:	20626d75 	rsbcs	r6, r2, r5, ror sp
  94:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  98:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  9c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  a0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  a4:	616d2d20 	cmnvs	sp, r0, lsr #26
  a8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  ac:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  b0:	6d2d7336 	stcvs	3, cr7, [sp, #-216]!	; 0xffffff28
  b4:	20672d20 	rsbcs	r2, r7, r0, lsr #26
  b8:	20304f2d 	eorscs	r4, r0, sp, lsr #30
  bc:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  c0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
  c4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  c8:	2d20676e 	stccs	7, cr6, [r0, #-440]!	; 0xfffffe48
  cc:	63697066 	cmnvs	r9, #102	; 0x66
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	20001040 	andcs	r1, r0, r0, asr #32
  1c:	00000054 	andeq	r0, r0, r4, asr r0
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  2c:	00000007 	andeq	r0, r0, r7
