André Seznec , Joshua San Miguel , Jorge Albericio, The inner most loop iteration counter: a new dimension in branch history, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii
Gabriel H. Loh , Daniel A. Jiménez, Modulo path history for the reduction of pipeline overheads in path-based neural branch predictors, International Journal of Parallel Programming, v.36 n.2, p.267-286, April 2008
Jong Wook Kwak , Chu Shik Jhon, Recovery logics for speculative update global and local branch history, Proceedings of the 21st international conference on Computer and Information Sciences, November 01-03, 2006, Istanbul, Turkey
Yongfeng Pan , Xiaoya Fan , Liqiang He , Deli Wang, A bypass mechanism to enhance branch predictor for SMT processors, Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture, p.364-375, August 23-25, 2007, Seoul, Korea
Nathanael Prémillieu , André Seznec, Efficient Out-of-Order Execution of Guarded ISAs, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.4, p.1-21, January 2015
