Cycle,Instr,Op,Fct3,Rd,Rs1,Rs2,RegWrite,ALUSrc,FwdA,FwdB,MemRd,MemWr,WBSel,bne
0,"lw x7, 0(x10)",lw,010,x7,0(x10),,1,1,*,*,1,0,1,
1,"lw x6, 0(x7)",lw,010,x6,0(x7),,1,1,*,*,1,0,1,
3,"addi x6, x6, 1",addi,000,x6,x6,1,1,1,10,*,0,0,0,
4,"sw x6, 0(x7)",sw,010,x6,0(x7),,0,1,*,*,0,1,0,
5,"lw x6, 4(x7)",lw,010,x6,4(x7),,1,1,*,*,1,0,1,
7,"addi x6, x6, 1",addi,000,x6,x6,1,1,1,10,*,0,0,0,
8,"sw x6, 4(x7)",sw,010,x6,4(x7),,0,1,*,*,0,1,0,
9,"lw x6, 8(x7)",lw,010,x6,8(x7),,1,1,*,*,1,0,1,
11,"addi x6, x6, 1",addi,000,x6,x6,1,1,1,10,*,0,0,0,
12,"sw x6, 8(x7)",sw,010,x6,8(x7),,0,1,*,*,0,1,0,
