arch                       	circuit  	vpr_revision 	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_n4_v7_bidir.xml         	styr.blif	9627777-dirty	success   	     	253                	263                  	151                 	80                    	10          	10           	60     	10    	10         	-1          	-1      	1550                 	5.63411       	-72.8451            	-5.63411            	16            	2047             	39                                    	2014                       	19                               	9.89963            	-110.162 	-9.89963 	0       	0       	1.92e+06              	1.8e+06              	-1                               	-1                                  	-1                          	-1                             	0.15     	0.15      	0.94                     	0.10                	51820      	-1          	-1         
k4_n4_v7_longline_bidir.xml	styr.blif	9627777-dirty	success   	     	253                	263                  	151                 	80                    	10          	10           	60     	10    	10         	-1          	-1      	1550                 	6.22538       	-74.6863            	-6.22538            	18            	2316             	22                                    	2388                       	23                               	8.16382            	-101.829 	-8.16382 	0       	0       	1.92e+06              	1.8e+06              	-1                               	-1                                  	-1                          	-1                             	0.10     	0.14      	1.24                     	0.13                	52916      	-1          	-1         
k4_n4_v7_l1_bidir.xml      	styr.blif	9627777-dirty	success   	     	253                	263                  	151                 	80                    	10          	10           	60     	10    	10         	-1          	-1      	1550                 	5.9616        	-78.47              	-5.9616             	11            	1260             	15                                    	1188                       	27                               	6.37906            	-84.9157 	-6.37906 	0       	0       	1.92e+06              	1.8e+06              	-1                               	-1                                  	-1                          	-1                             	0.10     	0.15      	0.91                     	0.16                	51384      	-1          	-1         
