Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug  5 22:20:40 2020
| Host         : LAPTOP-DDVFNOMJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab_3_3_control_sets_placed.rpt
| Design       : Lab_3_3
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      9 |            1 |
|     10 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              59 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              39 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------+-----------------------------------+------------------+----------------+
|         Clock Signal        |              Enable Signal             |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------+-----------------------------------+------------------+----------------+
|  system_clock/inst/clk_out1 |                                        | Driver_SK6805/inst/LED_IO_i_2_n_0 |                3 |              3 |
|  system_clock/inst/clk_out1 | Driver_SK6805/inst/Data_Cnt[8]_i_1_n_0 | Driver_SK6805/inst/LED_IO_i_2_n_0 |                4 |              9 |
|  clk_IBUF_BUFG              | number_2ms                             | cnt_2s[27]_i_2_n_0                |                4 |             10 |
|  clk_IBUF_BUFG              | number_2us                             | cnt_2s[27]_i_2_n_0                |                4 |             10 |
|  system_clock/inst/clk_out1 | Driver_SK6805/inst/Send_Cnt[9]_i_1_n_0 | Driver_SK6805/inst/LED_IO_i_2_n_0 |                5 |             10 |
|  clk_IBUF_BUFG              |                                        | cnt_2s[27]_i_2_n_0                |               16 |             56 |
+-----------------------------+----------------------------------------+-----------------------------------+------------------+----------------+


