Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Nov  4 11:29:04 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 99.81%
Constraint File     : C:/Users/Lenovo/Desktop/key34/key34/source_code/constraints/UDP.sdc;
Confidence          : Synthesized
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.291ns, STNS: -419.943ns
	HWNS: 0.471ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         3179   u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000         1014   u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk2:      100.000          634   sd_card_clk
           clk3:      125.000          370   phy1_rgmii_rx_clk
           clk4:       25.000          300   video_clk
           clk5:      125.000           58   video_clk_5x
           clk6:       50.000            6   clk_in
           clk7:      125.000            2   u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                21.260          47.037           -3.315    -60.944            0.471      0.000            0.000             3179                7             no       no
       clk1           local            0.000      4.000                 8.000         125.000                 8.613         116.104           -0.613    -11.707            0.661      0.000            0.000             1014                8             no       no
       clk2           local            0.000      5.000                10.000         100.000                26.575          37.629           -3.315    -62.572            0.679      0.000            0.000              634                7             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 6.203         161.212            1.797      0.000            0.606      0.000            0.000              370                5             no       no
       clk4           local            0.000     20.000                40.000          25.000                35.460          28.201            0.908      0.000            0.679      0.000            0.000              300                8             no       no
       clk5           local            0.000      4.000                 8.000         125.000                 2.448         408.497            5.552      0.000            0.674      0.000            0.000               58                1             no       no
       clk6           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                6                0             no       no
       clk7           local            2.000      6.000                 8.000         125.000                37.164          26.908           -7.291   -284.720            6.661      0.000            0.000                2                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     8.485ns
Fmax           :     117.855MHz

Statistics:
Max            : SWNS     -0.485ns, STNS     -9.540ns,        46 Viol Endpoints,      8395 Total Endpoints,     53208 Paths Analyzed
Min            : HWNS      0.471ns, HTNS      0.000ns,         0 Viol Endpoints,      8395 Total Endpoints,     53208 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.485ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[0].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.327ns (cell 2.713ns (32%), net 5.614ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.o
net (fo=7)                              0.800          7.007          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_22,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.a
LUT2                                    0.408    f     7.415       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.o
net (fo=8)                              0.825          8.240          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_164,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[0].ce
SEQ (reg)                               0.087    r     8.327               
--------------------------------------------------------------------  ---------------
Arrival                                                8.327               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.485               

Slack               : -0.485ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[1].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.327ns (cell 2.713ns (32%), net 5.614ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.o
net (fo=7)                              0.800          7.007          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_22,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.a
LUT2                                    0.408    f     7.415       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.o
net (fo=8)                              0.825          8.240          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_164,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[1].ce
SEQ (reg)                               0.087    r     8.327               
--------------------------------------------------------------------  ---------------
Arrival                                                8.327               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.485               

Slack               : -0.485ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[2].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.327ns (cell 2.713ns (32%), net 5.614ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.o
net (fo=7)                              0.800          7.007          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_22,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.a
LUT2                                    0.408    f     7.415       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.o
net (fo=8)                              0.825          8.240          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_164,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[2].ce
SEQ (reg)                               0.087    r     8.327               
--------------------------------------------------------------------  ---------------
Arrival                                                8.327               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.485               

Slack               : -0.485ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[3].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.327ns (cell 2.713ns (32%), net 5.614ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.o
net (fo=7)                              0.800          7.007          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_22,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.a
LUT2                                    0.408    f     7.415       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.o
net (fo=8)                              0.825          8.240          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_164,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[3].ce
SEQ (reg)                               0.087    r     8.327               
--------------------------------------------------------------------  ---------------
Arrival                                                8.327               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.485               

Slack               : -0.485ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[4].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.327ns (cell 2.713ns (32%), net 5.614ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.o
net (fo=7)                              0.800          7.007          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_22,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.a
LUT2                                    0.408    f     7.415       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.o
net (fo=8)                              0.825          8.240          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_164,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[4].ce
SEQ (reg)                               0.087    r     8.327               
--------------------------------------------------------------------  ---------------
Arrival                                                8.327               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.485               

Slack               : -0.485ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[5].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.327ns (cell 2.713ns (32%), net 5.614ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.o
net (fo=7)                              0.800          7.007          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_22,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.a
LUT2                                    0.408    f     7.415       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.o
net (fo=8)                              0.825          8.240          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_164,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[5].ce
SEQ (reg)                               0.087    r     8.327               
--------------------------------------------------------------------  ---------------
Arrival                                                8.327               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.485               

Slack               : -0.485ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[6].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.327ns (cell 2.713ns (32%), net 5.614ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.o
net (fo=7)                              0.800          7.007          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_22,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.a
LUT2                                    0.408    f     7.415       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.o
net (fo=8)                              0.825          8.240          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_164,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[6].ce
SEQ (reg)                               0.087    r     8.327               
--------------------------------------------------------------------  ---------------
Arrival                                                8.327               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.485               

Slack               : -0.485ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[7].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.327ns (cell 2.713ns (32%), net 5.614ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_21.o
net (fo=7)                              0.800          7.007          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_22,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.a
LUT2                                    0.408    f     7.415       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_170.o
net (fo=8)                              0.825          8.240          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_164,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[7].ce
SEQ (reg)                               0.087    r     8.327               
--------------------------------------------------------------------  ---------------
Arrival                                                8.327               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.485               

Slack               : -0.280ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_valid_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.164ns (cell 2.744ns (33%), net 5.420ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT2=2 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_231.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_231.o
net (fo=10)                             0.869          7.076          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_232,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_valid_reg_syn_8.a
LUT3                                    0.408    f     7.484       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_valid_reg_syn_8.o
net (fo=1)                              0.562          8.046          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_valid_reg_syn_3,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_valid_reg.d
SEQ (reg)                               0.118    f     8.164          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_valid,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.164               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out_valid_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.280               

Slack               : -0.280ns
Begin Point         : u_key_mode_ctrl/img_mode_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.164ns (cell 2.744ns (33%), net 5.420ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT2=2 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_key_mode_ctrl/img_mode_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_key_mode_ctrl/img_mode_reg.q
net (fo=101)                            1.299          1.445          net: img_mode,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.a
LUT2                                    0.408    f     1.853       1  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_9.o
net (fo=4)                              0.697          2.550          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_10,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.a
LUT5                                    0.424    f     2.974       2  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_11.o
net (fo=1)                              0.562          3.536          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_12,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.b
LUT5                                    0.424    f     3.960       3  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_15.o
net (fo=1)                              0.562          4.522          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_16,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.a
LUT3                                    0.408    f     4.930       4  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_packet_length_reg[7]_syn_20.o
net (fo=10)                             0.869          5.799          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_b1_n_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_231.a
LUT2                                    0.408    f     6.207       5  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_231.o
net (fo=10)                             0.869          7.076          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_232,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux14_syn_77.a
LUT3                                    0.408    f     7.484       6  pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux14_syn_77.o
net (fo=1)                              0.562          8.046          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux14_syn_75,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_reg[3].d
SEQ (reg)                               0.118    f     8.164          net: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_reg_syn_1[3],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.164               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.280               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[0],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].q
net (fo=1)                              0.562          0.671          net: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[4],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.606ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.697          0.806          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.697          0.806          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u6_tx_fifo/wr_data_bram[7],  ../../import/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_11.dia[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u6_tx_fifo/wr_data_bram[7],  ../../import/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u6_tx_fifo/wr_data_bram[7],  ../../import/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u6_tx_fifo/wr_data_bram[7],  ../../import/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.679ns
Begin Point         : u6_tx_fifo/wr_addr_reg[9].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.addra[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_addr_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_addr_reg[9].q
net (fo=6)                              0.770          0.879          net: u6_tx_fifo/wr_addr[9],  ../../import/tx_client_fifo.v(82)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : u6_tx_fifo/wr_addr_reg[10].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.csa[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_addr_reg[10].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_addr_reg[10].q
net (fo=6)                              0.770          0.879          net: u6_tx_fifo/wr_addr[10],  ../../import/tx_client_fifo.v(82)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.csa[0]
EMB (reg)                               0.000    f     0.879               
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     8.613ns
Fmax           :     116.104MHz

Statistics:
Max            : SWNS     -0.613ns, STNS     -2.331ns,         4 Viol Endpoints,      1555 Total Endpoints,      3189 Paths Analyzed
Min            : HWNS      0.661ns, HTNS      0.000ns,         0 Viol Endpoints,      1555 Total Endpoints,      3189 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.613ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.497ns (cell 4.430ns (52%), net 4.067ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=2 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/write_buf/rd_addr_reg[0].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/write_buf/rd_addr[0],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.510       1  pin: u_frame_rw/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.510          net: u_frame_rw/write_buf/sub1_syn_40,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.583          pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.583          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.656          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.656          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.729          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.729          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.084       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=6)                              0.770          2.854          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER                                   1.157    f     4.011       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.562          4.573          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER                                   0.539    f     5.112       4  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.112          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_25,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.185          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.185          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_29,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.258          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.258          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_33,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.331          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.331          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_37,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.404          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.404          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.477          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.477          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.621       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.318          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_167.a
LUT5                                    0.424    f     6.742       6  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_167.o
net (fo=3)                              0.651          7.393          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_4.a
LUT5                                    0.424    f     7.817       7  pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_4.o
net (fo=1)                              0.562          8.379          net: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_3,  ../../import/frame_fifo_read.v(183)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg.d
SEQ (reg)                               0.118    f     8.497          net: u_frame_rw/frame_fifo_read_m0/App_rd_en_r,  ../../import/frame_fifo_read.v(70)
--------------------------------------------------------------------  ---------------
Arrival                                                8.497               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.613               

Slack               : -0.613ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/state_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.497ns (cell 4.430ns (52%), net 4.067ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=2 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/write_buf/rd_addr_reg[0].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/write_buf/rd_addr[0],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.510       1  pin: u_frame_rw/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.510          net: u_frame_rw/write_buf/sub1_syn_40,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.583          pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.583          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.656          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.656          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.729          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.729          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.084       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=6)                              0.770          2.854          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER                                   1.157    f     4.011       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.562          4.573          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER                                   0.539    f     5.112       4  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.112          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_25,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.185          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.185          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_29,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.258          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.258          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_33,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.331          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.331          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_37,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.404          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.404          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.477          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.477          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.621       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.318          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_167.a
LUT5                                    0.424    f     6.742       6  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_167.o
net (fo=3)                              0.651          7.393          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_169.a
LUT5                                    0.424    f     7.817       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_169.o
net (fo=1)                              0.562          8.379          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_130,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/state_reg[3].d
SEQ (reg)                               0.118    f     8.497          net: u_frame_rw/frame_fifo_read_m0/state_reg_syn_1[3],  ../../import/frame_fifo_read.v(183)
--------------------------------------------------------------------  ---------------
Arrival                                                8.497               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.613               

Slack               : -0.597ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/state_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.481ns (cell 4.414ns (52%), net 4.067ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=1  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/write_buf/rd_addr_reg[0].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/write_buf/rd_addr[0],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.510       1  pin: u_frame_rw/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.510          net: u_frame_rw/write_buf/sub1_syn_40,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.583          pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.583          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.656          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.656          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.729          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.729          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.084       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=6)                              0.770          2.854          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER                                   1.157    f     4.011       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.562          4.573          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER                                   0.539    f     5.112       4  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.112          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_25,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.185          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.185          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_29,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.258          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.258          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_33,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.331          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.331          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_37,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.404          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.404          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.477          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.477          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.621       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.318          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_167.a
LUT5                                    0.424    f     6.742       6  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_167.o
net (fo=3)                              0.651          7.393          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_172.a
LUT4                                    0.408    f     7.801       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_172.o
net (fo=1)                              0.562          8.363          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_106,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/state_reg[2].d
SEQ (reg)                               0.118    f     8.481          net: u_frame_rw/frame_fifo_read_m0/state_reg_syn_1[2],  ../../import/frame_fifo_read.v(183)
--------------------------------------------------------------------  ---------------
Arrival                                                8.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/state_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.597               

Slack               : -0.508ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/state_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.392ns (cell 4.414ns (52%), net 3.978ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/write_buf/rd_addr_reg[0].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/write_buf/rd_addr[0],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.510       1  pin: u_frame_rw/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.510          net: u_frame_rw/write_buf/sub1_syn_40,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.583          pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.583          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.656          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.656          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.729          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.729          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.084       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=6)                              0.770          2.854          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER                                   1.157    f     4.011       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.562          4.573          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER                                   0.539    f     5.112       4  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.112          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_25,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.185          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.185          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_29,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.258          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.258          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_33,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.331          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.331          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_37,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.404          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.404          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.477          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.477          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.621       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.318          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/sel2_syn_161.a
LUT3                                    0.408    f     6.726       6  pin: u_frame_rw/frame_fifo_write_m0/sel2_syn_161.o
net (fo=1)                              0.562          7.288          net: u_frame_rw/frame_fifo_write_m0/sel2_syn_162,  ../../import/frame_fifo_write.v(163)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/sel2_syn_165.a
LUT5                                    0.424    f     7.712       7  pin: u_frame_rw/frame_fifo_write_m0/sel2_syn_165.o
net (fo=1)                              0.562          8.274          net: u_frame_rw/frame_fifo_write_m0/sel2_syn_107,  ../../import/frame_fifo_write.v(163)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[2].d
SEQ (reg)                               0.118    f     8.392          net: u_frame_rw/frame_fifo_write_m0/state_reg_syn_1[2],  ../../import/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.392               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.508               

Slack               : 0.462ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.422ns (cell 4.006ns (53%), net 3.416ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT5=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/write_buf/rd_addr_reg[0].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/write_buf/rd_addr[0],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.510       1  pin: u_frame_rw/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.510          net: u_frame_rw/write_buf/sub1_syn_40,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.583          pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.583          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.656          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.656          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.729          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.729          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.084       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=6)                              0.770          2.854          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER                                   1.157    f     4.011       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.562          4.573          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER                                   0.539    f     5.112       4  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.112          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_25,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.185          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.185          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_29,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.258          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.258          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_33,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.331          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.331          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_37,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.404          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.404          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.477          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.477          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.621       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.318          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_7.a
LUT5                                    0.424    f     6.742       6  pin: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_7.o
net (fo=1)                              0.562          7.304          net: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_3,  ../../import/frame_fifo_write.v(146)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg.d
SEQ (reg)                               0.118    f     7.422          net: u_frame_rw/frame_fifo_write_m0/App_wr_en_r,  ../../import/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                7.422               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.462               

Slack               : 0.462ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/state_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.422ns (cell 4.006ns (53%), net 3.416ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT5=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/write_buf/rd_addr_reg[0].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/write_buf/rd_addr[0],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.510       1  pin: u_frame_rw/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.510          net: u_frame_rw/write_buf/sub1_syn_40,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.583          pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.583          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.656          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.656          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.729          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.729          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.084       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=6)                              0.770          2.854          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER                                   1.157    f     4.011       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.562          4.573          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER                                   0.539    f     5.112       4  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.112          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_25,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.185          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.185          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_29,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.258          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.258          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_33,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.331          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.331          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_37,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.404          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.404          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.477          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.477          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.621       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.318          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/sel2_syn_160.a
LUT5                                    0.424    f     6.742       6  pin: u_frame_rw/frame_fifo_write_m0/sel2_syn_160.o
net (fo=1)                              0.562          7.304          net: u_frame_rw/frame_fifo_write_m0/sel2_syn_131,  ../../import/frame_fifo_write.v(163)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[3].d
SEQ (reg)                               0.118    f     7.422          net: u_frame_rw/frame_fifo_write_m0/state_reg_syn_1[3],  ../../import/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                7.422               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.462               

Slack               : 0.626ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.258ns (cell 2.712ns (37%), net 4.546ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=3  LUT3=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.a
LUT4                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.o
net (fo=2)                              0.600          1.891          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.a
LUT2                                    0.408    f     2.299       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.o
net (fo=4)                              0.697          2.996          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.a
LUT4                                    0.408    f     3.404       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.o
net (fo=3)                              0.651          4.055          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_5.a
LUT3                                    0.408    f     4.463       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_5.o
net (fo=5)                              0.737          5.200          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b1_n1,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_3.a
LUT4                                    0.408    f     5.608       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_3.o
net (fo=1)                              0.562          6.170          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_4,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_5.a
LUT3                                    0.408    f     6.578       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_5.o
net (fo=1)                              0.562          7.140          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].d
SEQ (reg)                               0.118    f     7.258          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[11],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.258               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.626               

Slack               : 0.626ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.258ns (cell 2.712ns (37%), net 4.546ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=3  LUT3=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.a
LUT4                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.o
net (fo=2)                              0.600          1.891          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.a
LUT2                                    0.408    f     2.299       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.o
net (fo=4)                              0.697          2.996          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.a
LUT4                                    0.408    f     3.404       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.o
net (fo=3)                              0.651          4.055          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_5.a
LUT3                                    0.408    f     4.463       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_5.o
net (fo=5)                              0.737          5.200          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b1_n1,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8.a
LUT4                                    0.408    f     5.608       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8.o
net (fo=1)                              0.562          6.170          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_10.a
LUT3                                    0.408    f     6.578       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_10.o
net (fo=1)                              0.562          7.140          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].d
SEQ (reg)                               0.118    f     7.258          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[14],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.258               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.626               

Slack               : 0.908ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.976ns (cell 2.712ns (38%), net 4.264ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=4  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651          0.797          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[8],  ../../import/afifo_32_16_256.v(265)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f     1.205       1  pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.805          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.213       2  pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.813          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.221       3  pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651          3.872          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f     4.280       4  pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.880          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.288       5  pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.888          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.296       6  pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=1)                              0.562          6.858          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     6.976          net: u_frame_rw/read_buf/shift_rdaddr[0],  ../../import/afifo_32_16_256.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                6.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.908               

Slack               : 0.908ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.976ns (cell 2.712ns (38%), net 4.264ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=4  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651          0.797          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../import/afifo_16_32_256.v(265)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f     1.205       1  pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.805          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.213       2  pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.813          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.221       3  pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651          3.872          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f     4.280       4  pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.880          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.288       5  pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.888          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.296       6  pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=1)                              0.562          6.858          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     6.976          net: u_frame_rw/write_buf/shift_wraddr[0],  ../../import/afifo_16_32_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                6.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.908               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_ctl_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_ctl_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_ctl_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[3]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[3]_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[3]phy1_rgmii_tx_data[3],  ../../import/UDP_Example_Top.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[2]phy1_rgmii_tx_data[2],  ../../import/UDP_Example_Top.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[1]phy1_rgmii_tx_data[1],  ../../import/UDP_Example_Top.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[0]phy1_rgmii_tx_data[0],  ../../import/UDP_Example_Top.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_1.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_sdram/u2_ram/u2_wrrd/app_wr_din_6d[0],  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_1.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[0],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_1.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     8.867ns
Fmax           :     112.778MHz

Statistics:
Max            : SWNS      1.133ns, STNS      0.000ns,         0 Viol Endpoints,      1169 Total Endpoints,      6912 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,      1169 Total Endpoints,      6912 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.133ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[30].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.751ns (cell 6.295ns (71%), net 2.456ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].q
net (fo=6)                              0.770          0.916          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18                                  3.563    f     4.479       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.562          5.041          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER                                   0.781    f     5.822       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          5.822          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER                                   0.132    f     5.954          pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fco
net (fo=1)                              0.000          5.954          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_299,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fci
ADDER                                   0.453    f     6.407       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.562          6.969          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER                                   0.715    f     7.684       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000          7.684          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER                                   0.387    f     8.071       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fx[0]
net (fo=1)                              0.562          8.633          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[12],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[30].d
SEQ (reg)                               0.118    f     8.751          net: u_sd_card_bmp/bmp_read_m0/total_pixels[30],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                8.751               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[30].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.133               

Slack               : 1.199ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.685ns (cell 6.229ns (71%), net 2.456ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].q
net (fo=6)                              0.770          0.916          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18                                  3.563    f     4.479       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.562          5.041          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER                                   0.781    f     5.822       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          5.822          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER                                   0.387    f     6.209       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[0]
net (fo=1)                              0.562          6.771          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[4],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[0]
ADDER                                   0.781    f     7.552       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000          7.552          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER                                   0.453    f     8.005       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fx[1]
net (fo=1)                              0.562          8.567          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28].d
SEQ (reg)                               0.118    f     8.685          net: u_sd_card_bmp/bmp_read_m0/total_pixels[28],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                8.685               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.199               

Slack               : 1.256ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[31].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.628ns (cell 6.172ns (71%), net 2.456ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].q
net (fo=6)                              0.770          0.916          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18                                  3.563    f     4.479       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.562          5.041          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER                                   0.781    f     5.822       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          5.822          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER                                   0.132    f     5.954          pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fco
net (fo=1)                              0.000          5.954          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_299,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fci
ADDER                                   0.453    f     6.407       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.562          6.969          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER                                   0.715    f     7.684       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000          7.684          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER                                   0.264    r     7.948       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.f[1]
net (fo=1)                              0.562          8.510          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[13],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[31].d
SEQ (reg)                               0.118    f     8.628          net: u_sd_card_bmp/bmp_read_m0/total_pixels[31],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                8.628               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[31].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.256               

Slack               : 1.265ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.619ns (cell 6.163ns (71%), net 2.456ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].q
net (fo=6)                              0.770          0.916          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18                                  3.563    f     4.479       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.562          5.041          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER                                   0.781    f     5.822       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          5.822          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER                                   0.453    f     6.275       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[1]
net (fo=1)                              0.562          6.837          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[6],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[1]
ADDER                                   0.715    f     7.552       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000          7.552          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER                                   0.387    f     7.939       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fx[0]
net (fo=1)                              0.562          8.501          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[8],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26].d
SEQ (reg)                               0.118    f     8.619          net: u_sd_card_bmp/bmp_read_m0/total_pixels[26],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                8.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.265               

Slack               : 1.322ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.562ns (cell 6.106ns (71%), net 2.456ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].q
net (fo=6)                              0.770          0.916          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18                                  3.563    f     4.479       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.562          5.041          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER                                   0.781    f     5.822       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          5.822          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER                                   0.132    f     5.954          pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fco
net (fo=1)                              0.000          5.954          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_299,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fci
ADDER                                   0.453    f     6.407       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.562          6.969          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER                                   0.715    f     7.684       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000          7.684          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER                                   0.198    r     7.882       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.f[0]
net (fo=1)                              0.562          8.444          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[11],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29].d
SEQ (reg)                               0.118    f     8.562          net: u_sd_card_bmp/bmp_read_m0/total_pixels[29],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                8.562               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.322               

Slack               : 1.331ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.553ns (cell 6.097ns (71%), net 2.456ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[0].q
net (fo=6)                              0.770          0.916          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18                                  3.563    f     4.479       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.562          5.041          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER                                   1.102    f     6.143       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fx[1]
net (fo=1)                              0.562          6.705          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[2],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.e[1]
ADDER                                   0.715    f     7.420       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.fco
net (fo=1)                              0.000          7.420          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_368,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fci
ADDER                                   0.453    f     7.873       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fx[1]
net (fo=1)                              0.562          8.435          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[6],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24].d
SEQ (reg)                               0.118    f     8.553          net: u_sd_card_bmp/bmp_read_m0/total_pixels[24],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                8.553               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.331               

Slack               : 1.344ns
Begin Point         : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.540ns (cell 3.152ns (36%), net 5.388ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=4  LUT5=2  LUT4=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].q
net (fo=5)                              0.737          0.883          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15],  ../../import/sd_card_cmd.v(48)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.291       1  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.853          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT5                                    0.424    f     2.277       2  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.839          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_9.a
LUT5                                    0.424    f     3.263       3  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_9.o
net (fo=4)                              0.697          3.960          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_10.a
LUT2                                    0.408    f     4.368       4  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_10.o
net (fo=4)                              0.697          5.065          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_13.a
LUT2                                    0.408    f     5.473       5  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_13.o
net (fo=3)                              0.651          6.124          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.532       6  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=13)                             0.920          7.452          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0]_syn_1.a
LUT2                                    0.408    f     7.860       7  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0]_syn_1.o
net (fo=1)                              0.562          8.422          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0],  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].d
SEQ (reg)                               0.118    f     8.540          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.540               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.344               

Slack               : 1.344ns
Begin Point         : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.540ns (cell 3.152ns (36%), net 5.388ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=4  LUT5=2  LUT4=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].q
net (fo=5)                              0.737          0.883          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15],  ../../import/sd_card_cmd.v(48)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.291       1  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.853          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT5                                    0.424    f     2.277       2  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.839          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_9.a
LUT5                                    0.424    f     3.263       3  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_9.o
net (fo=4)                              0.697          3.960          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_10.a
LUT2                                    0.408    f     4.368       4  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_10.o
net (fo=4)                              0.697          5.065          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_13.a
LUT2                                    0.408    f     5.473       5  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_13.o
net (fo=3)                              0.651          6.124          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.532       6  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=13)                             0.920          7.452          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3]_syn_1.a
LUT2                                    0.408    f     7.860       7  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3]_syn_1.o
net (fo=1)                              0.562          8.422          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3],  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].d
SEQ (reg)                               0.118    f     8.540          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[3],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.540               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.344               

Slack               : 1.344ns
Begin Point         : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.540ns (cell 3.152ns (36%), net 5.388ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=4  LUT5=2  LUT4=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].q
net (fo=5)                              0.737          0.883          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15],  ../../import/sd_card_cmd.v(48)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.291       1  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.853          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT5                                    0.424    f     2.277       2  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.839          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_9.a
LUT5                                    0.424    f     3.263       3  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_9.o
net (fo=4)                              0.697          3.960          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_10.a
LUT2                                    0.408    f     4.368       4  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_10.o
net (fo=4)                              0.697          5.065          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_13.a
LUT2                                    0.408    f     5.473       5  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_13.o
net (fo=3)                              0.651          6.124          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.532       6  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=13)                             0.920          7.452          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4]_syn_1.a
LUT2                                    0.408    f     7.860       7  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4]_syn_1.o
net (fo=1)                              0.562          8.422          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4],  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].d
SEQ (reg)                               0.118    f     8.540          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[4],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.540               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.344               

Slack               : 1.344ns
Begin Point         : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.540ns (cell 3.152ns (36%), net 5.388ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=4  LUT5=2  LUT4=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15].q
net (fo=5)                              0.737          0.883          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15],  ../../import/sd_card_cmd.v(48)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.291       1  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.853          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT5                                    0.424    f     2.277       2  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.839          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_9.a
LUT5                                    0.424    f     3.263       3  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_9.o
net (fo=4)                              0.697          3.960          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_10.a
LUT2                                    0.408    f     4.368       4  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_10.o
net (fo=4)                              0.697          5.065          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_13.a
LUT2                                    0.408    f     5.473       5  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_13.o
net (fo=3)                              0.651          6.124          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.532       6  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=13)                             0.920          7.452          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5]_syn_1.a
LUT2                                    0.408    f     7.860       7  pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5]_syn_1.o
net (fo=1)                              0.562          8.422          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5],  NOFILE(0)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].d
SEQ (reg)                               0.118    f     8.540          net: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[5],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.540               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.344               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.addra[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst0_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg.d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/asy_w_rst0_reg.q
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/asy_w_rst0,  ../../import/afifo_16_32_256.v(45)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[0],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[1],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[2],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[3],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[4],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[5],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[6],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     6.203ns
Fmax           :     161.212MHz

Statistics:
Max            : SWNS      1.797ns, STNS      0.000ns,         0 Viol Endpoints,       863 Total Endpoints,      1670 Paths Analyzed
Min            : HWNS      0.606ns, HTNS      0.000ns,         0 Viol Endpoints,       863 Total Endpoints,      1670 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.797ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.087ns (cell 2.304ns (37%), net 3.783ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT4=1  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_11.c
LUT3                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_11.o
net (fo=2)                              0.600          1.924          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_12,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_13.a
LUT2                                    0.408    f     2.332       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_13.o
net (fo=2)                              0.600          2.932          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_14,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_15.a
LUT2                                    0.408    f     3.340       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_15.o
net (fo=3)                              0.651          3.991          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_n10,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_n4_syn_1.a
LUT4                                    0.408    f     4.399       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_n4_syn_1.o
net (fo=2)                              0.600          4.999          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_5eKKSqx1_b1_n9,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_n2_syn_1.a
LUT2                                    0.408    f     5.407       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_n2_syn_1.o
net (fo=1)                              0.562          5.969          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_n2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg.d
SEQ (reg)                               0.118    f     6.087          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.087               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.797               

Slack               : 1.797ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.087ns (cell 2.304ns (37%), net 3.783ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT4=1  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_11.c
LUT3                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_11.o
net (fo=2)                              0.600          1.924          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_12,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_13.a
LUT2                                    0.408    f     2.332       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_13.o
net (fo=2)                              0.600          2.932          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_14,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_15.a
LUT2                                    0.408    f     3.340       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_15.o
net (fo=3)                              0.651          3.991          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_n10,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_n4_syn_1.a
LUT4                                    0.408    f     4.399       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_n4_syn_1.o
net (fo=2)                              0.600          4.999          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_5eKKSqx1_b1_n9,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_n4_syn_2.a
LUT2                                    0.408    f     5.407       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_n4_syn_2.o
net (fo=1)                              0.562          5.969          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_n4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_reg.d
SEQ (reg)                               0.118    f     6.087          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.087               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.797               

Slack               : 1.835ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.049ns (cell 2.304ns (38%), net 3.745ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6].q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_11.c
LUT3                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_11.o
net (fo=2)                              0.600          1.924          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_12,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_13.a
LUT2                                    0.408    f     2.332       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_13.o
net (fo=2)                              0.600          2.932          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_14,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_15.a
LUT2                                    0.408    f     3.340       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_15.o
net (fo=3)                              0.651          3.991          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_n10,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_16.a
LUT4                                    0.408    f     4.399       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_16.o
net (fo=1)                              0.562          4.961          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_3,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_17.a
LUT4                                    0.408    f     5.369       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_17.o
net (fo=1)                              0.562          5.931          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.d
SEQ (reg)                               0.118    f     6.049          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_5pG3Fxfg,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.049               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.835               

Slack               : 1.946ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.938ns (cell 2.304ns (38%), net 3.634ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].q
net (fo=4)                              0.697          0.843          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_1.c
LUT4                                    0.408    f     1.251       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_1.o
net (fo=1)                              0.562          1.813          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_3.a
LUT4                                    0.408    f     2.221       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_3.o
net (fo=2)                              0.600          2.821          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_6.a
LUT4                                    0.408    f     3.229       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_6.o
net (fo=3)                              0.651          3.880          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_7.b
LUT4                                    0.408    f     4.288       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_7.o
net (fo=1)                              0.562          4.850          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_8,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_11.a
LUT4                                    0.408    f     5.258       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_11.o
net (fo=1)                              0.562          5.820          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.d
SEQ (reg)                               0.118    f     5.938          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.938               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.946               

Slack               : 2.017ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.867ns (cell 2.320ns (39%), net 3.547ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_6.c
LUT3                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_6.o
net (fo=1)                              0.562          1.853          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_8.a
LUT4                                    0.408    f     2.261       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_8.o
net (fo=1)                              0.562          2.823          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_10.a
LUT4                                    0.408    f     3.231       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_10.o
net (fo=1)                              0.562          3.793          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_12.a
LUT5                                    0.424    f     4.217       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_12.o
net (fo=1)                              0.562          4.779          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_13.a
LUT4                                    0.408    f     5.187       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_13.o
net (fo=1)                              0.562          5.749          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg.d
SEQ (reg)                               0.118    f     5.867          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.867               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.017               

Slack               : 2.210ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.603ns (cell 1.864ns (33%), net 3.739ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.076          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.484       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.181          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.589       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.240          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.648       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.517          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].sr
SEQ (reg)                               0.086    r     5.603               
--------------------------------------------------------------------  ---------------
Arrival                                                5.603               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.210               

Slack               : 2.210ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[1].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.603ns (cell 1.864ns (33%), net 3.739ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.076          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.484       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.181          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.589       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.240          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.648       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.517          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[1].sr
SEQ (reg)                               0.086    r     5.603               
--------------------------------------------------------------------  ---------------
Arrival                                                5.603               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.210               

Slack               : 2.210ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.603ns (cell 1.864ns (33%), net 3.739ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.076          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.484       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.181          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.589       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.240          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.648       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.517          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2].sr
SEQ (reg)                               0.086    r     5.603               
--------------------------------------------------------------------  ---------------
Arrival                                                5.603               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.210               

Slack               : 2.210ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[3].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.603ns (cell 1.864ns (33%), net 3.739ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.076          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.484       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.181          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.589       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.240          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.648       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.517          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[3].sr
SEQ (reg)                               0.086    r     5.603               
--------------------------------------------------------------------  ---------------
Arrival                                                5.603               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.210               

Slack               : 2.210ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.603ns (cell 1.864ns (33%), net 3.739ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.076          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.484       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.181          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.589       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.240          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.648       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.517          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4].sr
SEQ (reg)                               0.086    r     5.603               
--------------------------------------------------------------------  ---------------
Arrival                                                5.603               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.210               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_11.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_3J80Reqk_aead6cd6dadd/al102_BmCJCz9w,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/rx_error_frame,  ../../import/temac_block.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_sDbIJ3II,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/rx_data_valid,  ../../import/temac_block.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_clk
Type           :     Self
From Clock     :     video_clk
To Clock       :     video_clk
Min Period     :     9.523ns
Fmax           :     105.009MHz

Statistics:
Max            : SWNS     30.477ns, STNS      0.000ns,         0 Viol Endpoints,       394 Total Endpoints,      1054 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,       394 Total Endpoints,      1054 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 30.477ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 9.407ns (cell 3.528ns (37%), net 5.879ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=4  LUT4=2  LUT2=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.324       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          3.034          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT3                                    0.408    f     3.442       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          4.139          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.a
LUT3                                    0.408    f     4.547       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.o
net (fo=2)                              0.600          5.147          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     5.555       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.o
net (fo=4)                              0.697          6.252          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_6[1],  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.a
LUT4                                    0.408    f     6.660       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.o
net (fo=3)                              0.651          7.311          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_25.a
LUT4                                    0.408    f     7.719       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_25.o
net (fo=2)                              0.600          8.319          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_2.a
LUT2                                    0.408    f     8.727       8  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_2.o
net (fo=1)                              0.562          9.289          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     9.407          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.407               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.477               

Slack               : 30.477ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 9.407ns (cell 3.528ns (37%), net 5.879ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=5  LUT4=2  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.324       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          3.034          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT3                                    0.408    f     3.442       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          4.139          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.a
LUT3                                    0.408    f     4.547       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.o
net (fo=2)                              0.600          5.147          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     5.555       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.o
net (fo=4)                              0.697          6.252          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_6[1],  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.a
LUT4                                    0.408    f     6.660       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.o
net (fo=3)                              0.651          7.311          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_25.a
LUT4                                    0.408    f     7.719       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_25.o
net (fo=2)                              0.600          8.319          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.a
LUT3                                    0.408    f     8.727       8  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.o
net (fo=1)                              0.562          9.289          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     9.407          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.407               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.477               

Slack               : 31.466ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.418ns (cell 3.136ns (37%), net 5.282ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=4  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_7.a
LUT5                                    0.424    f     1.340       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_7.o
net (fo=9)                              0.848          2.188          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.a
LUT3                                    0.408    f     2.596       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.o
net (fo=2)                              0.600          3.196          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_12,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15.a
LUT3                                    0.408    f     3.604       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15.o
net (fo=2)                              0.600          4.204          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.a
LUT3                                    0.408    f     4.612       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.o
net (fo=3)                              0.651          5.263          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_6[1],  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.a
LUT4                                    0.408    f     5.671       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          6.322          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.a
LUT3                                    0.408    f     6.730       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.o
net (fo=2)                              0.600          7.330          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2]_syn_2.a
LUT2                                    0.408    f     7.738       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2]_syn_2.o
net (fo=1)                              0.562          8.300          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     8.418          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.418               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.466               

Slack               : 31.466ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.418ns (cell 3.136ns (37%), net 5.282ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=4  LUT4=2  LUT5=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_7.a
LUT5                                    0.424    f     1.340       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_7.o
net (fo=9)                              0.848          2.188          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.a
LUT3                                    0.408    f     2.596       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.o
net (fo=2)                              0.600          3.196          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_12,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15.a
LUT3                                    0.408    f     3.604       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15.o
net (fo=2)                              0.600          4.204          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.a
LUT3                                    0.408    f     4.612       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.o
net (fo=3)                              0.651          5.263          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_6[1],  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.a
LUT4                                    0.408    f     5.671       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          6.322          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.a
LUT3                                    0.408    f     6.730       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.o
net (fo=2)                              0.600          7.330          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_25.a
LUT4                                    0.408    f     7.738       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_25.o
net (fo=1)                              0.562          8.300          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     8.418          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.418               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.466               

Slack               : 31.485ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.399ns (cell 3.120ns (37%), net 5.279ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=4  LUT4=2  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.324       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          3.034          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT3                                    0.408    f     3.442       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          4.139          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.a
LUT3                                    0.408    f     4.547       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.o
net (fo=2)                              0.600          5.147          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     5.555       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.o
net (fo=4)                              0.697          6.252          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_6[1],  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.a
LUT4                                    0.408    f     6.660       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.o
net (fo=3)                              0.651          7.311          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1]_syn_1.a
LUT4                                    0.408    f     7.719       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1]_syn_1.o
net (fo=1)                              0.562          8.281          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].d
SEQ (reg)                               0.118    f     8.399          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.399               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.485               

Slack               : 31.571ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.136ns (37%), net 5.177ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=4  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1].q
net (fo=6)                              0.770          0.916          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.b
LUT3                                    0.408    f     1.324       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.o
net (fo=4)                              0.697          2.021          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.a
LUT3                                    0.408    f     2.429       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.o
net (fo=2)                              0.600          3.029          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_5,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_6.a
LUT3                                    0.408    f     3.437       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_6.o
net (fo=2)                              0.600          4.037          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17.a
LUT5                                    0.424    f     4.461       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17.o
net (fo=4)                              0.697          5.158          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_36,  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_22.b
LUT4                                    0.408    f     5.566       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_22.o
net (fo=3)                              0.651          6.217          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_23.a
LUT3                                    0.408    f     6.625       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_23.o
net (fo=2)                              0.600          7.225          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_2.a
LUT2                                    0.408    f     7.633       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_2.o
net (fo=1)                              0.562          8.195          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     8.313          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.571               

Slack               : 31.571ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.136ns (37%), net 5.177ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=5  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1].q
net (fo=6)                              0.770          0.916          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.b
LUT3                                    0.408    f     1.324       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.o
net (fo=4)                              0.697          2.021          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.a
LUT3                                    0.408    f     2.429       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.o
net (fo=2)                              0.600          3.029          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_5,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_6.a
LUT3                                    0.408    f     3.437       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_6.o
net (fo=2)                              0.600          4.037          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17.a
LUT5                                    0.424    f     4.461       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17.o
net (fo=4)                              0.697          5.158          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_36,  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_22.b
LUT4                                    0.408    f     5.566       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_22.o
net (fo=3)                              0.651          6.217          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_23.a
LUT3                                    0.408    f     6.625       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_23.o
net (fo=2)                              0.600          7.225          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_24.a
LUT3                                    0.408    f     7.633       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_24.o
net (fo=1)                              0.562          8.195          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     8.313          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.571               

Slack               : 31.691ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.193ns (cell 3.136ns (38%), net 5.057ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=3  LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].q
net (fo=3)                              0.651          0.797          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3.a
LUT2                                    0.408    f     1.205       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3.o
net (fo=6)                              0.770          1.975          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_4,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_5.b
LUT2                                    0.408    f     2.383       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_5.o
net (fo=3)                              0.651          3.034          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12.a
LUT5                                    0.424    f     3.458       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12.o
net (fo=1)                              0.562          4.020          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_13,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_14.a
LUT2                                    0.408    f     4.428       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_14.o
net (fo=5)                              0.737          5.165          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_15,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_1.a
LUT4                                    0.408    f     5.573       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_1.o
net (fo=1)                              0.562          6.135          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_2,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_3.a
LUT4                                    0.408    f     6.543       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_3.o
net (fo=1)                              0.562          7.105          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_4,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_5.a
LUT3                                    0.408    f     7.513       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_5.o
net (fo=1)                              0.562          8.075          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2].d
SEQ (reg)                               0.118    f     8.193          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.193               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.691               

Slack               : 31.691ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 8.193ns (cell 3.136ns (38%), net 5.057ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=3  LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].q
net (fo=3)                              0.651          0.797          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3.a
LUT2                                    0.408    f     1.205       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3.o
net (fo=6)                              0.770          1.975          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_4,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_5.b
LUT2                                    0.408    f     2.383       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_5.o
net (fo=3)                              0.651          3.034          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12.a
LUT5                                    0.424    f     3.458       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12.o
net (fo=1)                              0.562          4.020          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_13,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_14.a
LUT2                                    0.408    f     4.428       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_14.o
net (fo=5)                              0.737          5.165          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_15,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_2.a
LUT3                                    0.408    f     5.573       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_2.o
net (fo=1)                              0.562          6.135          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_3,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_4.a
LUT4                                    0.408    f     6.543       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_4.o
net (fo=1)                              0.562          7.105          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_5,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_6.a
LUT3                                    0.408    f     7.513       7  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_6.o
net (fo=1)                              0.562          8.075          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3].d
SEQ (reg)                               0.118    f     8.193          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[3],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.193               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.691               

Slack               : 32.375ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.509ns (cell 2.728ns (36%), net 4.781ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].q
net (fo=3)                              0.651          0.797          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3.a
LUT2                                    0.408    f     1.205       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3.o
net (fo=6)                              0.770          1.975          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_4,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_5.b
LUT2                                    0.408    f     2.383       2  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_5.o
net (fo=3)                              0.651          3.034          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12.a
LUT5                                    0.424    f     3.458       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12.o
net (fo=1)                              0.562          4.020          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_13,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_14.a
LUT2                                    0.408    f     4.428       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_14.o
net (fo=5)                              0.737          5.165          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_15,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_1.b
LUT3                                    0.408    f     5.573       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_1.o
net (fo=9)                              0.848          6.421          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[0]_syn_1.a
LUT4                                    0.408    f     6.829       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[0]_syn_1.o
net (fo=1)                              0.562          7.391          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[0],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].d
SEQ (reg)                               0.118    f     7.509          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.509               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 32.375               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[12] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/read_buf/rd_addr[8],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[11] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/read_buf/rd_addr[8],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[11]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst0_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/asy_r_rst0_reg.q
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/asy_r_rst0,  ../../import/afifo_32_16_256.v(47)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_video_delay/hs_d_reg[20].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/hs_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_video_delay/hs_d_reg[20].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/HS_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(19)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_video_delay/vs_d_reg[20].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vs_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_video_delay/vs_d_reg[20].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/VS_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(20)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_video_delay/de_d_reg[20].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_video_delay/de_d_reg[20].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/VDE_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(21)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_video_timing/color_bar_m0/video_active_d0_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_timing/video_de_d0_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/video_active_d0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_video_timing/color_bar_m0/video_active_d0_reg.q
net (fo=1)                              0.562          0.671          net: u_hdmi_video_timing/video_de,  ../../import/video_timing_data.v(20)
                                                                      pin: u_hdmi_video_timing/video_de_d0_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_video_timing/video_de_d0,  ../../import/video_timing_data.v(24)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/video_de_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.815ns
Fmax           :     146.735MHz

Statistics:
Max            : SWNS      1.185ns, STNS      0.000ns,         0 Viol Endpoints,       295 Total Endpoints,      1111 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,       295 Total Endpoints,      1111 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.185ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u1_init_ref/ref_vld_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.699ns (cell 1.928ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ref_vld_reg_syn_6.a
LUT5                                    0.424    f     6.019       4  pin: u_sdram/u2_ram/u1_init_ref/ref_vld_reg_syn_6.o
net (fo=1)                              0.562          6.581          net: u_sdram/u2_ram/u1_init_ref/ref_vld_reg_syn_5,  ../../import/sdr_init_ref.enc.v(122)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ref_vld_reg.d
SEQ (reg)                               0.118    f     6.699          net: u_sdram/u2_ram/u1_init_ref/ref_vld,  ../../import/sdr_init_ref.enc.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                6.699               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ref_vld_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.185               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u1_init_ref/cas_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/cas_reg_syn_4.a
LUT3                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u1_init_ref/cas_reg_syn_4.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u1_init_ref/cas_reg_syn_3,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/cas_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_sdram/u2_ram/u1_init_ref/Sdr_init_ref_cas,  ../../import/sdr_init_ref.enc.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/cas_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u1_init_ref/init_done_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/init_done_reg_syn_6.a
LUT4                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u1_init_ref/init_done_reg_syn_6.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u1_init_ref/init_done_reg_syn_5,  ../../import/sdr_init_ref.enc.v(85)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/init_done_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_frame_rw/Sdr_init_done,  ../../import/frame_read_write.v(15)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/init_done_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u1_init_ref/init_vld_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/init_vld_reg_syn_6.a
LUT4                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u1_init_ref/init_vld_reg_syn_6.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u1_init_ref/init_vld_reg_syn_5,  ../../import/sdr_init_ref.enc.v(78)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/init_vld_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_sdram/u2_ram/u1_init_ref/init_vld,  ../../import/sdr_init_ref.enc.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/init_vld_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u1_init_ref/ras_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ras_reg_syn_6.a
LUT3                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u1_init_ref/ras_reg_syn_6.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u1_init_ref/ras_reg_syn_3,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ras_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_sdram/u2_ram/u1_init_ref/Sdr_init_ref_ras,  ../../import/sdr_init_ref.enc.v(31)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ras_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u1_init_ref/we_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_12.a
LUT3                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_12.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_3,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_sdram/u2_ram/u1_init_ref/Sdr_init_ref_we,  ../../import/sdr_init_ref.enc.v(33)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/active_en_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/active_en_reg_syn_6.a
LUT4                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u2_wrrd/active_en_reg_syn_6.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u2_wrrd/active_en_reg_syn_3,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/active_en_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_sdram/u2_ram/u2_wrrd/active_en,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/active_en_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/col_en_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/col_en_reg_syn_5.a
LUT2                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u2_wrrd/col_en_reg_syn_5.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u2_wrrd/col_en_reg_syn_3,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/col_en_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_sdram/u2_ram/u2_wrrd/col_en,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/col_en_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/rw_vld_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/rw_vld_reg_syn_8.a
LUT4                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u2_wrrd/rw_vld_reg_syn_8.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u2_wrrd/rw_vld_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/rw_vld_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_sdram/u2_ram/u2_wrrd/rw_vld,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/rw_vld_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f     1.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737          2.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f     2.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f     3.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887          5.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_8.a
LUT4                                    0.408    f     6.003       4  pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_8.o
net (fo=1)                              0.562          6.565          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.d
SEQ (reg)                               0.118    f     6.683          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> video_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     video_clk
Min Period     :     35.460ns
Fmax           :     28.201MHz

Statistics:
Max            : SWNS      0.908ns, STNS      0.000ns,         0 Viol Endpoints,       243 Total Endpoints,       723 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,       243 Total Endpoints,       723 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.908ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.976ns (cell 2.712ns (38%), net 4.264ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=4  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651         32.797          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../import/afifo_32_16_256.v(265)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f    33.205       1  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600         33.805          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f    34.213       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600         34.813          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f    35.221       3  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651         35.872          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f    36.280       4  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600         36.880          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f    37.288       5  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600         37.888          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f    38.296       6  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=1)                              0.562         38.858          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f    38.976          net: u_frame_rw/read_buf/shift_wraddr[0],  ../../import/afifo_32_16_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                               38.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.908               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/video_de_d1_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737         32.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f    33.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737         34.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f    34.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848         35.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f    35.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887         37.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/video_de_d1_reg_syn_4.a
LUT3                                    0.408    f    38.003       4  pin: u_hdmi_video_timing/video_de_d1_reg_syn_4.o
net (fo=1)                              0.562         38.565          net: u_hdmi_video_timing/video_de_d1_reg_syn_3,  ../../import/video_timing_data.v(38)
                                                                      pin: u_hdmi_video_timing/video_de_d1_reg.d
SEQ (reg)                               0.118    f    38.683          net: u_hdmi_video_timing/de,  ../../import/video_timing_data.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               38.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/video_de_d1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/video_hs_d1_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737         32.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f    33.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737         34.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f    34.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848         35.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f    35.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887         37.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/video_hs_d1_reg_syn_4.a
LUT3                                    0.408    f    38.003       4  pin: u_hdmi_video_timing/video_hs_d1_reg_syn_4.o
net (fo=1)                              0.562         38.565          net: u_hdmi_video_timing/video_hs_d1_reg_syn_3,  ../../import/video_timing_data.v(38)
                                                                      pin: u_hdmi_video_timing/video_hs_d1_reg.d
SEQ (reg)                               0.118    f    38.683          net: u_hdmi_video_timing/hs,  ../../import/video_timing_data.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               38.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/video_hs_d1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/video_vs_d1_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.683ns (cell 1.912ns (28%), net 4.771ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737         32.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f    33.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737         34.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f    34.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848         35.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f    35.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887         37.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/video_vs_d1_reg_syn_4.a
LUT3                                    0.408    f    38.003       4  pin: u_hdmi_video_timing/video_vs_d1_reg_syn_4.o
net (fo=1)                              0.562         38.565          net: u_hdmi_video_timing/video_vs_d1_reg_syn_3,  ../../import/video_timing_data.v(38)
                                                                      pin: u_hdmi_video_timing/video_vs_d1_reg.d
SEQ (reg)                               0.118    f    38.683          net: u_hdmi_video_timing/vs,  ../../import/video_timing_data.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                               38.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/video_vs_d1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.878ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.006ns (cell 2.304ns (38%), net 3.702ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651         32.797          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../import/afifo_32_16_256.v(265)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f    33.205       1  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600         33.805          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f    34.213       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600         34.813          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f    35.221       3  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651         35.872          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f    36.280       4  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600         36.880          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f    37.288       5  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600         37.888          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].d
SEQ (reg)                               0.118    f    38.006          net: u_frame_rw/read_buf/shift_wraddr[1],  ../../import/afifo_32_16_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                               38.006               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.878               

Slack               : 2.019ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/read_req_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.681ns (cell 1.472ns (25%), net 4.209ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737         32.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f    33.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737         34.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f    34.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848         35.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f    35.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887         37.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/read_req_reg.sr
SEQ (reg)                               0.086    r    37.681               
--------------------------------------------------------------------  ---------------
Arrival                                               37.681               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.019               

Slack               : 2.019ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/video_de_d0_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.681ns (cell 1.472ns (25%), net 4.209ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737         32.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f    33.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737         34.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f    34.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848         35.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f    35.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887         37.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/video_de_d0_reg.sr
SEQ (reg)                               0.086    r    37.681               
--------------------------------------------------------------------  ---------------
Arrival                                               37.681               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/video_de_d0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.019               

Slack               : 2.019ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/video_hs_d0_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.681ns (cell 1.472ns (25%), net 4.209ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737         32.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f    33.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737         34.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f    34.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848         35.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f    35.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887         37.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/video_hs_d0_reg.sr
SEQ (reg)                               0.086    r    37.681               
--------------------------------------------------------------------  ---------------
Arrival                                               37.681               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/video_hs_d0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.019               

Slack               : 2.019ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/video_vs_d0_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.681ns (cell 1.472ns (25%), net 4.209ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737         32.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f    33.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737         34.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f    34.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848         35.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f    35.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887         37.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/video_vs_d0_reg.sr
SEQ (reg)                               0.086    r    37.681               
--------------------------------------------------------------------  ---------------
Arrival                                               37.681               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/video_vs_d0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.019               

Slack               : 2.019ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/add0_syn_84.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.681ns (cell 1.472ns (25%), net 4.209ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 3434
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737         32.883          net: soft_reset_cnt[0],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.a
LUT4                                    0.408    f    33.291       1  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_4.o
net (fo=5)                              0.737         34.028          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.a
LUT5                                    0.424    f    34.452       2  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_6.o
net (fo=9)                              0.848         35.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.a
LUT3                                    0.408    f    35.708       3  pin: u_sdram/u2_ram/u1_init_ref/we_reg_syn_7.o
net (fo=3434)                           1.887         37.595          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/add0_syn_84.sr
ADDER (reg)                             0.086    r    37.681               
--------------------------------------------------------------------  ---------------
Arrival                                               37.681               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/add0_syn_84.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.019               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[12] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/read_buf/rd_addr[8],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[11] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/read_buf/rd_addr[8],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[11]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst0_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/asy_r_rst0_reg.q
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/asy_r_rst0,  ../../import/afifo_32_16_256.v(47)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[0],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[1],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[2],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[3],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[4],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[5],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[6],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     7.092ns
Fmax           :     141.004MHz

Statistics:
Max            : SWNS      0.908ns, STNS      0.000ns,         0 Viol Endpoints,       121 Total Endpoints,       190 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,       121 Total Endpoints,       190 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.908ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.976ns (cell 2.712ns (38%), net 4.264ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=4  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651          0.797          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../import/afifo_32_16_256.v(265)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f     1.205       1  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.805          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.213       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.813          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.221       3  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651          3.872          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f     4.280       4  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.880          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.288       5  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.888          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.296       6  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=1)                              0.562          6.858          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     6.976          net: u_frame_rw/read_buf/shift_wraddr[0],  ../../import/afifo_32_16_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                6.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.908               

Slack               : 1.878ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.006ns (cell 2.304ns (38%), net 3.702ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651          0.797          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../import/afifo_32_16_256.v(265)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f     1.205       1  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.805          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.213       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.813          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.221       3  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651          3.872          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f     4.280       4  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.880          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.288       5  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.888          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].d
SEQ (reg)                               0.118    f     6.006          net: u_frame_rw/read_buf/shift_wraddr[1],  ../../import/afifo_32_16_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                6.006               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.878               

Slack               : 2.808ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.csb[2] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.942ns (cell 2.106ns (42%), net 2.836ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_addr_reg[1].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_64.b[0]
ADDER                                   0.627    f     1.598       1  pin: u_frame_rw/read_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.598          net: u_frame_rw/read_buf/sub1_syn_42,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.671          pin: u_frame_rw/read_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.671          net: u_frame_rw/read_buf/sub1_syn_44,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.744          pin: u_frame_rw/read_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.744          net: u_frame_rw/read_buf/sub1_syn_46,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.099       2  pin: u_frame_rw/read_buf/sub1_syn_73.f[1]
net (fo=1)                              0.562          2.661          net: u_frame_rw/read_buf/rdusedw[8],  ../../import/afifo_32_16_256.v(37)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_1.a
LUT5                                    0.424    f     3.085       3  pin: u_frame_rw/read_buf/rd_en_s_syn_1.o
net (fo=1)                              0.562          3.647          net: u_frame_rw/read_buf/rd_en_s_syn_2,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_5.a
LUT3                                    0.408    f     4.055       4  pin: u_frame_rw/read_buf/rd_en_s_syn_5.o
net (fo=11)                             0.887          4.942          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.csb[2]
EMB (reg)                               0.000    f     4.942               
--------------------------------------------------------------------  ---------------
Arrival                                                4.942               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  2.808               

Slack               : 2.808ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.ceb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.942ns (cell 2.106ns (42%), net 2.836ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_addr_reg[1].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_64.b[0]
ADDER                                   0.627    f     1.598       1  pin: u_frame_rw/read_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.598          net: u_frame_rw/read_buf/sub1_syn_42,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.671          pin: u_frame_rw/read_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.671          net: u_frame_rw/read_buf/sub1_syn_44,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.744          pin: u_frame_rw/read_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.744          net: u_frame_rw/read_buf/sub1_syn_46,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.099       2  pin: u_frame_rw/read_buf/sub1_syn_73.f[1]
net (fo=1)                              0.562          2.661          net: u_frame_rw/read_buf/rdusedw[8],  ../../import/afifo_32_16_256.v(37)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_1.a
LUT5                                    0.424    f     3.085       3  pin: u_frame_rw/read_buf/rd_en_s_syn_1.o
net (fo=1)                              0.562          3.647          net: u_frame_rw/read_buf/rd_en_s_syn_2,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_5.a
LUT3                                    0.408    f     4.055       4  pin: u_frame_rw/read_buf/rd_en_s_syn_5.o
net (fo=11)                             0.887          4.942          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.ceb
EMB (reg)                               0.000    f     4.942               
--------------------------------------------------------------------  ---------------
Arrival                                                4.942               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  2.808               

Slack               : 2.813ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[0].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 5.029ns (cell 2.193ns (43%), net 2.836ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_addr_reg[1].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_64.b[0]
ADDER                                   0.627    f     1.598       1  pin: u_frame_rw/read_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.598          net: u_frame_rw/read_buf/sub1_syn_42,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.671          pin: u_frame_rw/read_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.671          net: u_frame_rw/read_buf/sub1_syn_44,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.744          pin: u_frame_rw/read_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.744          net: u_frame_rw/read_buf/sub1_syn_46,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.099       2  pin: u_frame_rw/read_buf/sub1_syn_73.f[1]
net (fo=1)                              0.562          2.661          net: u_frame_rw/read_buf/rdusedw[8],  ../../import/afifo_32_16_256.v(37)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_1.a
LUT5                                    0.424    f     3.085       3  pin: u_frame_rw/read_buf/rd_en_s_syn_1.o
net (fo=1)                              0.562          3.647          net: u_frame_rw/read_buf/rd_en_s_syn_2,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_5.a
LUT3                                    0.408    f     4.055       4  pin: u_frame_rw/read_buf/rd_en_s_syn_5.o
net (fo=11)                             0.887          4.942          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[0].ce
SEQ (reg)                               0.087    r     5.029               
--------------------------------------------------------------------  ---------------
Arrival                                                5.029               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  2.813               

Slack               : 2.813ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[1].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 5.029ns (cell 2.193ns (43%), net 2.836ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_addr_reg[1].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_64.b[0]
ADDER                                   0.627    f     1.598       1  pin: u_frame_rw/read_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.598          net: u_frame_rw/read_buf/sub1_syn_42,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.671          pin: u_frame_rw/read_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.671          net: u_frame_rw/read_buf/sub1_syn_44,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.744          pin: u_frame_rw/read_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.744          net: u_frame_rw/read_buf/sub1_syn_46,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.099       2  pin: u_frame_rw/read_buf/sub1_syn_73.f[1]
net (fo=1)                              0.562          2.661          net: u_frame_rw/read_buf/rdusedw[8],  ../../import/afifo_32_16_256.v(37)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_1.a
LUT5                                    0.424    f     3.085       3  pin: u_frame_rw/read_buf/rd_en_s_syn_1.o
net (fo=1)                              0.562          3.647          net: u_frame_rw/read_buf/rd_en_s_syn_2,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_5.a
LUT3                                    0.408    f     4.055       4  pin: u_frame_rw/read_buf/rd_en_s_syn_5.o
net (fo=11)                             0.887          4.942          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].ce
SEQ (reg)                               0.087    r     5.029               
--------------------------------------------------------------------  ---------------
Arrival                                                5.029               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  2.813               

Slack               : 2.813ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[2].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 5.029ns (cell 2.193ns (43%), net 2.836ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_addr_reg[1].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_64.b[0]
ADDER                                   0.627    f     1.598       1  pin: u_frame_rw/read_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.598          net: u_frame_rw/read_buf/sub1_syn_42,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.671          pin: u_frame_rw/read_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.671          net: u_frame_rw/read_buf/sub1_syn_44,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.744          pin: u_frame_rw/read_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.744          net: u_frame_rw/read_buf/sub1_syn_46,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.099       2  pin: u_frame_rw/read_buf/sub1_syn_73.f[1]
net (fo=1)                              0.562          2.661          net: u_frame_rw/read_buf/rdusedw[8],  ../../import/afifo_32_16_256.v(37)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_1.a
LUT5                                    0.424    f     3.085       3  pin: u_frame_rw/read_buf/rd_en_s_syn_1.o
net (fo=1)                              0.562          3.647          net: u_frame_rw/read_buf/rd_en_s_syn_2,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_5.a
LUT3                                    0.408    f     4.055       4  pin: u_frame_rw/read_buf/rd_en_s_syn_5.o
net (fo=11)                             0.887          4.942          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2].ce
SEQ (reg)                               0.087    r     5.029               
--------------------------------------------------------------------  ---------------
Arrival                                                5.029               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  2.813               

Slack               : 2.813ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[3].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 5.029ns (cell 2.193ns (43%), net 2.836ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_addr_reg[1].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_64.b[0]
ADDER                                   0.627    f     1.598       1  pin: u_frame_rw/read_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.598          net: u_frame_rw/read_buf/sub1_syn_42,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.671          pin: u_frame_rw/read_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.671          net: u_frame_rw/read_buf/sub1_syn_44,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.744          pin: u_frame_rw/read_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.744          net: u_frame_rw/read_buf/sub1_syn_46,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.099       2  pin: u_frame_rw/read_buf/sub1_syn_73.f[1]
net (fo=1)                              0.562          2.661          net: u_frame_rw/read_buf/rdusedw[8],  ../../import/afifo_32_16_256.v(37)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_1.a
LUT5                                    0.424    f     3.085       3  pin: u_frame_rw/read_buf/rd_en_s_syn_1.o
net (fo=1)                              0.562          3.647          net: u_frame_rw/read_buf/rd_en_s_syn_2,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_5.a
LUT3                                    0.408    f     4.055       4  pin: u_frame_rw/read_buf/rd_en_s_syn_5.o
net (fo=11)                             0.887          4.942          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[3].ce
SEQ (reg)                               0.087    r     5.029               
--------------------------------------------------------------------  ---------------
Arrival                                                5.029               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  2.813               

Slack               : 2.813ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[4].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 5.029ns (cell 2.193ns (43%), net 2.836ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_addr_reg[1].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_64.b[0]
ADDER                                   0.627    f     1.598       1  pin: u_frame_rw/read_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.598          net: u_frame_rw/read_buf/sub1_syn_42,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.671          pin: u_frame_rw/read_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.671          net: u_frame_rw/read_buf/sub1_syn_44,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.744          pin: u_frame_rw/read_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.744          net: u_frame_rw/read_buf/sub1_syn_46,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.099       2  pin: u_frame_rw/read_buf/sub1_syn_73.f[1]
net (fo=1)                              0.562          2.661          net: u_frame_rw/read_buf/rdusedw[8],  ../../import/afifo_32_16_256.v(37)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_1.a
LUT5                                    0.424    f     3.085       3  pin: u_frame_rw/read_buf/rd_en_s_syn_1.o
net (fo=1)                              0.562          3.647          net: u_frame_rw/read_buf/rd_en_s_syn_2,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_5.a
LUT3                                    0.408    f     4.055       4  pin: u_frame_rw/read_buf/rd_en_s_syn_5.o
net (fo=11)                             0.887          4.942          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4].ce
SEQ (reg)                               0.087    r     5.029               
--------------------------------------------------------------------  ---------------
Arrival                                                5.029               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  2.813               

Slack               : 2.813ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[5].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 5.029ns (cell 2.193ns (43%), net 2.836ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_addr_reg[1].q
net (fo=8)                              0.825          0.971          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_64.b[0]
ADDER                                   0.627    f     1.598       1  pin: u_frame_rw/read_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.598          net: u_frame_rw/read_buf/sub1_syn_42,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.671          pin: u_frame_rw/read_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.671          net: u_frame_rw/read_buf/sub1_syn_44,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.744          pin: u_frame_rw/read_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.744          net: u_frame_rw/read_buf/sub1_syn_46,  ../../import/afifo_32_16_256.v(149)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.099       2  pin: u_frame_rw/read_buf/sub1_syn_73.f[1]
net (fo=1)                              0.562          2.661          net: u_frame_rw/read_buf/rdusedw[8],  ../../import/afifo_32_16_256.v(37)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_1.a
LUT5                                    0.424    f     3.085       3  pin: u_frame_rw/read_buf/rd_en_s_syn_1.o
net (fo=1)                              0.562          3.647          net: u_frame_rw/read_buf/rd_en_s_syn_2,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_en_s_syn_5.a
LUT3                                    0.408    f     4.055       4  pin: u_frame_rw/read_buf/rd_en_s_syn_5.o
net (fo=11)                             0.887          4.942          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5].ce
SEQ (reg)                               0.087    r     5.029               
--------------------------------------------------------------------  ---------------
Arrival                                                5.029               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  2.813               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/read_buf/rd_addr[8],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[11] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/read_buf/rd_addr[8],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[11]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst0_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/asy_r_rst0_reg.q
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/asy_r_rst0,  ../../import/afifo_32_16_256.v(47)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[0],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[1],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[2],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[3],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[4],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[5],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_4,  ../../import/afifo_32_16_256.v(264)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[6],  ../../import/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> sd_card_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     sd_card_clk
Min Period     :     26.575ns
Fmax           :     37.629MHz

Statistics:
Max            : SWNS     -3.315ns, STNS    -59.029ns,        43 Viol Endpoints,       103 Total Endpoints,       249 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,       103 Total Endpoints,       249 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.315ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.065ns (cell 2.185ns (43%), net 2.880ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)                               0.000    f    13.065               
--------------------------------------------------------------------  ---------------
Arrival                                               13.065               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.750               
clock uncertainty                       0.000          9.750               
clock pessimism                         0.000          9.750               
--------------------------------------------------------------------  ---------------
Required                                               9.750               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.315               

Slack               : -3.315ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.065ns (cell 2.185ns (43%), net 2.880ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)                               0.000    f    13.065               
--------------------------------------------------------------------  ---------------
Arrival                                               13.065               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.750               
clock uncertainty                       0.000          9.750               
clock pessimism                         0.000          9.750               
--------------------------------------------------------------------  ---------------
Required                                               9.750               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.315               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0].ce
SEQ (reg)                               0.087    r    13.152               
--------------------------------------------------------------------  ---------------
Arrival                                               13.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[1].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].ce
SEQ (reg)                               0.087    r    13.152               
--------------------------------------------------------------------  ---------------
Arrival                                               13.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2].ce
SEQ (reg)                               0.087    r    13.152               
--------------------------------------------------------------------  ---------------
Arrival                                               13.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[3].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[3].ce
SEQ (reg)                               0.087    r    13.152               
--------------------------------------------------------------------  ---------------
Arrival                                               13.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4].ce
SEQ (reg)                               0.087    r    13.152               
--------------------------------------------------------------------  ---------------
Arrival                                               13.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5].ce
SEQ (reg)                               0.087    r    13.152               
--------------------------------------------------------------------  ---------------
Arrival                                               13.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[6].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[6].ce
SEQ (reg)                               0.087    r    13.152               
--------------------------------------------------------------------  ---------------
Arrival                                               13.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[6].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869          9.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f     9.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f     9.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f     9.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    10.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         10.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    11.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         11.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    12.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         13.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7].ce
SEQ (reg)                               0.087    r    13.152               
--------------------------------------------------------------------  ---------------
Arrival                                               13.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.addra[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst0_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg.d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/asy_w_rst0_reg.q
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/asy_w_rst0,  ../../import/afifo_16_32_256.v(45)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[0],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[1],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[2],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[3],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[4],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[5],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[6],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     21.260ns
Fmax           :     47.037MHz

Statistics:
Max            : SWNS     -3.315ns, STNS    -51.404ns,        36 Viol Endpoints,        99 Total Endpoints,       222 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,        99 Total Endpoints,       222 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.315ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.065ns (cell 2.185ns (43%), net 2.880ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)                               0.000    f    35.065               
--------------------------------------------------------------------  ---------------
Arrival                                               35.065               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         31.750               
clock uncertainty                       0.000         31.750               
clock pessimism                         0.000         31.750               
--------------------------------------------------------------------  ---------------
Required                                              31.750               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.315               

Slack               : -3.315ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.065ns (cell 2.185ns (43%), net 2.880ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)                               0.000    f    35.065               
--------------------------------------------------------------------  ---------------
Arrival                                               35.065               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         31.750               
clock uncertainty                       0.000         31.750               
clock pessimism                         0.000         31.750               
--------------------------------------------------------------------  ---------------
Required                                              31.750               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.315               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0].ce
SEQ (reg)                               0.087    r    35.152               
--------------------------------------------------------------------  ---------------
Arrival                                               35.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158         31.842               
clock uncertainty                       0.000         31.842               
clock pessimism                         0.000         31.842               
--------------------------------------------------------------------  ---------------
Required                                              31.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[1].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].ce
SEQ (reg)                               0.087    r    35.152               
--------------------------------------------------------------------  ---------------
Arrival                                               35.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158         31.842               
clock uncertainty                       0.000         31.842               
clock pessimism                         0.000         31.842               
--------------------------------------------------------------------  ---------------
Required                                              31.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2].ce
SEQ (reg)                               0.087    r    35.152               
--------------------------------------------------------------------  ---------------
Arrival                                               35.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158         31.842               
clock uncertainty                       0.000         31.842               
clock pessimism                         0.000         31.842               
--------------------------------------------------------------------  ---------------
Required                                              31.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[3].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[3].ce
SEQ (reg)                               0.087    r    35.152               
--------------------------------------------------------------------  ---------------
Arrival                                               35.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[3].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158         31.842               
clock uncertainty                       0.000         31.842               
clock pessimism                         0.000         31.842               
--------------------------------------------------------------------  ---------------
Required                                              31.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4].ce
SEQ (reg)                               0.087    r    35.152               
--------------------------------------------------------------------  ---------------
Arrival                                               35.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158         31.842               
clock uncertainty                       0.000         31.842               
clock pessimism                         0.000         31.842               
--------------------------------------------------------------------  ---------------
Required                                              31.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5].ce
SEQ (reg)                               0.087    r    35.152               
--------------------------------------------------------------------  ---------------
Arrival                                               35.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158         31.842               
clock uncertainty                       0.000         31.842               
clock pessimism                         0.000         31.842               
--------------------------------------------------------------------  ---------------
Required                                              31.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[6].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[6].ce
SEQ (reg)                               0.087    r    35.152               
--------------------------------------------------------------------  ---------------
Arrival                                               35.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[6].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158         31.842               
clock uncertainty                       0.000         31.842               
clock pessimism                         0.000         31.842               
--------------------------------------------------------------------  ---------------
Required                                              31.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.310ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 5.152ns (cell 2.272ns (44%), net 2.880ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[1].q
net (fo=10)                             0.869         31.015          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER                                   0.706    f    31.721       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.721          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER                                   0.073    f    31.794          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.794          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER                                   0.073    f    31.867          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.867          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER                                   0.355    f    32.222       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.562         32.784          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_1.a
LUT3                                    0.408    f    33.192       3  pin: u_frame_rw/write_buf/wr_en_s_syn_1.o
net (fo=1)                              0.562         33.754          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_en_s_syn_5.a
LUT5                                    0.424    f    34.178       4  pin: u_frame_rw/write_buf/wr_en_s_syn_5.o
net (fo=11)                             0.887         35.065          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7].ce
SEQ (reg)                               0.087    r    35.152               
--------------------------------------------------------------------  ---------------
Arrival                                               35.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158         31.842               
clock uncertainty                       0.000         31.842               
clock pessimism                         0.000         31.842               
--------------------------------------------------------------------  ---------------
Required                                              31.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.addra[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[8].q
net (fo=6)                              0.770          0.879          net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst0_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/asy_w_rst0_reg.q
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/asy_w_rst0,  ../../import/afifo_16_32_256.v(45)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[0],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[1],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[2],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[3],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[4],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[5],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_4,  ../../import/afifo_16_32_256.v(264)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[6],  ../../import/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk_5x -> video_clk_5x
Type           :     Self
From Clock     :     video_clk_5x
To Clock       :     video_clk_5x
Min Period     :     2.448ns
Fmax           :     408.497MHz

Statistics:
Max            : SWNS      5.552ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        88 Paths Analyzed
Min            : HWNS      0.674ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        88 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.674ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_CLK_PHDMI_CLK_P,  ../../import/UDP_Example_Top.v(35)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D0_P_syn_2.do[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D0_PHDMI_D0_P,  ../../import/UDP_Example_Top.v(38)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D1_PHDMI_D1_P,  ../../import/UDP_Example_Top.v(37)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D2_PHDMI_D2_P,  ../../import/UDP_Example_Top.v(36)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].q
net (fo=1)                              0.562          0.671          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     4.115ns
Fmax           :     243.013MHz

Statistics:
Max            : SWNS      3.885ns, STNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,        36 Paths Analyzed
Min            : HWNS      0.689ns, HTNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,        36 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.885ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_writer/write_req_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.999ns (cell 1.488ns (37%), net 2.511ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          0.971          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_hdmi_writer/write_req_reg_syn_4.a
LUT4                                    0.408    f     1.379       1  pin: u_hdmi_writer/write_req_reg_syn_4.o
net (fo=1)                              0.562          1.941          net: u_hdmi_writer/write_req_reg_syn_5,  ../../import/udp_packet_to_sdram.v(103)
                                                                      pin: u_hdmi_writer/write_req_reg_syn_6.b
LUT4                                    0.408    f     2.349       2  pin: u_hdmi_writer/write_req_reg_syn_6.o
net (fo=1)                              0.562          2.911          net: u_hdmi_writer/write_req_reg_syn_7,  ../../import/udp_packet_to_sdram.v(103)
                                                                      pin: u_hdmi_writer/write_req_reg_syn_8.a
LUT3                                    0.408    f     3.319       3  pin: u_hdmi_writer/write_req_reg_syn_8.o
net (fo=1)                              0.562          3.881          net: u_hdmi_writer/write_req_reg_syn_3,  ../../import/udp_packet_to_sdram.v(103)
                                                                      pin: u_hdmi_writer/write_req_reg.d
SEQ (reg)                               0.118    f     3.999          net: u_hdmi_writer/write_req,  ../../import/udp_packet_to_sdram.v(23)
--------------------------------------------------------------------  ---------------
Arrival                                                3.999               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_hdmi_writer/write_req_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.885               

Slack               : 4.864ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/read_req_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.020ns (cell 1.096ns (36%), net 1.924ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.946          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_udp_simple_send/read_req_reg_syn_4.b
LUT4                                    0.408    f     1.354       1  pin: u_udp_simple_send/read_req_reg_syn_4.o
net (fo=1)                              0.562          1.916          net: u_udp_simple_send/read_req_reg_syn_5,  ../../import/udp_simple_send.v(87)
                                                                      pin: u_udp_simple_send/read_req_reg_syn_12.a
LUT5                                    0.424    f     2.340       2  pin: u_udp_simple_send/read_req_reg_syn_12.o
net (fo=1)                              0.562          2.902          net: u_udp_simple_send/read_req_reg_syn_3,  ../../import/udp_simple_send.v(87)
                                                                      pin: u_udp_simple_send/read_req_reg.d
SEQ (reg)                               0.118    f     3.020          net: u_udp_simple_send/read_req,  ../../import/udp_simple_send.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                3.020               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_udp_simple_send/read_req_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.864               

Slack               : 6.643ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst0_reg.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.057ns (cell 0.232ns (21%), net 0.825ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          0.971          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.086    r     1.057               
--------------------------------------------------------------------  ---------------
Arrival                                                1.057               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.643               

Slack               : 6.643ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.057ns (cell 0.232ns (21%), net 0.825ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          0.971          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.sr
SEQ (reg)                               0.086    r     1.057               
--------------------------------------------------------------------  ---------------
Arrival                                                1.057               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/write_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.643               

Slack               : 6.668ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.032ns (cell 0.232ns (22%), net 0.800ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.946          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.086    r     1.032               
--------------------------------------------------------------------  ---------------
Arrival                                                1.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.668               

Slack               : 6.668ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.032ns (cell 0.232ns (22%), net 0.800ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.946          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.086    r     1.032               
--------------------------------------------------------------------  ---------------
Arrival                                                1.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.668               

Slack               : 7.020ns
Begin Point         : u6_tx_fifo/rd_tran_frame_tog_reg1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_tran_frame_tog_reg1.q
net (fo=2)                              0.600          0.746          net: u6_tx_fifo/rd_tran_frame_tog,  ../../import/tx_client_fifo.v(114)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../import/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.020ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_txfer_tog_reg1.q
net (fo=2)                              0.600          0.746          net: u6_tx_fifo/rd_txfer_tog,  ../../import/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../import/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[0].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[1].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[1],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[1],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.689ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.989ns (cell 0.189ns (19%), net 0.800ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.928          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.061    f     0.989               
--------------------------------------------------------------------  ---------------
Arrival                                                0.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.689               

Slack               : 0.689ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.989ns (cell 0.189ns (19%), net 0.800ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.928          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.061    f     0.989               
--------------------------------------------------------------------  ---------------
Arrival                                                0.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u_frame_rw/read_clk_syn_2.b
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.689               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[0].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[1].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[1],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[1],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[2].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[3].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[3],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[3],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[4].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[4],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[4],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[5].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[5],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[5],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[6].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[6],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[6],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[7].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[7],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[7],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=3083)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../import/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> sd_card_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     sd_card_clk
Min Period     :     15.995ns
Fmax           :     62.520MHz

Statistics:
Max            : SWNS     -1.199ns, STNS     -3.543ns,         3 Viol Endpoints,        14 Total Endpoints,        13 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        13 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.199ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/write_req_reg.d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 3.083ns (cell 1.096ns (35%), net 1.987ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/write_req_reg_syn_4.a
LUT3                                    0.408    f     9.379       1  pin: u_sd_card_bmp/bmp_read_m0/write_req_reg_syn_4.o
net (fo=2)                              0.600          9.979          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/write_req_reg_syn_7.a
LUT5                                    0.424    f    10.403       2  pin: u_sd_card_bmp/bmp_read_m0/write_req_reg_syn_7.o
net (fo=1)                              0.562         10.965          net: u_sd_card_bmp/bmp_read_m0/write_req_reg_syn_3,  ../../import/bmp_read.v(283)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/write_req_reg.d
SEQ (reg)                               0.118    f    11.083          net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               11.083               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/write_req_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.199               

Slack               : -1.199ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 3.083ns (cell 1.096ns (35%), net 1.987ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/write_req_reg_syn_4.a
LUT3                                    0.408    f     9.379       1  pin: u_sd_card_bmp/bmp_read_m0/write_req_reg_syn_4.o
net (fo=2)                              0.600          9.979          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mux64_syn_38.b
LUT5                                    0.424    f    10.403       2  pin: u_sd_card_bmp/bmp_read_m0/mux64_syn_38.o
net (fo=1)                              0.562         10.965          net: u_sd_card_bmp/bmp_read_m0/mux64_syn_1[3],  ../../import/bmp_read.v(291)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3].d
SEQ (reg)                               0.118    f    11.083          net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_1[3],  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                               11.083               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.199               

Slack               : -1.145ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 3.029ns (cell 1.080ns (35%), net 1.949ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mux64_syn_39.a
LUT3                                    0.408    f     9.379       1  pin: u_sd_card_bmp/bmp_read_m0/mux64_syn_39.o
net (fo=1)                              0.562          9.941          net: u_sd_card_bmp/bmp_read_m0/sel3_syn_88,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mux64_syn_40.a
LUT4                                    0.408    f    10.349       2  pin: u_sd_card_bmp/bmp_read_m0/mux64_syn_40.o
net (fo=1)                              0.562         10.911          net: u_sd_card_bmp/bmp_read_m0/mux64_syn_1[2],  ../../import/bmp_read.v(291)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[2].d
SEQ (reg)                               0.118    f    11.029          net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_1[2],  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                               11.029               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.145               

Slack               : 0.643ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst0_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.057ns (cell 0.232ns (21%), net 0.825ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.086    r     9.057               
--------------------------------------------------------------------  ---------------
Arrival                                                9.057               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  0.643               

Slack               : 0.643ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.057ns (cell 0.232ns (21%), net 0.825ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.sr
SEQ (reg)                               0.086    r     9.057               
--------------------------------------------------------------------  ---------------
Arrival                                                9.057               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  0.643               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          8.708          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     8.826          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          8.708          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f     8.826          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          8.708          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f     8.826          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          8.708          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f     8.826          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          8.146          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          8.708          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f     8.826          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.714ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst0_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.014ns (cell 0.189ns (18%), net 0.825ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_frame_rw/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          0.953          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.061    f     1.014               
--------------------------------------------------------------------  ---------------
Arrival                                                1.014               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.714               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> video_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     video_clk
Min Period     :     10.830ns
Fmax           :     92.336MHz

Statistics:
Max            : SWNS      5.834ns, STNS      0.000ns,         0 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
Min            : HWNS      0.689ns, HTNS      0.000ns,         0 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.834ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/read_req_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 2.050ns (cell 0.688ns (33%), net 1.362ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800         32.946          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_4.a
LUT5                                    0.424    f    33.370       1  pin: u_hdmi_video_timing/read_req_reg_syn_4.o
net (fo=1)                              0.562         33.932          net: u_hdmi_video_timing/read_req_reg_syn_3,  ../../import/video_timing_data.v(68)
                                                                      pin: u_hdmi_video_timing/read_req_reg.d
SEQ (reg)                               0.118    f    34.050          net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               34.050               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.834               

Slack               : 6.668ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.032ns (cell 0.232ns (22%), net 0.800ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800         32.946          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.086    r    33.032               
--------------------------------------------------------------------  ---------------
Arrival                                               33.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.668               

Slack               : 6.668ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.032ns (cell 0.232ns (22%), net 0.800ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800         32.946          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.086    r    33.032               
--------------------------------------------------------------------  ---------------
Arrival                                               33.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.668               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f    32.826          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f    32.826          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f    32.826          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f    32.826          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f    32.826          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f    32.826          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f    32.826          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.689ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.989ns (cell 0.189ns (19%), net 0.800ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.928          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.061    f     0.989               
--------------------------------------------------------------------  ---------------
Arrival                                                0.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.689               

Slack               : 0.689ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.989ns (cell 0.189ns (19%), net 0.800ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.928          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.061    f     0.989               
--------------------------------------------------------------------  ---------------
Arrival                                                0.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.689               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[7]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     7.800ns
Fmax           :     128.205MHz

Statistics:
Max            : SWNS      0.050ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.050ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/write_req_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 1.834ns (cell 0.672ns (36%), net 1.162ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/write_req_reg.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_sd_card_bmp/bmp_read_m0/write_req_reg.q
net (fo=2)                              0.600         30.746          net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_syn_1.c
LUT3                                    0.408    f    31.154       1  pin: u_frame_rw/frame_fifo_write_m0/write_req_syn_1.o
net (fo=1)                              0.562         31.716          net: u_frame_rw/frame_fifo_write_m0/write_req,  ../../import/frame_fifo_write.v(28)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg.d
SEQ (reg)                               0.118    f    31.834          net: u_frame_rw/frame_fifo_write_m0/write_req_d0,  ../../import/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               31.834               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.050               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[7]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000         30.146          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562         30.708          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.118    f    30.826          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[8]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[7]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_frame_rw/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/write_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[8]_syn_3,  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 1.576ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/write_req_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.637ns (cell 0.475ns (29%), net 1.162ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=587)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/write_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sd_card_bmp/bmp_read_m0/write_req_reg.q
net (fo=2)                              0.600          0.709          net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_syn_1.c
LUT3                                    0.282    r     0.991       1  pin: u_frame_rw/frame_fifo_write_m0/write_req_syn_1.o
net (fo=1)                              0.562          1.553          net: u_frame_rw/frame_fifo_write_m0/write_req,  ../../import/frame_fifo_write.v(28)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg.d
SEQ (reg)                               0.084    r     1.637          net: u_frame_rw/frame_fifo_write_m0/write_req_d0,  ../../import/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                1.637               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.576               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     1.950ns
Fmax           :     512.821MHz

Statistics:
Max            : SWNS      6.050ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.050ns
Begin Point         : u_hdmi_video_timing/read_req_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/read_req_d0_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.834ns (cell 0.672ns (36%), net 1.162ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_hdmi_video_timing/read_req_reg.q
net (fo=2)                              0.600          0.746          net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_syn_1.a
LUT3                                    0.408    f     1.154       1  pin: u_frame_rw/frame_fifo_read_m0/read_req_syn_1.o
net (fo=1)                              0.562          1.716          net: u_frame_rw/frame_fifo_read_m0/read_req,  ../../import/frame_fifo_read.v(30)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg.d
SEQ (reg)                               0.118    f     1.834          net: u_frame_rw/frame_fifo_read_m0/read_req_d0,  ../../import/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                1.834               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.050               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.118    f     0.826          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_frame_rw/read_clk_syn_2.c
LUT3                                    0.000          0.000          pin: u_frame_rw/read_clk_syn_2.o
net (fo=49)                             0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 1.576ns
Begin Point         : u_hdmi_video_timing/read_req_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/read_req_d0_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.637ns (cell 0.475ns (29%), net 1.162ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=253)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_hdmi_video_timing/read_req_reg.q
net (fo=2)                              0.600          0.709          net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_syn_1.a
LUT3                                    0.282    r     0.991       1  pin: u_frame_rw/frame_fifo_read_m0/read_req_syn_1.o
net (fo=1)                              0.562          1.553          net: u_frame_rw/frame_fifo_read_m0/read_req,  ../../import/frame_fifo_read.v(30)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg.d
SEQ (reg)                               0.084    r     1.637          net: u_frame_rw/frame_fifo_read_m0/read_req_d0,  ../../import/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                1.637               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.576               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     3.764ns
Fmax           :     265.675MHz

Statistics:
Max            : SWNS      1.059ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.661ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.059ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)                               0.000    f     0.971               
--------------------------------------------------------------------  ---------------
Arrival                                                0.971               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.059               

Slack               : 1.231ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.708ns (cell 0.146ns (20%), net 0.562ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.q
net (fo=1)                              0.562          0.708          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)                               0.000    f     0.708          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../import/UDP_Example_Top.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.708               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.231               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  6.661               

Slack               : 6.674ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../import/UDP_Example_Top.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.674               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for u_sdram/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     37.164ns
Fmax           :     26.908MHz

Statistics:
Max            : SWNS     -7.291ns, STNS   -284.720ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      9.364ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_1.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_1.bpad
net (fo=0)                              0.000          4.291          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_2.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_2.bpad
net (fo=0)                              0.000          4.291          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_3.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_3.bpad
net (fo=0)                              0.000          4.291          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_7.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_7.bpad
net (fo=0)                              0.000          4.291          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_18.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_18.bpad
net (fo=0)                              0.000          4.291          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_19.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_19.bpad
net (fo=0)                              0.000          4.291          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[21] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_20.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_20.bpad
net (fo=0)                              0.000          4.291          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[20] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_21.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_21.bpad
net (fo=0)                              0.000          4.291          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[19] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_22.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_22.bpad
net (fo=0)                              0.000          4.291          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[18] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_23.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram/sdram_syn_23.bpad
net (fo=0)                              0.000          4.291          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_1.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_1.bpad
net (fo=0)                              0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_2.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_2.bpad
net (fo=0)                              0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_3.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_3.bpad
net (fo=0)                              0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_6.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.we_n (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_6.opad
net (fo=1)                              0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: u_sdram/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_7.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_7.bpad
net (fo=0)                              0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_8.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.cas_n (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_8.opad
net (fo=1)                              0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: u_sdram/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_9.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.ras_n (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_9.opad
net (fo=1)                              0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: u_sdram/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_11.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.addr[9] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_11.opad
net (fo=1)                              0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: u_sdram/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_12.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.addr[8] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_12.opad
net (fo=1)                              0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: u_sdram/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram/sdram_syn_13.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.addr[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram/sdram_syn_13.opad
net (fo=1)                              0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[4] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     8.390ns
Fmax           :     119.190MHz

Statistics:
Max            : SWNS     -0.293ns, STNS     -9.376ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      3.817ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_1.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[0]
net (fo=0)                              0.000          7.000          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_1.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_2.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[6]
net (fo=0)                              0.000          7.000          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_2.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_3.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[7]
net (fo=0)                              0.000          7.000          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_3.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_7.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[1]
net (fo=0)                              0.000          7.000          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_7.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_18.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[23]
net (fo=0)                              0.000          7.000          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_18.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_19.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[22]
net (fo=0)                              0.000          7.000          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_19.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[21] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_20.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[21]
net (fo=0)                              0.000          7.000          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_20.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[20] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_21.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[20]
net (fo=0)                              0.000          7.000          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_21.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[19] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_22.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[19]
net (fo=0)                              0.000          7.000          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_22.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[18] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_23.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram/sdram.dq[18]
net (fo=0)                              0.000          7.000          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_23.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_1.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[0]
net (fo=0)                              0.000          3.000          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_1.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_2.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[6]
net (fo=0)                              0.000          3.000          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_2.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_3.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[7]
net (fo=0)                              0.000          3.000          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_3.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_7.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[1]
net (fo=0)                              0.000          3.000          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_7.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_18.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[23]
net (fo=0)                              0.000          3.000          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_18.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_19.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[22]
net (fo=0)                              0.000          3.000          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_19.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[21] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_20.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[21]
net (fo=0)                              0.000          3.000          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_20.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[20] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_21.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[20]
net (fo=0)                              0.000          3.000          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_21.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[19] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_22.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[19]
net (fo=0)                              0.000          3.000          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_22.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[18] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_23.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: mem_clk_sft,  ../../import/UDP_Example_Top.v(67)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram/SDRAM_CLK,  ../../import/sdram.v(45)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram/sdram.dq[18]
net (fo=0)                              0.000          3.000          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_23.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)                              0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=1014)                           0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_sdram/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               




