I 000044 55 1480          1739472792933 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472792934 2025.02.13 11:53:12)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 1f4d4b194a481f0a40185b454f191c1a491c1b1919)
	(_ent
		(_time 1739472792926)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(10)(3)(4)(5)(6)(7)(8))(_sens(9)(2)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000046 55 811           1739472792956 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472792957 2025.02.13 11:53:12)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 3e6c3f3a6e686e286c3f2b656b386d393b393a386d)
	(_ent
		(_time 1739472792954)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 10075         1739472792966 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472792967 2025.02.13 11:53:12)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 3e6c383b6a69692b3b3a2a643b383f383d3b683d3a)
	(_ent
		(_time 1739472792964)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_implicit)
			(_gen
				((n)((i 18)))
			)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472792973 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472792974 2025.02.13 11:53:12)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 4d1f4b4e1c1a4a5a481854161c4b1e4b444b4e4b4c)
	(_ent
		(_time 1739472792971)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000054 55 1524          1739472792979 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472792980 2025.02.13 11:53:12)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4d1f4b4e1c1b11581a1c58171d4e4c481b4b184b19)
	(_ent
		(_time 1739472792977)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000047 55 1487          1739472792985 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792986 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f1c1a1e5b471c5e16184a4f4b1b481b4a4d)
	(_ent
		(_time 1739472792983)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1487          1739472792991 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792992 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f1c1a1e5b471c5e16184a4f4b1b481b4a4d)
	(_ent
		(_time 1739472792989)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472792997 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792998 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 5d0e0d5e0c0a0e4b570c4e06085a5f5b0b580b5a5d)
	(_ent
		(_time 1739472792995)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472793003 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472793004 2025.02.13 11:53:12)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 5d0e0c5f0c0a5d4b5d0849075a5a5f580b5b085a5e)
	(_ent
		(_time 1739472793001)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 9970          1739472793009 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472793010 2025.02.13 11:53:12)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 5d0f5b5e080a0a4858594907585b5c5b5e580b5e59)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472950638 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472950639 2025.02.13 11:55:50)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 262471232571213123733f7d772075202f20252027)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472950644 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950645 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472950650 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950651 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472950656 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472950657 2025.02.13 11:55:50)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 35363531356235233560216f323237306333603236)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472950662 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950663 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739472950668 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472950669 2025.02.13 11:55:50)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 45471246451319501214501f154644401343104311)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739472950674 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472950675 2025.02.13 11:55:50)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 45471546451315531744501e104316424042414316)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739472950680 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472950681 2025.02.13 11:55:50)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 45474046431245501a42011f154346401346414343)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 9970          1739472950686 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472950687 2025.02.13 11:55:50)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 45471247411212504041511f404344434640134641)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472951389 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472951390 2025.02.13 11:55:51)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 141646121543130311410d4f451247121d12171215)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472951395 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951396 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472951401 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951402 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472951407 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472951408 2025.02.13 11:55:51)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 232026262574233523763779242421267525762420)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472951413 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951414 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739472951419 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472951420 2025.02.13 11:55:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 3331613735656f2664622669633032366535663567)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739472951425 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472951426 2025.02.13 11:55:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 333166373565632561322668663560343634373560)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739472951431 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472951432 2025.02.13 11:55:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 33313337336433266c347769633530366530373535)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 9970          1739472951437 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472951438 2025.02.13 11:55:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 333161363164642636372769363532353036653037)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1239          1739483443618 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739483443619 2025.02.13 14:50:43)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 5e5c0b5c0e095e485e0a4a0459595c5b08580b595d)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739483444575 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739483444576 2025.02.13 14:50:44)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 17161711154017011743034d101015124111421014)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1253          1739483447156 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739483447157 2025.02.13 14:50:47)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 2929292c257e2e3e2c7c3072782f7a2f202f2a2f28)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1377          1739483783863 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 16))
	(_version vf5)
	(_time 1739483783864 2025.02.13 14:56:23)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code 78777b79262f796f7e7969222d7e2e7f7a7d2e7e79)
	(_ent
		(_time 1739483783861)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 17(_arch(_uni))))
		(_sig(_int qn 2 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 20(_prcs(_simple)(_trgt(5))(_sens(4)(2)))))
			(secuencial(_arch 1 0 30(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__38(_arch 2 0 38(_assignment(_trgt(3))(_sens(4(_range 5)))(_read(4(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1377          1739483784497 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 16))
	(_version vf5)
	(_time 1739483784498 2025.02.13 14:56:24)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code e9e6e8bab6bee8feefe8f8b3bcefbfeeebecbfefe8)
	(_ent
		(_time 1739483783860)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 17(_arch(_uni))))
		(_sig(_int qn 2 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 20(_prcs(_simple)(_trgt(5))(_sens(4)(2)))))
			(secuencial(_arch 1 0 30(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__38(_arch 2 0 38(_assignment(_trgt(3))(_sens(4(_range 5)))(_read(4(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483990919 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483990920 2025.02.13 14:59:50)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code 3f6b353a3f683e28396c2e656a3969383d3a69393e)
	(_ent
		(_time 1739483990917)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483991859 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483991860 2025.02.13 14:59:51)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code e8bcb8bbb6bfe9ffeebbf9b2bdeebeefeaedbeeee9)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483992835 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483992836 2025.02.13 14:59:52)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code c194c2949696c0d6c792d09b94c797c6c3c497c7c0)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
V 000047 55 1330          1739484085809 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739484085810 2025.02.13 15:01:25)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code eaeebbb9edbdebfdecbafbb0bfecbcede8efbceceb)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 2)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 4 -1)
)
V 000051 55 1253          1739484991870 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739484991871 2025.02.13 15:16:31)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 38683a3c356f3f2f3d6d2163693e6b3e313e3b3e39)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739484991876 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991877 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 38696c3d356f6b2e32692b636d3f3a3e6e3d6e3f38)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739484991882 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991883 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 48191c4a451f1b5e42195b131d4f4a4e1e4d1e4f48)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739484991888 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739484991889 2025.02.13 15:16:31)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 48191d4b451f485e481c5c124f4f4a4d1e4e1d4f4b)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739484991894 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991895 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 48191c4a451f1b5e42195b131d4f4a4e1e4d1e4f48)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739484991900 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739484991901 2025.02.13 15:16:31)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 5707555555010b420006420d075456520151025103)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739484991906 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739484991907 2025.02.13 15:16:31)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 57075255550107410556420c025104505250535104)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739484991912 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739484991913 2025.02.13 15:16:31)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 57070755530057420850130d075154520154535151)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 9970          1739484991918 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739484991919 2025.02.13 15:16:31)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 57075554510000425253430d525156515452015453)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000047 55 1430          1739485553000 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485553001 2025.02.13 15:25:52)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 1d13481a1f4a1c0a1a190c47481b4b1a1f184b1b1e)
	(_ent
		(_time 1739485458519)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Qs 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1430          1739485553986 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485553987 2025.02.13 15:25:53)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 050a0503565204120201145f500353020700530306)
	(_ent
		(_time 1739485458519)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Qs 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485562108 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485562109 2025.02.13 15:26:02)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code b2e6b3e6e6e5b3a5b5b6a3e8e7b4e4b5b0b7e4b4b1)
	(_ent
		(_time 1739485562106)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485562630 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485562631 2025.02.13 15:26:02)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c692c1939691c7d1c1c2d79c93c090c1c4c390c0c5)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485563401 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485563402 2025.02.13 15:26:03)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c397c7969694c2d4c4c7d29996c595c4c1c695c5c0)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485570422 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485570423 2025.02.13 15:26:10)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 2b792b2f2f7c2a3c2c2f3a717e2d7d2c292e7d2d28)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485570838 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485570839 2025.02.13 15:26:10)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code d183d6838686d0c6d6d5c08b84d787d6d3d487d7d2)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485571155 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485571156 2025.02.13 15:26:11)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 095b0c0f565e081e0e0d18535c0f5f0e0b0c5f0f0a)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485579036 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485579037 2025.02.13 15:26:19)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code dc8cdb8ed98bddcbdbd8cd8689da8adbded98adadf)
	(_ent
		(_time 1739485579034)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485579527 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485579528 2025.02.13 15:26:19)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c090c5959697c1d7c7c4d19a95c696c7c2c596c6c3)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485580044 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485580045 2025.02.13 15:26:20)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c494cf919693c5d3c3c0d59e91c292c3c6c192c2c7)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000044 55 1182          1739661929676 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661929677 2025.02.15 16:25:29)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 91c4909f93c69184c291d5cbc197929797969297c5)
	(_ent
		(_time 1739661929670)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1182          1739661930420 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661930421 2025.02.15 16:25:30)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 7f2a287f2a287f6a2c7f3b252f797c7979787c792b)
	(_ent
		(_time 1739661929669)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1182          1739661931265 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661931266 2025.02.15 16:25:31)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code cb9e999f9a9ccbde98cb8f919bcdc8cdcdccc8cd9f)
	(_ent
		(_time 1739661929669)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1182          1739661932114 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661932115 2025.02.15 16:25:32)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 17451011134017024417534d471114111110141143)
	(_ent
		(_time 1739661929669)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1182          1739661959125 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661959126 2025.02.15 16:25:59)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 9e9bc990c8c99e8bcd9edac4ce989d9898999d98ca)
	(_ent
		(_time 1739661929669)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1429          1739661979282 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739661979283 2025.02.15 16:26:19)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 5b5551585f0c5a4c5c5f4a010e5d0d5c595e0d5d58)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739661980006 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739661980007 2025.02.15 16:26:20)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 2927792d767e283e2e2d38737c2f7f2e2b2c7f2f2a)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1487          1739661989611 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661989612 2025.02.15 16:26:29)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code b3e6b0e7b5e4e0a5b9e2a0e8e6b4b1b5e5b6e5b4b3)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
I 000047 55 1487          1739661990277 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661990278 2025.02.15 16:26:30)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 431645414514105549125018164441451546154443)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
I 000047 55 1487          1739661990923 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661990924 2025.02.15 16:26:30)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code d386d781d58480c5d982c08886d4d1d585d685d4d3)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
V 000047 55 1487          1739661991474 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661991475 2025.02.15 16:26:31)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code f6a3fca6f5a1a5e0fca7e5ada3f1f4f0a0f3a0f1f6)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739661994712 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661994713 2025.02.15 16:26:34)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 98cc9f9795cfcb8e92c98bc3cd9f9a9ece9dce9f98)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
V 000047 55 1485          1739661995381 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661995382 2025.02.15 16:26:35)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 386c323d356f6b2e32692b636d3f3a3e6e3d6e3f38)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739662243365 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739662243366 2025.02.15 16:30:43)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code e9e7eabbe5bee9ffe9e6fdb3eeeeebecbfefbceeea)
	(_ent
		(_time 1739662243363)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 12(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739662243720 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739662243721 2025.02.15 16:30:43)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 505e515255075046505f440a575752550656055753)
	(_ent
		(_time 1739662243362)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 12(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1308          1739662721792 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 0 22))
	(_version vf5)
	(_time 1739662721793 2025.02.15 16:38:41)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code bfedbfeaece8b8a8baeca6e4eeb9ecb9b6b9bcb9be)
	(_ent
		(_time 1739662721790)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 0 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1308          1739662722522 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 0 22))
	(_version vf5)
	(_time 1739662722523 2025.02.15 16:38:42)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 9dcec993ccca9a8a98ce84c6cc9bce9b949b9e9b9c)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 0 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1308          1739662723033 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 0 22))
	(_version vf5)
	(_time 1739662723034 2025.02.15 16:38:43)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code a1f2f7f7a5f6a6b6a4f2b8faf0a7f2a7a8a7a2a7a0)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 0 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1340          1739662745778 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739662745779 2025.02.15 16:39:05)
	(_source(\../src/multiplicador_n.vhd\(\../src/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 7f7a797f2c2878687a2c66242e792c7976797c797e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739662873088 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 17))
	(_version vf5)
	(_time 1739662873089 2025.02.15 16:41:13)
	(_source(\../src/sumador_n.vhd\))
	(_parameters tan)
	(_code bfbaefeaece8bfa9bfe8abe5b8b8bdbae9b9eab8bc)
	(_ent
		(_time 1739662873086)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739662873659 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 17))
	(_version vf5)
	(_time 1739662873660 2025.02.15 16:41:13)
	(_source(\../src/sumador_n.vhd\))
	(_parameters tan)
	(_code 020757050555021402551658050500075404570501)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1258          1739663351500 simple
(_unit VHDL(registro_ac 0 6(simple 0 27))
	(_version vf5)
	(_time 1739663351501 2025.02.15 16:49:11)
	(_source(\../src/registro_ac.vhd\))
	(_parameters tan)
	(_code 95959e9a95c2c6839f9a86cec0929793c390c39394)
	(_ent
		(_time 1739663351498)
	)
	(_object
		(_gen(_int n -1 0 10 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 17(_ent(_in)(_event))))
		(_port(_int OP -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 29(_arch(_uni))))
		(_sig(_int qp 2 0 29(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 33(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1258          1739663352183 simple
(_unit VHDL(registro_ac 0 6(simple 0 27))
	(_version vf5)
	(_time 1739663352184 2025.02.15 16:49:12)
	(_source(\../src/registro_ac.vhd\))
	(_parameters tan)
	(_code 35356430356266233f3a266e603237336330633334)
	(_ent
		(_time 1739663351497)
	)
	(_object
		(_gen(_int n -1 0 10 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 17(_ent(_in)(_event))))
		(_port(_int OP -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 29(_arch(_uni))))
		(_sig(_int qp 2 0 29(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 33(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1258          1739663438043 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663438044 2025.02.15 16:50:38)
	(_source(\../src/registro_ac.vhd\))
	(_parameters tan)
	(_code 99cdc99695ceca8f939d8ac2cc9e9b9fcf9ccf9f98)
	(_ent
		(_time 1739663351497)
	)
	(_object
		(_gen(_int n -1 0 10 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 17(_ent(_in)(_event))))
		(_port(_int OP -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1258          1739663438563 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663438564 2025.02.15 16:50:38)
	(_source(\../src/registro_ac.vhd\))
	(_parameters tan)
	(_code acf8fafbfafbffbaa6a8bff7f9abaeaafaa9faaaad)
	(_ent
		(_time 1739663351497)
	)
	(_object
		(_gen(_int n -1 0 10 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 17(_ent(_in)(_event))))
		(_port(_int OP -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1255          1739663566485 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663566486 2025.02.15 16:52:46)
	(_source(\../src/registro_r.vhd\))
	(_parameters tan)
	(_code 5e0a5d5d0e090d48550a4d050b595c58085b08595c)
	(_ent
		(_time 1739663566483)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OP -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1255          1739663567112 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663567113 2025.02.15 16:52:47)
	(_source(\../src/registro_r.vhd\))
	(_parameters tan)
	(_code cf9bce9a9c989cd9c49bdc949ac8cdc999ca99c8cd)
	(_ent
		(_time 1739663566482)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OP -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1255          1739663597670 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663597671 2025.02.15 16:53:17)
	(_source(\../src/registro_r.vhd\))
	(_parameters tan)
	(_code 31356134356662273a65226a643633376734673633)
	(_ent
		(_time 1739663566482)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OP -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1255          1739663655371 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663655372 2025.02.15 16:54:15)
	(_source(\../src/registro_r.vhd\))
	(_parameters tan)
	(_code 898fd88785deda9f82dd9ad2dc8e8b8fdf8cdf8e8b)
	(_ent
		(_time 1739663566482)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OP -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1260          1739663752726 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663752727 2025.02.15 16:55:52)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code d8d6d28ad58f8bced38ccb838ddfdade8edd8edfda)
	(_ent
		(_time 1739663748713)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739663763464 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663763465 2025.02.15 16:56:03)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code c692c693c59195d0cd92d59d93c1c4c090c390c0c7)
	(_ent
		(_time 1739663763462)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739663764031 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663764032 2025.02.15 16:56:04)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 095d0e0f055e5a1f025d1a525c0e0b0f5f0c5f0f08)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663886214 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663886215 2025.02.15 16:58:06)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 54035557060355435350450e015202535651025257)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663886896 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663886897 2025.02.15 16:58:06)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code f4a3f3a4a6a3f5e3f3f0e5aea1f2a2f3f6f1a2f2f7)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663942849 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663942850 2025.02.15 16:59:02)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 8584d08bd6d28492828094dfd083d3828780d38386)
	(_ent
		(_time 1739663942847)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663943650 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663943651 2025.02.15 16:59:03)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code a2aca3f5f6f5a3b5a5a7b3f8f7a4f4a5a0a7f4a4a1)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663944558 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663944559 2025.02.15 16:59:04)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 2c222928297b2d3b2b293d76792a7a2b2e297a2a2f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663944757 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663944758 2025.02.15 16:59:04)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code f7f9f2a7a6a0f6e0f0f2e6ada2f1a1f0f5f2a1f1f4)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663945590 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663945591 2025.02.15 16:59:05)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 434d11411614425444465219164515444146154540)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663962990 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663962991 2025.02.15 16:59:22)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 326764376665332535372368673464353037643431)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1351          1739664510209 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739664510210 2025.02.15 17:08:30)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code c4c1c191c59397d2cf96d79f91c3c6c292c192c3c6)
	(_ent
		(_time 1739664497378)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent((i 18)))))
		(_gen(_int a -1 0 10 \18\ (_ent((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_port(_int OPC -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 28(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1351          1739664510913 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739664510914 2025.02.15 17:08:30)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 8481d78a85d3d7928fd697dfd1838682d281d28386)
	(_ent
		(_time 1739664497378)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent((i 18)))))
		(_gen(_int a -1 0 10 \18\ (_ent((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_port(_int OPC -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 28(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1355          1739665246848 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665246849 2025.02.15 17:20:46)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 45444247451216534e17561e104247431340134247)
	(_ent
		(_time 1739664497378)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent((i 18)))))
		(_gen(_int a -1 0 10 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_port(_int OPC -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 28(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1355          1739665247524 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665247525 2025.02.15 17:20:47)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code e5e4e0b6e5b2b6f3eeb7f6beb0e2e7e3b3e0b3e2e7)
	(_ent
		(_time 1739664497378)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent((i 18)))))
		(_gen(_int a -1 0 10 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_port(_int OPC -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 28(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1349          1739665580269 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665580270 2025.02.15 17:26:20)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code b3b3e3e7b5e4e0a5b9b5a0e8e6b4b1b5e5b6e5b4b1)
	(_ent
		(_time 1739665580267)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(6)(4))(_sens(7)(2)(3)(5)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1349          1739665580931 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665580932 2025.02.15 17:26:20)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 434314414514105549455018164441451546154441)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(6)(4))(_sens(7)(2)(3)(5)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1349          1739665581449 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665581450 2025.02.15 17:26:21)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 56595455550105405c50450d035154500053005154)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(6)(4))(_sens(7)(2)(3)(5)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1463          1739665617286 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739665617287 2025.02.15 17:26:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 4b4d1b494f1c4a5c4c4e5a111e4d1d4c494e1d4d48)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1463          1739665617996 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739665617997 2025.02.15 17:26:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 0a0c5f0c0d5d0b1d0d0f1b505f0c5c0d080f5c0c09)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000051 55 1267          1739665620673 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739665620674 2025.02.15 17:27:00)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 898f838685de899f89de9dd38e8e8b8cdf8fdc8e8a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1267          1739665621208 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739665621209 2025.02.15 17:27:01)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 9c9acd92cacb9c8a9ccb88c69b9b9e99ca9ac99b9f)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739665623590 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739665623591 2025.02.15 17:27:03)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code f3f7a3a2f5a4f4e4f6a0eaa8a2f5a0f5faf5f0f5f2)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1189          1739665890130 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665890131 2025.02.15 17:31:30)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 16131610134116034541524c461015101011151042)
	(_ent
		(_time 1739665890128)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1189          1739665890747 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665890748 2025.02.15 17:31:30)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 8782898883d08792d4d0c3ddd781848181808481d3)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665970265 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665970266 2025.02.15 17:32:50)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 232373262374233670746779732520252524202577)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665970723 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665970724 2025.02.15 17:32:50)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code e8e9eebae3bfe8fdbbbfacb2b8eeebeeeeefebeebc)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665971578 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665971579 2025.02.15 17:32:51)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 434241404314435610140719134540454544404517)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665979612 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665979613 2025.02.15 17:32:59)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code a3aca6f5a3f4a3b6f0f4e7f9f3a5a0a5a5a4a0a5f7)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665980071 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665980072 2025.02.15 17:33:00)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 68676b69633f687d3b3f2c32386e6b6e6e6f6b6e3c)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1224          1739666091474 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 19))
	(_version vf5)
	(_time 1739666091475 2025.02.15 17:34:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 9694989893c19683c5c1d2ccc690959090919590c2)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 22(_arch(_uni))))
		(_sig(_int qn 1 1 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1224          1739666122126 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666122127 2025.02.15 17:35:22)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 56035054530156430501120c065055505051555002)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666125728 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666125729 2025.02.15 17:35:25)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 60353660363761776765713a356636676265366663)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1487          1739666818937 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666818938 2025.02.15 17:46:58)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 434243414514105549125018164441451546154443)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666818943 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666818944 2025.02.15 17:46:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4343154045151f5614125619134042461545164517)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666818954 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666818955 2025.02.15 17:46:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 525203505504024400534709075401555755565401)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666818960 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666818961 2025.02.15 17:46:58)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 52525650530552470d551608025451570451565454)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666818966 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666818967 2025.02.15 17:46:58)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 626234626135357767667638676463646167346166)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666818972 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666818973 2025.02.15 17:46:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 626266636335627731352638326461646465616436)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666818978 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666818979 2025.02.15 17:46:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 626263623635637565677338376434656067346461)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666818984 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666818985 2025.02.15 17:46:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 727372737525216478746129277570742477247570)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666818990 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666818991 2025.02.15 17:46:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 727372737525216479266129277570742477247473)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666818996 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666818997 2025.02.15 17:46:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 727373727525726472256628757570772474277571)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666819002 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666819003 2025.02.15 17:46:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 727224727525756577216b29237421747b74717473)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666819726 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666819727 2025.02.15 17:46:59)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 50515753550703465a01430b055752560655065750)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666819732 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666819733 2025.02.15 17:46:59)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 6060316165363c753731753a306361653666356634)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666819738 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666819739 2025.02.15 17:46:59)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 60603661653630763261753b356633676567646633)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666819744 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666819745 2025.02.15 17:46:59)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 60606361633760753f67243a306663653663646666)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666819750 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666819751 2025.02.15 17:46:59)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 60603160613737756564743a656661666365366364)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666819756 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666819757 2025.02.15 17:46:59)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 6f6f6c6e3a386f7a3c382b353f696c6969686c693b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666819762 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666819763 2025.02.15 17:46:59)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 6f6f696f6f386e78686a7e353a6939686d6a39696c)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666819768 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666819769 2025.02.15 17:46:59)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 6f6e686f3c383c7965697c343a686d69396a39686d)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666819774 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666819775 2025.02.15 17:46:59)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 6f6e686f3c383c79643b7c343a686d69396a39696e)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666819780 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666819781 2025.02.15 17:46:59)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 7f7e797f2c287f697f286b2578787d7a29792a787c)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666819786 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666819787 2025.02.15 17:46:59)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 7f7f2e7f2c2878687a2c66242e792c7976797c797e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666866251 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666866252 2025.02.15 17:47:46)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 131543141544400519420048461411154516451413)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666866257 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666866258 2025.02.15 17:47:46)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1314151515454f0644420649431012164515461547)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666866263 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666866264 2025.02.15 17:47:46)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 131412151545430541120648461540141614171540)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666866269 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666866270 2025.02.15 17:47:46)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 23247726237423367c246779732520267520272525)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666866275 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666866276 2025.02.15 17:47:46)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 232425272174743626273779262522252026752027)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666866281 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666866282 2025.02.15 17:47:46)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 232477262374233670746779732520252524202577)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666866287 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666866288 2025.02.15 17:47:46)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 232472277674223424263279762575242126752520)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666866293 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666866294 2025.02.15 17:47:46)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 333563363564602539352068663431356536653431)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666866299 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666866300 2025.02.15 17:47:46)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 333563363564602538672068663431356536653532)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666866305 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666866306 2025.02.15 17:47:46)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 333562373564332533642769343431366535663430)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666866311 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666866312 2025.02.15 17:47:46)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 424544414515455547115b19134411444b44414443)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666875901 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666875902 2025.02.15 17:47:55)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code bcbfbee8eaebefaab6edafe7e9bbbebaeab9eabbbc)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666875910 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666875911 2025.02.15 17:47:55)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code ccce98989a9a90d99b9dd9969ccfcdc99aca99ca98)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666875916 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666875917 2025.02.15 17:47:55)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code ccce9f989a9a9cda9ecdd99799ca9fcbc9cbc8ca9f)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666875922 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666875923 2025.02.15 17:47:55)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code dbd9dd888a8cdbce84dc9f818bddd8de8dd8dfdddd)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666875928 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666875929 2025.02.15 17:47:55)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code dbd98f89888c8ccededfcf81dedddaddd8de8dd8df)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666875936 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666875937 2025.02.15 17:47:55)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code dbd9dd888a8cdbce888c9f818bddd8dddddcd8dd8f)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666875942 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666875943 2025.02.15 17:47:55)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code ebe9e8b8efbceafceceefab1beedbdece9eebdede8)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666875948 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666875949 2025.02.15 17:47:55)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code ebe8e9b8bcbcb8fde1edf8b0beece9edbdeebdece9)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666875954 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666875955 2025.02.15 17:47:55)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code ebe8e9b8bcbcb8fde0bff8b0beece9edbdeebdedea)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666875960 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666875961 2025.02.15 17:47:55)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code faf9f9abaeadfaecfaadeea0fdfdf8ffacfcaffdf9)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666875966 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666875967 2025.02.15 17:47:55)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code faf8aeabaeadfdedffa9e3a1abfca9fcf3fcf9fcfb)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666876709 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666876710 2025.02.15 17:47:56)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code e8ebe9bbe5bfbbfee2b9fbb3bdefeaeebeedbeefe8)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666876715 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666876716 2025.02.15 17:47:56)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e8eabfbae5beb4fdbfb9fdb2b8ebe9edbeeebdeebc)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666876721 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666876722 2025.02.15 17:47:56)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code f8faa8a9f5aea8eeaaf9eda3adfeabfffdfffcfeab)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666876727 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666876728 2025.02.15 17:47:56)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code f8fafda9f3aff8eda7ffbca2a8fefbfdaefbfcfefe)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666876733 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666876734 2025.02.15 17:47:56)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code f8faafa8f1afafedfdfceca2fdfef9fefbfdaefbfc)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666876741 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666876742 2025.02.15 17:47:56)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 080a0a0f035f081d5b5f4c52580e0b0e0e0f0b0e5c)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666876747 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666876748 2025.02.15 17:47:56)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 080a0f0e565f091f0f0d19525d0e5e0f0a0d5e0e0b)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666876753 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666876754 2025.02.15 17:47:56)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 080b0e0e055f5b1e020e1b535d0f0a0e5e0d5e0f0a)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666876759 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666876760 2025.02.15 17:47:56)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 17141110154044011c43044c421015114112411116)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666876765 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666876766 2025.02.15 17:47:56)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 17141011154017011740034d101015124111421014)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666876771 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666876772 2025.02.15 17:47:56)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 171547111540100012440e4c461144111e11141116)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666877329 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666877330 2025.02.15 17:47:57)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 595a5d5a550e0a4f53084a020c5e5b5f0f5c0f5e59)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666877336 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666877337 2025.02.15 17:47:57)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 595b0b5b550f054c0e084c03095a585c0f5f0c5f0d)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666877342 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666877343 2025.02.15 17:47:57)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 595b0c5b550f094f0b584c020c5f0a5e5c5e5d5f0a)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666877348 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666877349 2025.02.15 17:47:57)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 696b6968633e697c366e2d33396f6a6c3f6a6d6f6f)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666877354 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666877355 2025.02.15 17:47:57)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 696b3b69613e3e7c6c6d7d336c6f686f6a6c3f6a6d)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666877362 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666877363 2025.02.15 17:47:57)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 696b6968633e697c3a3e2d33396f6a6f6f6e6a6f3d)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666877368 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666877369 2025.02.15 17:47:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 797b7c78262e786e7e7c68232c7f2f7e7b7c2f7f7a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666877374 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666877375 2025.02.15 17:47:57)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 797a7d78752e2a6f737f6a222c7e7b7f2f7c2f7e7b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666877380 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666877381 2025.02.15 17:47:57)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 797a7d78752e2a6f722d6a222c7e7b7f2f7c2f7f78)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666877386 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666877387 2025.02.15 17:47:57)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 797a7c79752e796f792e6d237e7e7b7c2f7f2c7e7a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666877392 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666877393 2025.02.15 17:47:57)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 888ada8785df8f9f8ddb91d3d98edb8e818e8b8e89)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666920061 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666920062 2025.02.15 17:48:40)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 481a1e4a451f1b5e42195b131d4f4a4e1e4d1e4f48)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666920068 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666920069 2025.02.15 17:48:40)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 481b484b451e145d1f195d12184b494d1e4e1d4e1c)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666920074 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666920075 2025.02.15 17:48:40)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 481b4f4b451e185e1a495d131d4e1b4f4d4f4c4e1b)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666920080 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666920081 2025.02.15 17:48:40)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 57040555530057420850130d075154520154535151)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666920086 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666920087 2025.02.15 17:48:40)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 57045754510000425253430d525156515452015453)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666920092 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666920093 2025.02.15 17:48:40)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 57045754510000410403460d055103515651545103)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666920098 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666920099 2025.02.15 17:48:40)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 57040555530057420400130d075154515150545103)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666920104 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666920105 2025.02.15 17:48:40)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 67343067363066706062763d326131606562316164)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666920110 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666920111 2025.02.15 17:48:40)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 67353167653034716d61743c326065613162316065)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666920116 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666920117 2025.02.15 17:48:40)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 67353167653034716c33743c326065613162316166)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666920122 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666920123 2025.02.15 17:48:40)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 77252077752077617720632d707075722171227074)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666920128 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666920129 2025.02.15 17:48:40)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 772477777520706072246e2c267124717e71747176)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666920849 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666920850 2025.02.15 17:48:40)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 55045756550206435f04460e005257530350035255)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666920855 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666920856 2025.02.15 17:48:40)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 55050157550309400204400f055654500353005301)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666920861 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666920862 2025.02.15 17:48:40)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 65353664653335733764703e306336626062616336)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666920867 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666920868 2025.02.15 17:48:40)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 65356364633265703a62213f356366603366616363)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666920873 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666920874 2025.02.15 17:48:40)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 65353165613232706061713f606364636660336661)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666920879 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666920880 2025.02.15 17:48:40)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 74242075712323622720652e267220727572777220)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666920885 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666920886 2025.02.15 17:48:40)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 74247274732374612723302e247277727273777220)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666920891 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666920892 2025.02.15 17:48:40)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 74247775262375637371652e217222737671227277)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666920897 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666920898 2025.02.15 17:48:40)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 74257675752327627e72672f217376722271227376)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666920903 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666920904 2025.02.15 17:48:40)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 84d5868a85d3d7928fd097dfd1838682d281d28285)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666920909 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666920910 2025.02.15 17:48:40)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 84d5878b85d3849284d390de83838681d282d18387)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666920915 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666920916 2025.02.15 17:48:40)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 84d4d08b85d3839381d79ddfd582d7828d82878285)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666921403 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666921404 2025.02.15 17:48:41)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 88d9888685dfdb9e82d99bd3dd8f8a8ede8dde8f88)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666921409 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666921410 2025.02.15 17:48:41)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 88d8de8785ded49ddfd99dd2d88b898dde8edd8edc)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666921415 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666921416 2025.02.15 17:48:41)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 88d8d98785ded89eda899dd3dd8edb8f8d8f8c8edb)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666921421 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666921422 2025.02.15 17:48:41)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 88d88c8783df889dd78fccd2d88e8b8dde8b8c8e8e)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666921427 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666921428 2025.02.15 17:48:41)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 97c7c19891c0c082929383cd929196919492c19493)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666921433 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666921434 2025.02.15 17:48:41)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 97c7c19891c0c081c4c386cdc591c39196919491c3)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666921439 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666921440 2025.02.15 17:48:41)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 97c7939993c09782c4c0d3cdc791949191909491c3)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666921445 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666921446 2025.02.15 17:48:41)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code a7f7a6f0f6f0a6b0a0a2b6fdf2a1f1a0a5a2f1a1a4)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666921451 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666921452 2025.02.15 17:48:41)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code a7f6a7f0a5f0f4b1ada1b4fcf2a0a5a1f1a2f1a0a5)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666921457 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666921458 2025.02.15 17:48:41)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code a7f6a7f0a5f0f4b1acf3b4fcf2a0a5a1f1a2f1a1a6)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666921463 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666921464 2025.02.15 17:48:41)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code a7f6a6f1a5f0a7b1a7f0b3fda0a0a5a2f1a1f2a0a4)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666921469 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666921470 2025.02.15 17:48:41)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code b6e6e0e3b5e1b1a1b3e5afede7b0e5b0bfb0b5b0b7)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666921907 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666921908 2025.02.15 17:48:41)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 7c2d7a7d2a2b2f6a762d6f27297b7e7a2a792a7b7c)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666921913 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666921914 2025.02.15 17:48:41)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7c2c2c7c2a2a20692b2d69262c7f7d792a7a297a28)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666921919 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666921920 2025.02.15 17:48:41)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 7c2c2b7c2a2a2c6a2e7d6927297a2f7b797b787a2f)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666921925 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666921926 2025.02.15 17:48:41)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 8bdb8984dadc8b9ed48ccfd1db8d888edd888f8d8d)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666921931 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666921932 2025.02.15 17:48:41)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 8bdbdb85d8dcdc9e8e8f9fd18e8d8a8d888edd888f)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666921937 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666921938 2025.02.15 17:48:41)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 8bdbdb85d8dcdc9dd8df9ad1d98ddf8d8a8d888ddf)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666921943 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666921944 2025.02.15 17:48:41)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 9bcb9995cacc9b8ec8ccdfc1cb9d989d9d9c989dcf)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666921949 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666921950 2025.02.15 17:48:41)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 9bcb9c949fcc9a8c9c9e8ac1ce9dcd9c999ecd9d98)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666921955 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666921956 2025.02.15 17:48:41)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 9bca9d94ccccc88d919d88c0ce9c999dcd9ecd9c99)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666921961 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666921962 2025.02.15 17:48:41)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 9bca9d94ccccc88d90cf88c0ce9c999dcd9ecd9d9a)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666921967 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666921968 2025.02.15 17:48:41)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code aafbadfcfefdaabcaafdbef0adada8affcacffada9)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666921973 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666921974 2025.02.15 17:48:41)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code aafafafcfefdadbdaff9b3f1fbacf9aca3aca9acab)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666922251 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666922252 2025.02.15 17:48:42)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code d382d481d58480c5d982c08886d4d1d585d685d4d3)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666922257 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666922258 2025.02.15 17:48:42)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code d3838280d5858fc68482c68983d0d2d685d586d587)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666922263 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666922264 2025.02.15 17:48:42)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code d3838580d58583c581d2c68886d580d4d6d4d7d580)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666922269 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666922270 2025.02.15 17:48:42)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code e3b3e0b1e3b4e3f6bce4a7b9b3e5e0e6b5e0e7e5e5)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666922275 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666922276 2025.02.15 17:48:42)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code e3b3b2b0e1b4b4f6e6e7f7b9e6e5e2e5e0e6b5e0e7)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666922281 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666922282 2025.02.15 17:48:42)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code e3b3b2b0e1b4b4f5b0b7f2b9b1e5b7e5e2e5e0e5b7)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666922287 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666922288 2025.02.15 17:48:42)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f3a3f0a2f3a4f3e6a0a4b7a9a3f5f0f5f5f4f0f5a7)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666922293 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666922294 2025.02.15 17:48:42)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f3a3f5a3a6a4f2e4f4f6e2a9a6f5a5f4f1f6a5f5f0)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666922299 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666922300 2025.02.15 17:48:42)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f3a2f4a3f5a4a0e5f9f5e0a8a6f4f1f5a5f6a5f4f1)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666922305 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666922306 2025.02.15 17:48:42)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code f3a2f4a3f5a4a0e5f8a7e0a8a6f4f1f5a5f6a5f5f2)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666922311 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666922312 2025.02.15 17:48:42)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 025307050555021402551658050500075404570501)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666922317 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666922318 2025.02.15 17:48:42)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 025250050555051507511b59530451040b04010403)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666922933 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666922934 2025.02.15 17:48:42)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 732279727524206579226028267471752576257473)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666922939 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666922940 2025.02.15 17:48:42)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 83d3df8c85d5df96d4d296d9d3808286d585d685d7)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666922945 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666922946 2025.02.15 17:48:42)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 83d3d88c85d5d395d18296d8d685d08486848785d0)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666922951 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666922952 2025.02.15 17:48:42)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 83d38d8c83d48396dc84c7d9d3858086d580878585)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666922957 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666922958 2025.02.15 17:48:42)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 92c2ce9d91c5c587979686c8979493949197c49196)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666922963 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666922964 2025.02.15 17:48:42)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 92c2ce9d91c5c584c1c683c8c094c69493949194c6)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666922969 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666922970 2025.02.15 17:48:42)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 92c29c9c93c59287c1c5d6c8c294919494959194c6)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666922975 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666922976 2025.02.15 17:48:42)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 92c2999dc6c59385959783c8c794c4959097c49491)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666922981 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666922982 2025.02.15 17:48:42)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code a2f3a8f5a5f5f1b4a8a4b1f9f7a5a0a4f4a7f4a5a0)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666922987 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666922988 2025.02.15 17:48:42)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code a2f3a8f5a5f5f1b4a9f6b1f9f7a5a0a4f4a7f4a4a3)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666922993 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666922994 2025.02.15 17:48:42)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code a2f3a9f4a5f5a2b4a2f5b6f8a5a5a0a7f4a4f7a5a1)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666922999 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666923000 2025.02.15 17:48:42)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code a2f2fef4a5f5a5b5a7f1bbf9f3a4f1a4aba4a1a4a3)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666923825 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666923826 2025.02.15 17:48:43)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code fdacadadacaaaeebf7aceea6a8fafffbabf8abfafd)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666923831 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666923832 2025.02.15 17:48:43)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code fdadfbacacaba1e8aaace8a7adfefcf8abfba8fba9)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666923837 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666923838 2025.02.15 17:48:43)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code fdadfcacacabadebaffce8a6a8fbaefaf8faf9fbae)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666923843 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666923844 2025.02.15 17:48:43)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code fdada9acaaaafde8a2fab9a7adfbfef8abfef9fbfb)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666923849 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666923850 2025.02.15 17:48:43)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 0d5d0a0b585a5a1808091957080b0c0b0e085b0e09)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666923855 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666923856 2025.02.15 17:48:43)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 0d5d0a0b585a5a1b5e591c575f0b590b0c0b0e0b59)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666923861 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666923862 2025.02.15 17:48:43)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 0d5d580a5a5a0d185e5a49575d0b0e0b0b0a0e0b59)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666923867 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666923868 2025.02.15 17:48:43)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 1d4d4d1a1f4a1c0a1a180c47481b4b1a1f184b1b1e)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666923873 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666923874 2025.02.15 17:48:43)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 1d4c4c1a4c4a4e0b171b0e46481a1f1b4b184b1a1f)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666923879 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666923880 2025.02.15 17:48:43)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 1d4c4c1a4c4a4e0b16490e46481a1f1b4b184b1b1c)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666923885 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666923886 2025.02.15 17:48:43)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 1d4c4d1b4c4a1d0b1d4a09471a1a1f184b1b481a1e)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666923891 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666923892 2025.02.15 17:48:43)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 2c7c2b297a7b2b3b297f35777d2a7f2a252a2f2a2d)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666936166 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666936167 2025.02.15 17:48:56)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 26237722257175302c77357d732124207023702126)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666936174 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666936175 2025.02.15 17:48:56)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 35313231356369206264206f653634306333603361)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666936180 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666936181 2025.02.15 17:48:56)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 35313531356365236734206e603366323032313366)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666936186 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666936187 2025.02.15 17:48:56)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 35316031336235206a32716f653336306336313333)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666936192 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666936193 2025.02.15 17:48:56)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 45414247411212504041511f404344434640134641)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666936198 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666936199 2025.02.15 17:48:56)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 45414247411212531611541f174311434443464311)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666936204 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666936205 2025.02.15 17:48:56)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 45411046431245501612011f154346434342464311)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666936210 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666936211 2025.02.15 17:48:56)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 54500457060355435351450e015202535651025257)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666936216 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666936217 2025.02.15 17:48:56)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 54510557550307425e52470f015356520251025356)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666936222 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666936223 2025.02.15 17:48:56)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 54510557550307425f00470f015356520251025255)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666936228 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666936229 2025.02.15 17:48:56)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 64613465653364726433703e636366613262316367)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666936234 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666936235 2025.02.15 17:48:56)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 646063656533637361377d3f356237626d62676265)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666936943 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666936944 2025.02.15 17:48:56)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 333667363564602539622068663431356536653433)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666936950 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666936951 2025.02.15 17:48:56)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4246404145141e5715135718124143471444174416)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666936956 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666936957 2025.02.15 17:48:56)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 424647414514125410435719174411454745464411)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666936962 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666936963 2025.02.15 17:48:56)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 42461241431542571d450618124441471441464444)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666936968 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666936969 2025.02.15 17:48:56)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 424640404115155747465618474443444147144146)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666936974 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666936975 2025.02.15 17:48:56)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 525650515105054401064308005406545354515406)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666936980 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666936981 2025.02.15 17:48:56)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 525602505305524701051608025451545455515406)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666936986 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666936987 2025.02.15 17:48:56)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 525607510605534555574308075404555057045451)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666936992 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666936993 2025.02.15 17:48:56)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 626736626535317468647139376560643467346560)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666936998 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666936999 2025.02.15 17:48:56)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 626736626535317469367139376560643467346463)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666937004 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666937005 2025.02.15 17:48:56)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 626737636535627462357638656560673464376561)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666937010 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666937011 2025.02.15 17:48:56)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 626660636535657567317b39336431646b64616463)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667059984 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667059985 2025.02.15 17:50:59)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code dadd8e888e8d89ccd08bc9818fddd8dc8cdf8cddda)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667059991 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667059992 2025.02.15 17:50:59)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code dadcd8898e8c86cf8d8bcf808ad9dbdf8cdc8fdc8e)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667059997 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667059998 2025.02.15 17:50:59)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code dadcdf898e8c8acc88dbcf818fdc89dddfdddedc89)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667060003 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667060004 2025.02.15 17:50:59)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code e9efb9bbe3bee9fcb6eeadb3b9efeaecbfeaedefef)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667060009 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667060010 2025.02.15 17:51:00)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code e9efebbae1bebefcecedfdb3ecefe8efeaecbfeaed)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6768          1739667060015 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739667060016 2025.02.15 17:51:00)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code e9efebbae1bebeffbabdf8b3bbefbdefe8efeaefbd)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667060021 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667060022 2025.02.15 17:51:00)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f9ffa9a8f3aef9ecaaaebda3a9fffafffffefaffad)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667060027 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667060028 2025.02.15 17:51:00)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f9ffaca9a6aef8eefefce8a3acffaffefbfcaffffa)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667060033 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667060034 2025.02.15 17:51:00)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f9feada9f5aeaaeff3ffeaa2acfefbffaffcaffefb)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667060039 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667060040 2025.02.15 17:51:00)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 090f0b0f055e5a1f025d1a525c0e0b0f5f0c5f0f08)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667060045 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667060046 2025.02.15 17:51:00)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 090f0a0e055e091f095e1d530e0e0b0c5f0f5c0e0a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667060051 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667060052 2025.02.15 17:51:00)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 090e5d0e055e0e1e0c5a1052580f5a0f000f0a0f08)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667060636 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667060637 2025.02.15 17:51:00)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 5a5c5a590e0d094c500b49010f5d585c0c5f0c5d5a)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667060642 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667060643 2025.02.15 17:51:00)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 6a6d3c6b3e3c367f3d3b7f303a696b6f3c6c3f6c3e)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667060648 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667060649 2025.02.15 17:51:00)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 6a6d3b6b3e3c3a7c386b7f313f6c396d6f6d6e6c39)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667060654 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667060655 2025.02.15 17:51:00)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 6a6d6e6b383d6a7f356d2e303a6c696f3c696e6c6c)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667060660 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667060661 2025.02.15 17:51:00)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 7a7d2c7b2a2d2d6f7f7e6e207f7c7b7c797f2c797e)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6768          1739667060666 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739667060667 2025.02.15 17:51:00)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 7a7d2c7b2a2d2d6c292e6b20287c2e7c7b7c797c2e)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667060672 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667060673 2025.02.15 17:51:00)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 7a7d7e7a282d7a6f292d3e202a7c797c7c7d797c2e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667060678 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667060679 2025.02.15 17:51:00)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 898e8887d6de889e8e8c98d3dc8fdf8e8b8cdf8f8a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667060684 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667060685 2025.02.15 17:51:00)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 898f898785deda9f838f9ad2dc8e8b8fdf8cdf8e8b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667060690 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667060691 2025.02.15 17:51:00)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 898f898785deda9f82dd9ad2dc8e8b8fdf8cdf8f88)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667060696 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667060697 2025.02.15 17:51:00)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 898f888685de899f89de9dd38e8e8b8cdf8fdc8e8a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667060702 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667060703 2025.02.15 17:51:00)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 999ecf9795ce9e8e9cca80c2c89fca9f909f9a9f98)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667061280 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667061281 2025.02.15 17:51:01)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code ebededb8bcbcb8fde1baf8b0beece9edbdeebdeceb)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667061287 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667061288 2025.02.15 17:51:01)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code ebecbbb9bcbdb7febcbafeb1bbe8eaeebdedbeedbf)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667061293 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667061294 2025.02.15 17:51:01)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code ebecbcb9bcbdbbfdb9eafeb0beedb8eceeecefedb8)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667061299 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667061300 2025.02.15 17:51:01)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code fafdf8aba8adfaefa5fdbea0aafcf9ffacf9fefcfc)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667061305 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667061306 2025.02.15 17:51:01)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code fafdaaaaaaadadeffffeeea0fffcfbfcf9ffacf9fe)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6768          1739667061311 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739667061312 2025.02.15 17:51:01)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code fafdaaaaaaadadeca9aeeba0a8fcaefcfbfcf9fcae)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667061317 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667061318 2025.02.15 17:51:01)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 0a0d090d585d0a1f595d4e505a0c090c0c0d090c5e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667061323 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667061324 2025.02.15 17:51:01)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 0a0d0c0c0d5d0b1d0d0f1b505f0c5c0d080f5c0c09)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667061329 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667061330 2025.02.15 17:51:01)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 0a0c0d0c5e5d591c000c19515f0d080c5c0f5c0d08)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667061335 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667061336 2025.02.15 17:51:01)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 0a0c0d0c5e5d591c015e19515f0d080c5c0f5c0c0b)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667061341 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667061342 2025.02.15 17:51:01)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 191f1f1f154e190f194e0d431e1e1b1c4f1f4c1e1a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667061347 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667061348 2025.02.15 17:51:01)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 191e481f154e1e0e1c4a0042481f4a1f101f1a1f18)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000048 55 6757          1739667791154 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739667791155 2025.02.15 18:03:11)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code fefbadaeaaa9a9e8adaaefa4acf8aaf8fff8fdf8aa)
	(_ent
		(_time 1739667791151)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000047 55 1487          1739667792942 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667792943 2025.02.15 18:03:12)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code f3f7a4a3f5a4a0e5f9a2e0a8a6f4f1f5a5f6a5f4f3)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667792948 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667792949 2025.02.15 18:03:12)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code f3f6f2a2f5a5afe6a4a2e6a9a3f0f2f6a5f5a6f5a7)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667792954 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667792955 2025.02.15 18:03:12)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 020707050554521450031759570451050705060451)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667792960 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667792961 2025.02.15 18:03:12)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 02075205035502175d054658520401075401060404)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667792966 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667792967 2025.02.15 18:03:12)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 020700040155551707061658070403040107540106)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6757          1739667792972 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739667792973 2025.02.15 18:03:12)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 121710151145450441460348401446141314111446)
	(_ent
		(_time 1739667791150)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667792978 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667792979 2025.02.15 18:03:12)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 121742141345120741455648421411141415111446)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667792984 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667792985 2025.02.15 18:03:12)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 121747154645130515170348471444151017441411)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667792990 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667792991 2025.02.15 18:03:12)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 121646151545410418140149471510144417441510)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667792996 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667792997 2025.02.15 18:03:12)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 222676262575713429763179772520247427742423)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667793002 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667793003 2025.02.15 18:03:12)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 222677272575223422753678252520277424772521)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667793008 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667793009 2025.02.15 18:03:12)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 222720272575253527713b79732471242b24212423)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667795117 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667795118 2025.02.15 18:03:15)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 6f6c6a6f3c383c79653e7c343a686d69396a39686f)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667795123 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667795124 2025.02.15 18:03:15)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7e7c2d7e2e28226b292f6b242e7d7f7b28782b782a)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667795129 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667795130 2025.02.15 18:03:15)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 7e7c2a7e2e282e682c7f6b252b782d797b797a782d)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667795135 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667795136 2025.02.15 18:03:15)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 7e7c7f7e28297e6b21793a242e787d7b287d7a7878)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667795141 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667795142 2025.02.15 18:03:15)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 7e7c2d7f2a29296b7b7a6a247b787f787d7b287d7a)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6757          1739667795147 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739667795148 2025.02.15 18:03:15)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 8e8cdd80dad9d998ddda9fd4dc88da888f888d88da)
	(_ent
		(_time 1739667791150)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667795153 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667795154 2025.02.15 18:03:15)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 8e8c8f81d8d98e9bddd9cad4de888d8888898d88da)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667795159 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667795160 2025.02.15 18:03:15)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 8e8c8a808dd98f99898b9fd4db88d8898c8bd8888d)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667795165 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667795166 2025.02.15 18:03:15)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 8e8d8b80ded9dd9884889dd5db898c88d88bd8898c)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667795171 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667795172 2025.02.15 18:03:15)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 9e9d9b91cec9cd8895ca8dc5cb999c98c89bc8989f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667795177 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667795178 2025.02.15 18:03:15)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 9e9d9a90cec99e889ec98ac499999c9bc898cb999d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667795183 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667795184 2025.02.15 18:03:15)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 9e9ccd90cec999899bcd87c5cf98cd9897989d989f)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667795649 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667795650 2025.02.15 18:03:15)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 8281898c85d5d19488d391d9d7858084d487d48582)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667795655 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667795656 2025.02.15 18:03:15)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9290cf9c95c4ce87c5c387c8c2919397c494c794c6)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667795661 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667795662 2025.02.15 18:03:15)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 9290c89c95c4c284c09387c9c794c19597959694c1)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667795667 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667795668 2025.02.15 18:03:15)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 92909d9c93c59287cd95d6c8c2949197c491969494)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667795673 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667795674 2025.02.15 18:03:15)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 9290cf9d91c5c587979686c8979493949197c49196)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6757          1739667795679 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739667795680 2025.02.15 18:03:15)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code a1a3fcf6a1f6f6b7f2f5b0fbf3a7f5a7a0a7a2a7f5)
	(_ent
		(_time 1739667791150)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667795685 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667795686 2025.02.15 18:03:15)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code a1a3aef7a3f6a1b4f2f6e5fbf1a7a2a7a7a6a2a7f5)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667795691 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667795692 2025.02.15 18:03:15)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code a1a3abf6f6f6a0b6a6a4b0fbf4a7f7a6a3a4f7a7a2)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667795697 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667795698 2025.02.15 18:03:15)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code b1b2bae5b5e6e2a7bbb7a2eae4b6b3b7e7b4e7b6b3)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667795703 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667795704 2025.02.15 18:03:15)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code b1b2bae5b5e6e2a7bae5a2eae4b6b3b7e7b4e7b7b0)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667795709 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667795710 2025.02.15 18:03:15)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code b1b2bbe4b5e6b1a7b1e6a5ebb6b6b3b4e7b7e4b6b2)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667795715 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667795716 2025.02.15 18:03:15)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code b1b3ece4b5e6b6a6b4e2a8eae0b7e2b7b8b7b2b7b0)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000048 55 6758          1739668877561 Bloques
(_unit VHDL(mac 0 4(bloques 0 26))
	(_version vf5)
	(_time 1739668877562 2025.02.15 18:21:17)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code c491c291c19393d29790d59e96c290c2c5c2c7c290)
	(_ent
		(_time 1739667791150)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 31(_ent((i 18)))))
				(_gen(_int m -1 0 32(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 37(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 37(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 38(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 38(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 44(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 48(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 49(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 49(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 55(_ent((i 60)))))
				(_port(_int RST -2 0 58(_ent (_in))))
				(_port(_int CLK -2 0 59(_ent (_in))))
				(_port(_int OPC -2 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 61(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 62(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 62(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 68(_ent((i 60)))))
				(_gen(_int m -1 0 69(_ent((i 18)))))
				(_port(_int RST -2 0 72(_ent (_in))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int OPC -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 75(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 76(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 76(_ent (_out))))
				(_port(_int A -1 0 77(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 83(_ent((i 6)))))
				(_port(_int RST -2 0 86(_ent (_in))))
				(_port(_int CLK -2 0 87(_ent (_in))))
				(_port(_int OPC 5 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 89(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 90(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 90(_ent (_out))))
				(_port(_int Z -2 0 91(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 97(_ent (_in))))
				(_port(_int CLK -2 0 98(_ent (_in))))
				(_port(_int fs -2 0 99(_ent (_in))))
				(_port(_int Z -2 0 100(_ent (_in))))
				(_port(_int RAC -2 0 101(_ent (_out))))
				(_port(_int RR -2 0 102(_ent (_out))))
				(_port(_int OPC 6 0 103(_ent (_out))))
				(_port(_int EOP -2 0 104(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 118(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 119(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 120(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 121(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 122(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 123(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 103(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 108(_arch(_uni))))
		(_sig(_int LDA -2 0 108(_arch(_uni))))
		(_sig(_int LDR -2 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 110(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 111(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 111(_arch(_uni))))
		(_sig(_int U 9 0 111(_arch(_uni))))
		(_sig(_int Q 9 0 111(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__116(_arch 1 0 116(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000048 55 6764          1739668882621 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668882622 2025.02.15 18:21:22)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 8ad88884dadddd9cd9de9bd0d88cde8c8b8c898cde)
	(_ent
		(_time 1739668882619)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000047 55 1487          1739668883163 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668883164 2025.02.15 18:21:23)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 9ecc9d91cec9cd8894cf8dc5cb999c98c89bc8999e)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668883169 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668883170 2025.02.15 18:21:23)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code adfef8fbfcfbf1b8fafcb8f7fdaeaca8fbabf8abf9)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668883175 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668883176 2025.02.15 18:21:23)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code adfefffbfcfbfdbbffacb8f6f8abfeaaa8aaa9abfe)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668883181 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668883182 2025.02.15 18:21:23)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code adfeaafbfafaadb8f2aae9f7fdabaea8fbaea9abab)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668883187 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668883188 2025.02.15 18:21:23)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code adfef8faf8fafab8a8a9b9f7a8abacabaea8fbaea9)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668883193 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668883194 2025.02.15 18:21:23)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code bdeee8e9e8eaeaabeee9ace7efbbe9bbbcbbbebbe9)
	(_ent
		(_time 1739668882618)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668883199 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668883200 2025.02.15 18:21:23)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code bdeebae8eaeabda8eeeaf9e7edbbbebbbbbabebbe9)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668883205 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668883206 2025.02.15 18:21:23)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code bdeebfe9bfeabcaabab8ace7e8bbebbabfb8ebbbbe)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668883211 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668883212 2025.02.15 18:21:23)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code bdefbee9eceaeeabb7bbaee6e8babfbbebb8ebbabf)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668883217 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668883218 2025.02.15 18:21:23)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code cc9ecf999a9b9fdac798df9799cbceca9ac99acacd)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668883223 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668883224 2025.02.15 18:21:23)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code cc9ece989a9bccdacc9bd896cbcbcec99aca99cbcf)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668883229 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668883230 2025.02.15 18:21:23)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code cc9f99989a9bcbdbc99fd5979dca9fcac5cacfcacd)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668883778 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668883779 2025.02.15 18:21:23)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 0f5d09095c585c19055e1c545a080d09590a59080f)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668883784 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668883785 2025.02.15 18:21:23)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 0f5c5f085c59531a585e1a555f0c0e0a59095a095b)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668883790 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668883791 2025.02.15 18:21:23)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 0f5c58085c595f195d0e1a545a095c080a080b095c)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668883796 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668883797 2025.02.15 18:21:23)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 0f5c0d085a580f1a50084b555f090c0a590c0b0909)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668883802 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668883803 2025.02.15 18:21:23)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 1e4d4e194a49490b1b1a0a441b181f181d1b481d1a)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668883808 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668883809 2025.02.15 18:21:23)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 1e4d4e194a4949084d4a0f444c184a181f181d184a)
	(_ent
		(_time 1739668882618)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668883814 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668883815 2025.02.15 18:21:23)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 1e4d1c1848491e0b4d495a444e181d1818191d184a)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668883820 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668883821 2025.02.15 18:21:23)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 2e7d292a2d792f39292b3f747b2878292c2b78282d)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668883826 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668883827 2025.02.15 18:21:23)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 2e7c282a7e797d3824283d757b292c28782b78292c)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668883832 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668883833 2025.02.15 18:21:23)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 2e7c282a7e797d38257a3d757b292c28782b78282f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668883838 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668883839 2025.02.15 18:21:23)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 2e7c292b7e792e382e793a7429292c2b78287b292d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668883844 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668883845 2025.02.15 18:21:23)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 3d6e6d396c6a3a2a386e24666c3b6e3b343b3e3b3c)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668884132 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668884133 2025.02.15 18:21:24)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 66346166653135706c37753d336164603063306166)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668884138 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668884139 2025.02.15 18:21:24)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7625277675202a632127632c267577732070237022)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668884144 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668884145 2025.02.15 18:21:24)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 76252076752026602477632d237025717371727025)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668884150 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668884151 2025.02.15 18:21:24)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 76257576732176632971322c267075732075727070)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668884156 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668884157 2025.02.15 18:21:24)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 76252777712121637372622c737077707573207572)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668884162 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668884163 2025.02.15 18:21:24)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 86d5d78881d1d190d5d297dcd480d28087808580d2)
	(_ent
		(_time 1739668882618)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668884168 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668884169 2025.02.15 18:21:24)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 86d5858983d18693d5d1c2dcd680858080818580d2)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668884174 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668884175 2025.02.15 18:21:24)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 86d58088d6d18791818397dcd380d0818483d08085)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668884180 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668884181 2025.02.15 18:21:24)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 95c7929a95c2c6839f9386cec0929793c390c39297)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668884186 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668884187 2025.02.15 18:21:24)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 95c7929a95c2c6839ec186cec0929793c390c39394)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668884192 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668884193 2025.02.15 18:21:24)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 95c7939b95c2958395c281cf92929790c393c09296)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668884198 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668884199 2025.02.15 18:21:24)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 95c6c49b95c2928290c68ccec493c6939c93969394)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668945761 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668945762 2025.02.15 18:22:25)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 1f4c1b184c484c09154e0c444a181d19491a49181f)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668945767 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668945768 2025.02.15 18:22:25)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 2f7d7d2a7c79733a787e3a757f2c2e2a79297a297b)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668945773 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668945774 2025.02.15 18:22:25)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 2f7d7a2a7c797f397d2e3a747a297c282a282b297c)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668945779 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668945780 2025.02.15 18:22:25)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 2f7d2f2a7a782f3a70286b757f292c2a792c2b2929)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668945785 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668945786 2025.02.15 18:22:25)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 3f6d6d3a6868682a3a3b2b653a393e393c3a693c3b)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668945791 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668945792 2025.02.15 18:22:25)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 3f6d6d3a686868296c6b2e656d396b393e393c396b)
	(_ent
		(_time 1739668945789)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \35\ (_ent((i 35)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668945797 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668945798 2025.02.15 18:22:25)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 3f6d3f3b6a683f2a6c687b656f393c3939383c396b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668945803 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668945804 2025.02.15 18:22:25)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 4e1c4b4c4d194f59494b5f141b4818494c4b18484d)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668945809 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668945810 2025.02.15 18:22:25)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 4e1d4a4c1e191d5844485d151b494c48184b18494c)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668945815 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668945816 2025.02.15 18:22:25)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 4e1d4a4c1e191d58451a5d151b494c48184b18484f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668945821 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668945822 2025.02.15 18:22:25)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 4e1d4b4d1e194e584e195a1449494c4b18481b494d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668945827 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668945828 2025.02.15 18:22:25)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 5e0c0c5c0e0959495b0d47050f580d5857585d585f)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668946294 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668946295 2025.02.15 18:22:26)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 421148404515115448135119174540441447144542)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668946301 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668946302 2025.02.15 18:22:26)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 42101e4145141e5715135718124143471444174416)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668946307 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668946308 2025.02.15 18:22:26)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 421019414514125410435719174411454745464411)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668946313 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668946314 2025.02.15 18:22:26)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 42104c41431542571d450618124441471441464444)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668946319 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668946320 2025.02.15 18:22:26)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 52000e515105054757564608575453545157045156)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668946325 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668946326 2025.02.15 18:22:26)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 52000e515105054401064308005406545354515406)
	(_ent
		(_time 1739668945788)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \35\ (_ent((i 35)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668946331 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668946332 2025.02.15 18:22:26)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 52005c505305524701051608025451545455515406)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668946337 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668946338 2025.02.15 18:22:26)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 61336a61363660766664703b346737666364376762)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668946343 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668946344 2025.02.15 18:22:26)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 61326b61653632776b67723a346663673764376663)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668946349 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668946350 2025.02.15 18:22:26)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 61326b61653632776a35723a346663673764376760)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668946355 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668946356 2025.02.15 18:22:26)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 61326a60653661776136753b666663643767346662)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668946361 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668946362 2025.02.15 18:22:26)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 71232d71752676667422682a207722777877727770)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668975048 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668975049 2025.02.15 18:22:55)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 90939a9f95c7c3869ac183cbc5979296c695c69790)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668975054 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668975055 2025.02.15 18:22:55)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9092cc9e95c6cc85c7c185cac0939195c696c596c4)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668975060 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668975061 2025.02.15 18:22:55)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 9092cb9e95c6c086c29185cbc596c39795979496c3)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668975066 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668975067 2025.02.15 18:22:55)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code a0a2aef6a3f7a0b5ffa7e4faf0a6a3a5f6a3a4a6a6)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668975072 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668975073 2025.02.15 18:22:55)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code a0a2fcf7a1f7f7b5a5a4b4faa5a6a1a6a3a5f6a3a4)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668975078 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668975079 2025.02.15 18:22:55)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code a0a2fcf7a1f7f7b6f3f4b1faf2a6f4a6a1a6a3a6f4)
	(_ent
		(_time 1739668975076)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668975084 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668975085 2025.02.15 18:22:55)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code afada1f9faf8afbafcf8ebf5ffa9aca9a9a8aca9fb)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668975090 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668975091 2025.02.15 18:22:55)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code afada4f8aff8aeb8a8aabef5faa9f9a8adaaf9a9ac)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668975096 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668975097 2025.02.15 18:22:55)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code afaca5f8fcf8fcb9a5a9bcf4faa8ada9f9aaf9a8ad)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668975102 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668975103 2025.02.15 18:22:55)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code afaca5f8fcf8fcb9a4fbbcf4faa8ada9f9aaf9a9ae)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668975108 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668975109 2025.02.15 18:22:55)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code bfbcb4eaece8bfa9bfe8abe5b8b8bdbae9b9eab8bc)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668975114 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668975115 2025.02.15 18:22:55)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code bfbde3eaece8b8a8baeca6e4eeb9ecb9b6b9bcb9be)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668975577 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668975578 2025.02.15 18:22:55)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code a3a0f0f4a5f4f0b5a9f2b0f8f6a4a1a5f5a6f5a4a3)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668975583 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668975584 2025.02.15 18:22:55)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code a3a1a6f5a5f5ffb6f4f2b6f9f3a0a2a6f5a5f6a5f7)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668975589 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668975590 2025.02.15 18:22:55)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code a3a1a1f5a5f5f3b5f1a2b6f8f6a5f0a4a6a4a7a5f0)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668975595 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668975596 2025.02.15 18:22:55)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code b3b1e4e6b3e4b3a6ecb4f7e9e3b5b0b6e5b0b7b5b5)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668975601 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668975602 2025.02.15 18:22:55)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code b3b1b6e7b1e4e4a6b6b7a7e9b6b5b2b5b0b6e5b0b7)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668975607 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668975608 2025.02.15 18:22:55)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code b3b1b6e7b1e4e4a5e0e7a2e9e1b5e7b5b2b5b0b5e7)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668975613 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668975614 2025.02.15 18:22:55)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code b3b1e4e6b3e4b3a6e0e4f7e9e3b5b0b5b5b4b0b5e7)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668975619 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668975620 2025.02.15 18:22:55)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code c3c191969694c2d4c4c6d29996c595c4c1c695c5c0)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668975625 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668975626 2025.02.15 18:22:55)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code c3c09096c59490d5c9c5d09896c4c1c595c695c4c1)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668975631 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668975632 2025.02.15 18:22:55)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code c3c09096c59490d5c897d09896c4c1c595c695c5c2)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668975637 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668975638 2025.02.15 18:22:55)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code c3c09197c594c3d5c394d799c4c4c1c695c596c4c0)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668975643 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668975644 2025.02.15 18:22:55)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code d2d0d781d585d5c5d781cb8983d481d4dbd4d1d4d3)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1224          1739669625959 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669625960 2025.02.15 18:33:45)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2a2f2b2f787d2a3f7a2a6e707a2c292c2c2d292c7e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1224          1739669626561 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669626562 2025.02.15 18:33:46)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 8c898383dcdb8c99dc8cc8d6dc8a8f8a8a8b8f8ad8)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1487          1739669633240 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669633241 2025.02.15 18:33:53)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 9c9e9d93cacbcf8a96cd8fc7c99b9e9aca99ca9b9c)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669633246 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669633247 2025.02.15 18:33:53)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9c9fcb92cacac089cbcd89c6cc9f9d99ca9ac99ac8)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669633252 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669633253 2025.02.15 18:33:53)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code aba8fbfdfcfdfbbdf9aabef0feadf8acaeacafadf8)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669633258 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669633259 2025.02.15 18:33:53)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code aba8aefdfafcabbef4aceff1fbada8aefda8afadad)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669633264 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669633265 2025.02.15 18:33:53)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code aba8fcfcf8fcfcbeaeafbff1aeadaaada8aefda8af)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669633270 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669633271 2025.02.15 18:33:53)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code bbb8ecefe8ececade8efaae1e9bdefbdbabdb8bdef)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669633276 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669633277 2025.02.15 18:33:53)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code bbb8beeeeaecbbaeebbbffe1ebbdb8bdbdbcb8bdef)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669633282 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669633283 2025.02.15 18:33:53)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code bbb8bbefbfecbaacbcbeaae1eebdedbcb9beedbdb8)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669633288 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669633289 2025.02.15 18:33:53)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code bbb9baefecece8adb1bda8e0eebcb9bdedbeedbcb9)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669633294 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669633295 2025.02.15 18:33:53)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code cbc9ca9e9c9c98ddc09fd8909eccc9cd9dce9dcdca)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669633300 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669633301 2025.02.15 18:33:53)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code cbc9cb9f9c9ccbddcb9cdf91ccccc9ce9dcd9eccc8)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669633306 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669633307 2025.02.15 18:33:53)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code cbc89c9f9c9cccdcce98d2909acd98cdc2cdc8cdca)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669633777 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669633778 2025.02.15 18:33:53)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code bfbdb8ebece8eca9b5eeace4eab8bdb9e9bae9b8bf)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669633783 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669633784 2025.02.15 18:33:53)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code bfbceeeaece9e3aae8eeaae5efbcbebae9b9eab9eb)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669633789 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669633790 2025.02.15 18:33:53)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code bfbce9eaece9efa9edbeaae4eab9ecb8bab8bbb9ec)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669633795 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669633796 2025.02.15 18:33:53)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code bfbcbceaeae8bfaae0b8fbe5efb9bcbae9bcbbb9b9)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669633801 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669633802 2025.02.15 18:33:53)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code cecd9f9b9a9999dbcbcada94cbc8cfc8cdcb98cdca)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669633807 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669633808 2025.02.15 18:33:53)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code cecd9f9b9a9999d89d9adf949cc89ac8cfc8cdc89a)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669633813 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669633814 2025.02.15 18:33:53)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code cecdcd9a9899cedb9ece8a949ec8cdc8c8c9cdc89a)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669633819 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669633820 2025.02.15 18:33:53)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code deddd88cdd89dfc9d9dbcf848bd888d9dcdb88d8dd)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669633825 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669633826 2025.02.15 18:33:53)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code dedcd98c8e898dc8d4d8cd858bd9dcd888db88d9dc)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669633831 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669633832 2025.02.15 18:33:53)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code dedcd98c8e898dc8d58acd858bd9dcd888db88d8df)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669633837 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669633838 2025.02.15 18:33:53)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code dedcd88d8e89dec8de89ca84d9d9dcdb88d88bd9dd)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669633843 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669633844 2025.02.15 18:33:53)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code edeebcbfbcbaeafae8bef4b6bcebbeebe4ebeeebec)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669634319 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669634320 2025.02.15 18:33:54)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code d2d0d780d58581c4d883c18987d5d0d484d784d5d2)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669634325 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669634326 2025.02.15 18:33:54)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e1e2b2b3e5b7bdf4b6b0f4bbb1e2e0e4b7e7b4e7b5)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669634331 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669634332 2025.02.15 18:33:54)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code e1e2b5b3e5b7b1f7b3e0f4bab4e7b2e6e4e6e5e7b2)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669634337 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669634338 2025.02.15 18:33:54)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code e1e2e0b3e3b6e1f4bee6a5bbb1e7e2e4b7e2e5e7e7)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669634343 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669634344 2025.02.15 18:33:54)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code e1e2b2b2e1b6b6f4e4e5f5bbe4e7e0e7e2e4b7e2e5)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669634349 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669634350 2025.02.15 18:33:54)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code f1f2a2a1f1a6a6e7a2a5e0aba3f7a5f7f0f7f2f7a5)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669634355 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669634356 2025.02.15 18:33:54)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f1f2f0a0f3a6f1e4a1f1b5aba1f7f2f7f7f6f2f7a5)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669634361 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669634362 2025.02.15 18:33:54)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f1f2f5a1a6a6f0e6f6f4e0aba4f7a7f6f3f4a7f7f2)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669634367 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669634368 2025.02.15 18:33:54)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f1f3f4a1f5a6a2e7fbf7e2aaa4f6f3f7a7f4a7f6f3)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669634373 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669634374 2025.02.15 18:33:54)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 01030b07055652170a55125a540603075704570700)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669634379 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669634380 2025.02.15 18:33:54)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 01030a06055601170156155b060603045707540602)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669634385 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669634386 2025.02.15 18:33:54)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 01025d06055606160452185a500752070807020700)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669635149 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669635150 2025.02.15 18:33:55)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 0e0c5e085e595d18045f1d555b090c08580b58090e)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669635155 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669635156 2025.02.15 18:33:55)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1e1d18184e48420b494f0b444e1d1f1b48184b184a)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669635161 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669635162 2025.02.15 18:33:55)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 1e1d1f184e484e084c1f0b454b184d191b191a184d)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669635167 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669635168 2025.02.15 18:33:55)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 1e1d4a1848491e0b41195a444e181d1b481d1a1818)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669635173 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669635174 2025.02.15 18:33:55)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 1e1d18194a49490b1b1a0a441b181f181d1b481d1a)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669635179 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669635180 2025.02.15 18:33:55)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 2d2e2b29787a7a3b7e793c777f2b792b2c2b2e2b79)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669635185 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669635186 2025.02.15 18:33:55)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2d2e79287a7a2d387d2d69777d2b2e2b2b2a2e2b79)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669635191 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669635192 2025.02.15 18:33:55)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 2d2e7c292f7a2c3a2a283c77782b7b2a2f287b2b2e)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669635197 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669635198 2025.02.15 18:33:55)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3d3f6d386c6a6e2b373b2e66683a3f3b6b386b3a3f)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669635203 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669635204 2025.02.15 18:33:55)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 3d3f6d386c6a6e2b36692e66683a3f3b6b386b3b3c)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669635209 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669635210 2025.02.15 18:33:55)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 3d3f6c396c6a3d2b3d6a29673a3a3f386b3b683a3e)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669635215 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669635216 2025.02.15 18:33:55)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 3d3e3b396c6a3a2a386e24666c3b6e3b343b3e3b3c)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669638255 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669638256 2025.02.15 18:33:58)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 333236363564602539622068663431356536653433)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669638261 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669638262 2025.02.15 18:33:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 3333603735656f2664622669633032366535663567)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669638267 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669638268 2025.02.15 18:33:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 434317404515135511425618164510444644474510)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669638273 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669638274 2025.02.15 18:33:58)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 43434240431443561c440719134540461540474545)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669638279 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669638280 2025.02.15 18:33:58)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 434310414114145646475719464542454046154047)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669638285 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669638286 2025.02.15 18:33:58)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 535300505104044500074209015507555255505507)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669638291 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669638292 2025.02.15 18:33:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 535352515304534603531709035550555554505507)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669638297 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669638298 2025.02.15 18:33:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 535357500604524454564209065505545156055550)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669638303 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669638304 2025.02.15 18:33:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 535256505504004559554008065451550556055451)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669638309 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669638310 2025.02.15 18:33:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 626367626535317469367139376560643467346463)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669638315 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669638316 2025.02.15 18:33:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 626366636535627462357638656560673464376561)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669638321 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669638322 2025.02.15 18:33:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 626231636535657567317b39336431646b64616463)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1215          1739669803815 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669803816 2025.02.15 18:36:43)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code eebdbcbcb8b9eefbbde1aab4bee8ede8e8e9ede8ba)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739669804381 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669804382 2025.02.15 18:36:44)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2070262523772035732f647a702623262627232674)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739669805147 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669805148 2025.02.15 18:36:45)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 1e4e1b1848491e0b4d115a444e181d1818191d184a)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739669805588 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669805589 2025.02.15 18:36:45)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code d383d180d384d3c680dc978983d5d0d5d5d4d0d587)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1487          1739669810518 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669810519 2025.02.15 18:36:50)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 1d1a171a4c4a4e0b174c0e46481a1f1b4b184b1a1d)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669810524 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669810525 2025.02.15 18:36:50)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1d1b411b4c4b41084a4c08474d1e1c184b1b481b49)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669810530 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669810531 2025.02.15 18:36:50)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 1d1b461b4c4b4d0b4f1c0846481b4e1a181a191b4e)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669810536 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669810537 2025.02.15 18:36:50)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 2d2b23287a7a2d38722a69777d2b2e287b2e292b2b)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669810542 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669810543 2025.02.15 18:36:50)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 2d2b7129787a7a3828293977282b2c2b2e287b2e29)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669810548 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669810549 2025.02.15 18:36:50)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 2d2b7129787a7a3b7e793c777f2b792b2c2b2e2b79)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669810554 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669810555 2025.02.15 18:36:50)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 3c3a32386c6b3c296f3378666c3a3f3a3a3b3f3a68)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669810560 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669810561 2025.02.15 18:36:50)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 3c3a3739396b3d2b3b392d66693a6a3b3e396a3a3f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669810566 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669810567 2025.02.15 18:36:50)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3c3b36396a6b6f2a363a2f67693b3e3a6a396a3b3e)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669810572 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669810573 2025.02.15 18:36:50)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 3c3b36396a6b6f2a37682f67693b3e3a6a396a3a3d)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669810578 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669810579 2025.02.15 18:36:50)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 4c4b474f1a1b4c5a4c1b58164b4b4e491a4a194b4f)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669810584 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669810585 2025.02.15 18:36:50)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 4c4a104f1a1b4b5b491f55171d4a1f4a454a4f4a4d)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669811417 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669811418 2025.02.15 18:36:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 989fc89795cfcb8e92c98bc3cd9f9a9ece9dce9f98)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669811423 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669811424 2025.02.15 18:36:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code a7a1a1f1a5f1fbb2f0f6b2fdf7a4a6a2f1a1f2a1f3)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669811429 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669811430 2025.02.15 18:36:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code a7a1a6f1a5f1f7b1f5a6b2fcf2a1f4a0a2a0a3a1f4)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669811435 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669811436 2025.02.15 18:36:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code a7a1f3f1a3f0a7b2f8a0e3fdf7a1a4a2f1a4a3a1a1)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669811441 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669811442 2025.02.15 18:36:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code b7b1b1e3b1e0e0a2b2b3a3edb2b1b6b1b4b2e1b4b3)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669811447 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669811448 2025.02.15 18:36:51)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code b7b1b1e3b1e0e0a1e4e3a6ede5b1e3b1b6b1b4b1e3)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669811453 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669811454 2025.02.15 18:36:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code b7b1e3e2b3e0b7a2e4b8f3ede7b1b4b1b1b0b4b1e3)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669811459 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669811460 2025.02.15 18:36:51)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code b7b1e6e3e6e0b6a0b0b2a6ede2b1e1b0b5b2e1b1b4)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669811465 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669811466 2025.02.15 18:36:51)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code c6c19693c59195d0ccc0d59d93c1c4c090c390c1c4)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669811471 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669811472 2025.02.15 18:36:51)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code c6c19693c59195d0cd92d59d93c1c4c090c390c0c7)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669811477 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669811478 2025.02.15 18:36:51)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code c6c19792c591c6d0c691d29cc1c1c4c390c093c1c5)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669811483 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669811484 2025.02.15 18:36:51)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code c6c0c092c591c1d1c395df9d97c095c0cfc0c5c0c7)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669812086 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669812087 2025.02.15 18:36:52)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 37306032356064213d66246c623035316132613037)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669812092 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669812093 2025.02.15 18:36:52)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4741464445111b521016521d174446421141124113)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669812098 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669812099 2025.02.15 18:36:52)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 47414144451117511546521c124114404240434114)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669812104 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669812105 2025.02.15 18:36:52)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 47411444431047521840031d174144421144434141)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669812110 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669812111 2025.02.15 18:36:52)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 47414645411010524243531d424146414442114443)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669812116 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669812117 2025.02.15 18:36:52)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 57515654510000410403460d055103515651545103)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669812122 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669812123 2025.02.15 18:36:52)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 57510455530057420458130d075154515150545103)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669812128 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669812129 2025.02.15 18:36:52)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 57510154060056405052460d025101505552015154)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669812134 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669812135 2025.02.15 18:36:52)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 57500054550004415d51440c025055510152015055)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669812140 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669812141 2025.02.15 18:36:52)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 66613166653135706d32753d336164603063306067)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669812146 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669812147 2025.02.15 18:36:52)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 66613067653166706631723c616164633060336165)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669812152 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669812153 2025.02.15 18:36:52)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 666067676531617163357f3d376035606f60656067)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669843713 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669843714 2025.02.15 18:37:23)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code c0cfcb95c59793d6ca91d39b95c7c2c696c596c7c0)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669843719 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669843720 2025.02.15 18:37:23)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code d0de8d83d5868cc58781c58a80d3d1d586d685d684)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669843725 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669843726 2025.02.15 18:37:23)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code d0de8a83d58680c682d1c58b85d683d7d5d7d4d683)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669843731 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669843732 2025.02.15 18:37:23)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code d0dedf83d387d0c58fd7948a80d6d3d586d3d4d6d6)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669843737 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669843738 2025.02.15 18:37:23)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code e0eebdb3e1b7b7f5e5e4f4bae5e6e1e6e3e5b6e3e4)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1215          1739669843745 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669843746 2025.02.15 18:37:23)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code e0eeefb2e3b7e0f5b3efa4bab0e6e3e6e6e7e3e6b4)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669843751 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669843752 2025.02.15 18:37:23)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code e0eeeab3b6b7e1f7e7e5f1bab5e6b6e7e2e5b6e6e3)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669843757 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669843758 2025.02.15 18:37:23)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code e0efebb3e5b7b3f6eae6f3bbb5e7e2e6b6e5b6e7e2)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669843763 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669843764 2025.02.15 18:37:23)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code efe0e4bcbcb8bcf9e4bbfcb4bae8ede9b9eab9e9ee)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669843769 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669843770 2025.02.15 18:37:23)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code efe0e5bdbcb8eff9efb8fbb5e8e8edeab9e9bae8ec)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669843775 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669843776 2025.02.15 18:37:23)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code efe1b2bdbcb8e8f8eabcf6b4bee9bce9e6e9ece9ee)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669848344 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669848345 2025.02.15 18:37:28)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code e1efb1b2e5b6b2f7ebb0f2bab4e6e3e7b7e4b7e6e1)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669848350 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669848351 2025.02.15 18:37:28)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e1eee7b3e5b7bdf4b6b0f4bbb1e2e0e4b7e7b4e7b5)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669848356 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669848357 2025.02.15 18:37:28)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code e1eee0b3e5b7b1f7b3e0f4bab4e7b2e6e4e6e5e7b2)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669848362 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669848363 2025.02.15 18:37:28)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code f1fea5a0f3a6f1e4aef6b5aba1f7f2f4a7f2f5f7f7)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669848368 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669848369 2025.02.15 18:37:28)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code f1fef7a1f1a6a6e4f4f5e5abf4f7f0f7f2f4a7f2f5)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669848374 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669848375 2025.02.15 18:37:28)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code f1fef7a1f1a6a6e7a2a5e0aba3f7a5f7f0f7f2f7a5)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669848380 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669848381 2025.02.15 18:37:28)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 000f550703570015530f445a500603060607030654)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669848386 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669848387 2025.02.15 18:37:28)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 000f5006565701170705115a550656070205560603)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669848392 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669848393 2025.02.15 18:37:28)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 000e5106055753160a06135b550702065605560702)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669848398 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669848399 2025.02.15 18:37:28)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 000e5106055753160b54135b550702065605560601)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669848404 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669848405 2025.02.15 18:37:28)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 101e4016154710061047044a171712154616451713)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669848410 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669848411 2025.02.15 18:37:28)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 101f1716154717071543094b411643161916131611)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669848999 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669849000 2025.02.15 18:37:28)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 717f2670752622677b20622a247673772774277671)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669849005 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669849006 2025.02.15 18:37:29)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 717e707175272d642620642b217270742777247725)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669849011 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669849012 2025.02.15 18:37:29)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 717e7771752721672370642a247722767476757722)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669849017 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669849018 2025.02.15 18:37:29)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 818ed28e83d68194de86c5dbd1878284d782858787)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669849023 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669849024 2025.02.15 18:37:29)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 818e808f81d6d694848595db848780878284d78285)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669849029 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669849030 2025.02.15 18:37:29)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 818e808f81d6d697d2d590dbd387d58780878287d5)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669849035 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669849036 2025.02.15 18:37:29)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 818ed28e83d68194d28ec5dbd187828787868287d5)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669849041 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669849042 2025.02.15 18:37:29)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 919ec79ec6c69086969480cbc497c7969394c79792)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669849047 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669849048 2025.02.15 18:37:29)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 919fc69e95c6c2879b9782cac4969397c794c79693)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669849053 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669849054 2025.02.15 18:37:29)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 919fc69e95c6c2879ac582cac4969397c794c79790)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669849059 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669849060 2025.02.15 18:37:29)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code a0aef6f6a5f7a0b6a0f7b4faa7a7a2a5f6a6f5a7a3)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669849065 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669849066 2025.02.15 18:37:29)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code a0afa1f6a5f7a7b7a5f3b9fbf1a6f3a6a9a6a3a6a1)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669849981 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669849982 2025.02.15 18:37:29)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 3a6c3a3f6e6d692c306b29616f3d383c6c3f6c3d3a)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669849987 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669849988 2025.02.15 18:37:29)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4a1d1c491e1c165f1d1b5f101a494b4f1c4c1f4c1e)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669849993 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669849994 2025.02.15 18:37:29)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 4a1d1b491e1c1a5c184b5f111f4c194d4f4d4e4c19)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669849999 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669850000 2025.02.15 18:37:29)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 4a1d4e49181d4a5f154d0e101a4c494f1c494e4c4c)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669850005 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669850006 2025.02.15 18:37:29)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 590e0f5a510e0e4c5c5d4d035c5f585f5a5c0f5a5d)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669850011 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669850012 2025.02.15 18:37:30)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 590e0f5a510e0e4f0a0d48030b5f0d5f585f5a5f0d)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669850017 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669850018 2025.02.15 18:37:30)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 590e5d5b530e594c0a561d03095f5a5f5f5e5a5f0d)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669850023 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669850024 2025.02.15 18:37:30)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 693e6869363e687e6e6c78333c6f3f6e6b6c3f6f6a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669850029 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669850030 2025.02.15 18:37:30)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 693f6969653e3a7f636f7a323c6e6b6f3f6c3f6e6b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669850035 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669850036 2025.02.15 18:37:30)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 693f6969653e3a7f623d7a323c6e6b6f3f6c3f6f68)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669850041 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669850042 2025.02.15 18:37:30)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 693f6868653e697f693e7d336e6e6b6c3f6f3c6e6a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669850047 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669850048 2025.02.15 18:37:30)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 792e2f79752e7e6e7c2a6022287f2a7f707f7a7f78)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669850400 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669850401 2025.02.15 18:37:30)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code e0b6e1b3e5b7b3f6eab1f3bbb5e7e2e6b6e5b6e7e0)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669850406 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669850407 2025.02.15 18:37:30)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code f0a7a7a1f5a6ace5a7a1e5aaa0f3f1f5a6f6a5f6a4)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669850412 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669850413 2025.02.15 18:37:30)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code f0a7a0a1f5a6a0e6a2f1e5aba5f6a3f7f5f7f4f6a3)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669850418 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669850419 2025.02.15 18:37:30)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code f0a7f5a1f3a7f0e5aff7b4aaa0f6f3f5a6f3f4f6f6)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669850424 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669850425 2025.02.15 18:37:30)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code ffa8a8afa8a8a8eafafbeba5faf9fef9fcfaa9fcfb)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669850430 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669850431 2025.02.15 18:37:30)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code ffa8a8afa8a8a8e9acabeea5adf9abf9fef9fcf9ab)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669850436 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669850437 2025.02.15 18:37:30)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code ffa8faaeaaa8ffeaacf0bba5aff9fcf9f9f8fcf9ab)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669850442 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669850443 2025.02.15 18:37:30)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code ffa8ffafffa8fee8f8faeea5aaf9a9f8fdfaa9f9fc)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669850448 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669850449 2025.02.15 18:37:30)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 0f5909095c585c1905091c545a080d09590a59080d)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669850454 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669850455 2025.02.15 18:37:30)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 0f5909095c585c19045b1c545a080d09590a59090e)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669850460 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669850461 2025.02.15 18:37:30)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 0f5908085c580f190f581b5508080d0a59095a080c)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669850466 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669850467 2025.02.15 18:37:30)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 0f585f085c5808180a5c16545e095c0906090c090e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669871129 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669871130 2025.02.15 18:37:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code de8fd88c8e898dc8d48fcd858bd9dcd888db88d9de)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669871135 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669871136 2025.02.15 18:37:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code de8e8e8d8e8882cb898fcb848edddfdb88d88bd88a)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669871141 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669871142 2025.02.15 18:37:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code eebeb9bcbeb8bef8bceffbb5bbe8bde9ebe9eae8bd)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669871147 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669871148 2025.02.15 18:37:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code eebeecbcb8b9eefbb1e9aab4bee8edebb8edeae8e8)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669871153 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669871154 2025.02.15 18:37:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code eebebebdbab9b9fbebeafab4ebe8efe8edebb8edea)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669871159 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669871160 2025.02.15 18:37:51)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code feaeaeaeaaa9a9e8adaaefa4acf8aaf8fff8fdf8aa)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669871165 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669871166 2025.02.15 18:37:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code feaefcafa8a9feebadf1baa4aef8fdf8f8f9fdf8aa)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669871171 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669871172 2025.02.15 18:37:51)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code feaef9aefda9ffe9f9fbefa4abf8a8f9fcfba8f8fd)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669871177 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669871178 2025.02.15 18:37:51)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code feaff8aeaea9ade8f4f8eda5abf9fcf8a8fba8f9fc)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669871183 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669871184 2025.02.15 18:37:51)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 0d5c0a0b5c5a5e1b06591e56580a0f0b5b085b0b0c)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669871189 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669871190 2025.02.15 18:37:51)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 0d5c0b0a5c5a0d1b0d5a19570a0a0f085b0b580a0e)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669871195 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669871196 2025.02.15 18:37:51)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 0d5d5c0a5c5a0a1a085e14565c0b5e0b040b0e0b0c)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
V 000047 55 1487          1739669871662 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669871663 2025.02.15 18:37:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code f2a3f6a2f5a5a1e4f8a3e1a9a7f5f0f4a4f7a4f5f2)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
V 000054 55 1524          1739669871668 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669871669 2025.02.15 18:37:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code f2a2a0a3f5a4aee7a5a3e7a8a2f1f3f7a4f4a7f4a6)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
V 000046 55 811           1739669871674 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669871675 2025.02.15 18:37:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 01515506055751175300145a540752060406050752)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
V 000044 55 1480          1739669871680 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669871681 2025.02.15 18:37:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 01510006035601145e06455b510702045702050707)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
V 000044 55 10005         1739669871686 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669871687 2025.02.15 18:37:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 01515207015656140405155b040700070204570205)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
V 000048 55 6764          1739669871692 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669871693 2025.02.15 18:37:51)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 11414216114646074245004b431745171017121745)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
V 000044 55 1215          1739669871698 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669871699 2025.02.15 18:37:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 1141101713461104421e554b411712171716121745)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
V 000047 55 1463          1739669871704 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669871705 2025.02.15 18:37:51)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 11411516464610061614004b441747161314471712)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
V 000047 55 1349          1739669871710 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669871711 2025.02.15 18:37:51)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 11401416154642071b17024a441613174714471613)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
V 000047 55 1262          1739669871716 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669871717 2025.02.15 18:37:51)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 20712524257773362b74337b752722267625762621)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
V 000051 55 1267          1739669871722 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669871723 2025.02.15 18:37:51)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 20712425257720362077347a272722257626752723)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
V 000051 55 1344          1739669871728 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669871729 2025.02.15 18:37:51)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 20707325257727372573397b712673262926232621)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
