{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721236974950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721236974950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 14:22:54 2024 " "Processing started: Wed Jul 17 14:22:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721236974950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236974950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236974950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721236975063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721236975063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.v 1 1 " "Found 1 design units, including 1 entities, in source file principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236979999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236979999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "maquina.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/maquina.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980000 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 mef.v(10) " "Verilog HDL Expression warning at mef.v(10): truncated literal to match 1 bits" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721236980000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.v 1 1 " "Found 1 design units, including 1 entities, in source file mef.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef " "Found entity 1: mef" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinacional.v 1 1 " "Found 1 design units, including 1 entities, in source file combinacional.v" { { "Info" "ISGN_ENTITY_NAME" "1 combinacional " "Found entity 1: combinacional" {  } { { "combinacional.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/combinacional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_bcd_7seg_until_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_bcd_7seg_until_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_bcd_7seg_until_5 " "Found entity 1: encoder_bcd_7seg_until_5" {  } { { "encoder_bcd_7seg_until_5.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/encoder_bcd_7seg_until_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_bcd_7seg_until_2.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_bcd_7seg_until_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_bcd_7seg_until_2 " "Found entity 1: encoder_bcd_7seg_until_2" {  } { { "encoder_bcd_7seg_until_2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/encoder_bcd_7seg_until_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_bcd_7seg_until_9.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_bcd_7seg_until_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_bcd_7seg_until_9 " "Found entity 1: encoder_bcd_7seg_until_9" {  } { { "encoder_bcd_7seg_until_9.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/encoder_bcd_7seg_until_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_1s " "Found entity 1: bcd_counter_1s" {  } { { "bcd_counter_1s.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/bcd_counter_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl2 " "Found entity 1: pbl2" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/pbl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_50mhz_to_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file from_50mhz_to_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_50mhz_to_1hz " "Found entity 1: from_50mhz_to_1hz" {  } { { "from_50mhz_to_1hz.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/from_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980004 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_comparator.v " "Can't analyze file -- file bcd_comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721236980004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_column_alternator.v 1 1 " "Found 1 design units, including 1 entities, in source file led_column_alternator.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_column_alternator " "Found entity 1: led_column_alternator" {  } { { "led_column_alternator.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/led_column_alternator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl1.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl1 " "Found entity 1: pbl1" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/pbl1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_D " "Found entity 1: flipflop_D" {  } { { "flipflop_D.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/flipflop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_10s.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_10s.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_10s " "Found entity 1: bcd_counter_10s" {  } { { "bcd_counter_10s.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/bcd_counter_10s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_1m.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_1m.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_1m " "Found entity 1: bcd_counter_1m" {  } { { "bcd_counter_1m.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/bcd_counter_1m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_10m.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_10m.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_10m " "Found entity 1: bcd_counter_10m" {  } { { "bcd_counter_10m.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/bcd_counter_10m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_digit_alt.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_digit_alt.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_digit_alt " "Found entity 1: seven_seg_digit_alt" {  } { { "seven_seg_digit_alt.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/seven_seg_digit_alt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236980007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mef " "Elaborating entity \"mef\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721236980041 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(38) " "Verilog HDL Case Statement warning at mef.v(38): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236980042 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(47) " "Verilog HDL Case Statement warning at mef.v(47): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 47 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236980042 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(56) " "Verilog HDL Case Statement warning at mef.v(56): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 56 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236980042 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(63) " "Verilog HDL Case Statement warning at mef.v(63): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236980042 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(99) " "Verilog HDL Case Statement warning at mef.v(99): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 99 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236980042 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(109) " "Verilog HDL Case Statement warning at mef.v(109): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 109 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236980042 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(119) " "Verilog HDL Case Statement warning at mef.v(119): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 119 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236980042 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(129) " "Verilog HDL Case Statement warning at mef.v(129): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236980042 "|mef"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Gotejamento GND " "Pin \"Gotejamento\" is stuck at GND" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721236980223 "|mef|Gotejamento"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aspersao GND " "Pin \"Aspersao\" is stuck at GND" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721236980223 "|mef|Aspersao"} { "Warning" "WMLS_MLS_STUCK_PIN" "Limpando GND " "Pin \"Limpando\" is stuck at GND" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721236980223 "|mef|Limpando"} { "Warning" "WMLS_MLS_STUCK_PIN" "Erro GND " "Pin \"Erro\" is stuck at GND" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721236980223 "|mef|Erro"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721236980223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721236980226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M " "No output dependent on input pin \"M\"" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721236980229 "|mef|M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ve " "No output dependent on input pin \"Ve\"" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721236980229 "|mef|Ve"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721236980229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721236980229 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721236980229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721236980229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721236980229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721236980249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 14:23:00 2024 " "Processing ended: Wed Jul 17 14:23:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721236980249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721236980249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721236980249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236980249 ""}
