// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -triple riscv32 -target-feature +experimental-p -emit-llvm %s -o - \
// RUN:     -disable-O0-optnone | opt -S -passes=mem2reg \
// RUN:     | FileCheck %s  -check-prefix=RV32P

#include <riscv_simd.h>

// RV32P-LABEL: @pslli_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pslli.b.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pslli_b(uint32_t rs1, int32_t rs2) {
  return __riscv_pslli_b(rs1, 1);
}

// RV32P-LABEL: @pslli_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pslli.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pslli_h(uint32_t rs1, int32_t rs2) {
  return __riscv_pslli_h(rs1, 1);
}

// RV32P-LABEL: @psslai_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psslai.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psslai_h(uint32_t rs1, int32_t rs2) {
  return __riscv_psslai_h(rs1, 1);
}

// RV32P-LABEL: @sslai(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.sslai.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t sslai(uint32_t rs1, int32_t rs2) {
  return __riscv_sslai(rs1, 1);
}

// RV32P-LABEL: @psll_bs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psll.bs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psll_bs(uint32_t rs1, uint32_t rs2) {
  return __riscv_psll_bs(rs1, rs2);
}

// RV32P-LABEL: @psll_hs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psll.hs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psll_hs(uint32_t rs1, uint32_t rs2) {
  return __riscv_psll_hs(rs1, rs2);
}

// RV32P-LABEL: @padd_bs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.padd.bs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t padd_bs(uint32_t rs1, uint32_t rs2) {
  return __riscv_padd_bs(rs1, rs2);
}

// RV32P-LABEL: @padd_hs(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.padd.hs.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t padd_hs(uint32_t rs1, uint32_t rs2) {
  return __riscv_padd_hs(rs1, rs2);
}

// RV32P-LABEL: @pusati_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pusati.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pusati_h(uint32_t rs1, int32_t rs2) {
  return __riscv_pusati_h(rs1, 1);
}

// RV32P-LABEL: @usati(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.usati.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t usati(uint32_t rs1, int32_t rs2) {
  return __riscv_usati(rs1, 1);
}

// RV32P-LABEL: @psrai_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psrai.b.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psrai_b(uint32_t rs1, int32_t rs2) {
  return __riscv_psrai_b(rs1, 1);
}

// RV32P-LABEL: @psrai_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psrai.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psrai_h(uint32_t rs1, int32_t rs2) {
  return __riscv_psrai_h(rs1, 1);
}

// RV32P-LABEL: @psrari_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.psrari.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t psrari_h(uint32_t rs1, int32_t rs2) {
  return __riscv_psrari_h(rs1, 1);
}

// RV32P-LABEL: @srari(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.srari.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t srari(int32_t rs1, int32_t rs2) {
  return __riscv_srari(rs1, 1);
}

// RV32P-LABEL: @sadd(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.sadd.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t sadd(int32_t rs1, int32_t rs2) {
  return __riscv_sadd(rs1, rs2);
}
