{"PubmedArticle": [{"MedlineCitation": {"OtherID": [], "SpaceFlightMission": [], "KeywordList": [["InGaAs-Insulator-Ge", "MOSFET", "dual-gate oxide", "gate-first"]], "CitationSubset": [], "InvestigatorList": [], "OtherAbstract": [], "GeneralNote": [], "PMID": "36363829", "DateRevised": {"Year": "2022", "Month": "11", "Day": "27"}, "Article": {"Language": ["eng"], "ArticleDate": [{"Year": "2022", "Month": "10", "Day": "23"}], "ELocationID": ["1806", "10.3390/mi13111806"], "Journal": {"ISSN": "2072-666X", "JournalIssue": {"Volume": "13", "Issue": "11", "PubDate": {"Year": "2022", "Month": "Oct", "Day": "23"}}, "Title": "Micromachines", "ISOAbbreviation": "Micromachines (Basel)"}, "ArticleTitle": "Heterogeneous CMOS Integration of InGaAs-OI nMOSFETs and Ge pMOSFETs Based on Dual-Gate Oxide Technique.", "Abstract": {"AbstractText": ["A compatible fabrication technology for integrating InGaAs nMOSFETs and Ge pMOSFETs is developed based on the development of the two-step gate oxide fabrication strategy. The direct wafer bonding method was utilized to obtain the InGaAs-Insulator-Ge structure, providing the heterogeneous channels for CMOS integration. Superior transistor characteristics were achieved by optimizing the InGaAs gate oxide with a self-cleaning process in atomic layer deposition, and modifying the Ge gate oxide by the ozone post oxidation (OPO) technique, in the sequential two-step gate oxide fabrication process. With the combination of the gate-first fabrication process, superior on- and off-state characteristics, i.e., on current up to 8.3 \u00b5A/\u03bcm and leakage as low as 10<sup>-</sup><sup>6</sup> \u00b5A/\u03bcm, have been demonstrated in the integrated MOSFETs, together with the preferable symmetric output characteristics that promises excellent CMOS performances."]}, "AuthorList": [{"Identifier": [], "AffiliationInfo": [{"Identifier": [], "Affiliation": "School of Information and Communication Engineering, Nanjing Institute of Technology, Nanjing 211167, China."}, {"Identifier": [], "Affiliation": "School of Electronic Science and Engineering, Nanjing University, Nanjing 210093, China."}, {"Identifier": [], "Affiliation": "College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310058, China."}], "LastName": "Tang", "ForeName": "Xiaoyu", "Initials": "X"}, {"Identifier": [], "AffiliationInfo": [{"Identifier": [], "Affiliation": "School of Information and Communication Engineering, Nanjing Institute of Technology, Nanjing 211167, China."}], "LastName": "Hua", "ForeName": "Tao", "Initials": "T"}, {"Identifier": [], "AffiliationInfo": [{"Identifier": [], "Affiliation": "School of Information and Communication Engineering, Nanjing Institute of Technology, Nanjing 211167, China."}], "LastName": "Liu", "ForeName": "Yujie", "Initials": "Y"}, {"Identifier": [], "AffiliationInfo": [{"Identifier": [], "Affiliation": "School of Information and Communication Engineering, Nanjing Institute of Technology, Nanjing 211167, China."}], "LastName": "Han", "ForeName": "Zhezhe", "Initials": "Z"}], "GrantList": [{"GrantID": "LZ19F040001", "Agency": "Zhejiang Province Natural Science Foundation of China", "Country": ""}, {"GrantID": "62104102", "Agency": "National Natural Science Foundation of China", "Country": ""}, {"GrantID": "YKJ201827", "Agency": "Scientific Research Foundation of Nanjing Institute of Technology", "Country": ""}], "PublicationTypeList": ["Journal Article"]}, "MedlineJournalInfo": {"Country": "Switzerland", "MedlineTA": "Micromachines (Basel)", "NlmUniqueID": "101640903", "ISSNLinking": "2072-666X"}, "CoiStatement": "The authors declare no conflict of interest."}, "PubmedData": {"ReferenceList": [{"Reference": [{"Citation": "Chu C.L., Wu K., Luo G.L., Chen B.Y., Chen S.H., Wu W.F., Yeh W.K. Stacked Ge-Nanosheet GAAFETs Fabricated by Ge/Si Multilayer Epitaxy. IEEE Electron Devices Lett. 2018;39:1133\u20131136. doi: 10.1109/LED.2018.2850366.", "ArticleIdList": ["10.1109/LED.2018.2850366"]}, {"Citation": "Memisevic E., Svensson J., Lind E., Wernersson L.E. Vertical Nanowire TFETs With Channel Diameter Down to 10 nm and Point SMIN of 35 mV/Decade. IEEE Electron Devices Lett. 2018;39:1089\u20131091. doi: 10.1109/LED.2018.2836862.", "ArticleIdList": ["10.1109/LED.2018.2836862"]}, {"Citation": "Llinas J.P., Fairbrother A., Borin Barin G., Shi W., Lee K., Wu S., Yong Choi B., Braganza R., Lear J., Kau N., et al. Short-channel field-effect transistors with 9-atom and 13-atom wide graphene nanoribbons. Nat. Commun. 2017;8:633. doi: 10.1038/s41467-017-00734-x.", "ArticleIdList": ["10.1038/s41467-017-00734-x", "PMC5608806", "28935943"]}, {"Citation": "Yakimets D., Eneman G., Schuddinck P., Bao T.H., Bardon M.G., Raghavan P., De Meyer K. Vertical GAAFETs for the Ultimate CMOS Scaling. IEEE Trans. Electron Devices. 2015;62:1433\u20131439. doi: 10.1109/TED.2015.2414924.", "ArticleIdList": ["10.1109/TED.2015.2414924"]}, {"Citation": "Takagi S., Tezuka T., Irisawa T., Nakaharai K., Numata T., Usuda K., Sugiyama N., Suichijo M., Nakane R., Sugahara S. Device structures and carrier transport properties of advanced CMOS using high mobility channels. Solid-State Electron. 2007;51:526\u2013536. doi: 10.1016/j.sse.2007.02.017.", "ArticleIdList": ["10.1016/j.sse.2007.02.017"]}, {"Citation": "Del Alamo J.A. Nanometre-scale electronics with III-V compound semiconductors. Nature. 2011;479:317\u2013323. doi: 10.1038/nature10677.", "ArticleIdList": ["10.1038/nature10677", "22094691"]}, {"Citation": "Nishimura T., Kita K., Toriumi A. Evidence for strong Fermi-level pinning due to metal-induced gap states at metal/germanium interface. Appl. Phys. Lett. 2007;91:123123. doi: 10.1063/1.2789701.", "ArticleIdList": ["10.1063/1.2789701"]}, {"Citation": "Zhang R., Tang X., Yu X., Li J., Zhao Y. Aggressive EOT Scaling of Ge pMOSFETs With HfO2/AlOx/GeOx Gate-Stacks Fabricated by Ozone Postoxidation. IEEE Electron Device Lett. 2016;37:831\u2013834. doi: 10.1109/LED.2016.2572731.", "ArticleIdList": ["10.1109/LED.2016.2572731"]}, {"Citation": "Lee C.H., Nishimura T., Nagashio K., Kita K., Toriumi A. High-Electron-Mobility Ge/GeO2 n-MOSFETs With Two-Step Oxidation. IEEE Trans. Electron Devices. 2011;58:1295\u20131301."}, {"Citation": "Gu J.J., Liu Y.Q., Wu Y.Q., Colby R., Gordon R.G., Ye P.D. First experimental demonstration of gate-all-around III\u2013V MOSFETs by top-down approach; Proceedings of the 2011 International Electron Devices Meeting; Washington, DC, USA. 5\u20137 December 2011; pp. 33\u201342."}, {"Citation": "Irisawa T., Oda M., Kamimuta Y., Moriyama Y., Ikeda K., Mieda E., Jevasuwan W., Maeda T., Ichikawa O., Osada T., et al. Demonstration of InGaAs/Ge dual channel CMOS inverters with high electron and hole mobility using staked 3D integration; Proceedings of the 2013 Symposium on VLSI Technology; Kyoto, Japan. 11\u201313 June 2013; pp. T56\u2013T57."}, {"Citation": "Maeda T., Urabe Y., Itatani T., Ishii H., Miyata N., Yasuda T., Yamada H., Hata M., Yokoyama M., Takenaka M., et al. Scalable TaN metal source/drain & gate InGaAs/Ge n/pMOSFETs; Proceedings of the 2011 Symposium on VLSI Technology-Digest of Technical Papers; Kyoto, Japan. 14\u201316 June 2011; pp. 62\u201363."}, {"Citation": "Yokoyama M., Kim S.H., Zhang R., Taoka N., Urabe Y., Maeda T., Takagi H., Yasuda T., Yamada H., Ichikawa O., et al. CMOS integration of InGaAs nMOSFETs and Ge pMOSFETs with self-align Ni-based metal S/D using direct wafer bonding; Proceedings of the 2011 Symposium on VLSI Technology-Digest of Technical Papers; Kyoto, Japan. 14\u201316 June 2011; pp. 60\u201361."}, {"Citation": "Czornomaz L., Deshpande V.V., O\u2019Connor E., Caimi D., Sousa M., Fompeyrine J. Bringing III-Vs into CMOS: From Materials to Circuits. ECS Trans. 2017;77:173. doi: 10.1149/07705.0173ecst.", "ArticleIdList": ["10.1149/07705.0173ecst"]}, {"Citation": "Jevasuwan W., Urabe Y., Maeda T., Miyata N., Yasuda T., Yamada H., Hata M., Taoka N., Takenaka M., Takagi S. Initial Processes of Atomic Layer Deposition of Al2O3 on InGaAs: Interface Formation Mechanisms and Impact on Metal-Insulator-Semiconductor Device Performance. Materials. 2012;5:404\u2013414. doi: 10.3390/ma5030404.", "ArticleIdList": ["10.3390/ma5030404", "PMC5448916", "28817054"]}, {"Citation": "Chang C.H., Chiou Y.K., Chang Y.C., Lee K.Y., Lin T.D., Wu T.B., Hong M., Kwo J. Interfacial self-cleaning in atomic layer deposition of HfO2 gate dielectric on In0.15Ga0.85As. Appl. Phys. Lett. 2006;89:242911. doi: 10.1063/1.2405387.", "ArticleIdList": ["10.1063/1.2405387"]}, {"Citation": "Kim S.H., Yokoyama M., Taoka N., Iida R., Lee S., Nakane R., Urabe Y., Miyata N., Yasuda T., Yamada H., et al. Self-aligned metal source/drain InxGa1\u2212 xAs n-MOSFETs using Ni-InGaAs alloy; Proceedings of the 2010 International Electron Devices Meeting; Francisco, CA, USA. 6\u20138 December 2010; pp. 26\u201336."}, {"Citation": "Tang X.Y., Lu J.W., Zhang R., Wu W.R., Liu C., Shi Y., Huang Z.Q., Kong Y.C., Zhao Y. Positive Bias Temperature Instability and Hot Carrier Injection of Back Gate Ultra-thin-body In0.53Ga0.47As-on-Insulator n-Channel Metal-Oxide-Semiconductor Field-Effect Transistor. Chin. Phys. Lett. 2015;32:117302. doi: 10.1088/0256-307X/32/11/117302.", "ArticleIdList": ["10.1088/0256-307X/32/11/117302"]}], "ReferenceList": []}], "History": [{"Year": "2022", "Month": "9", "Day": "25"}, {"Year": "2022", "Month": "10", "Day": "16"}, {"Year": "2022", "Month": "10", "Day": "19"}, {"Year": "2022", "Month": "11", "Day": "11", "Hour": "1", "Minute": "38"}, {"Year": "2022", "Month": "11", "Day": "12", "Hour": "6", "Minute": "0"}, {"Year": "2022", "Month": "11", "Day": "12", "Hour": "6", "Minute": "1"}, {"Year": "2022", "Month": "10", "Day": "23"}], "PublicationStatus": "epublish", "ArticleIdList": ["36363829", "PMC9692264", "10.3390/mi13111806", "mi13111806"]}}], "PubmedBookArticle": []}