// Seed: 476102372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_6 = ~1;
endmodule
module module_1 #(
    parameter id_1 = 32'd48
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_3,
      id_2
  );
  input wire _id_1;
  wire id_8;
  assign id_5[id_1] = -1 * 1 - -1;
  wire id_9;
  ;
  assign id_9 = id_3;
endmodule
