\hypertarget{struct_r_c_c___type_def}{}\section{R\+C\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{P\+L\+L\+C\+F\+GR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{C\+F\+GR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{C\+IR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{A\+H\+B1\+R\+S\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{A\+H\+B2\+R\+S\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{A\+H\+B3\+R\+S\+TR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{A\+P\+B1\+R\+S\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{A\+P\+B2\+R\+S\+TR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a291f9ae23a96c1bfbab257aad87597a5}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{A\+H\+B1\+E\+NR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{A\+H\+B2\+E\+NR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{A\+H\+B3\+E\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{A\+P\+B1\+E\+NR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{A\+P\+B2\+E\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a74071ea325d6bc064817ed0a7a4d7def}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a89d6c21f02196b7f59bcc30c1061dd87}{A\+H\+B1\+L\+P\+E\+NR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a1de344446cba3f4dd15c56fbe20eb0dd}{A\+H\+B2\+L\+P\+E\+NR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a95edda857c3725bfb410d3a4707edfd8}{A\+H\+B3\+L\+P\+E\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}{A\+P\+B1\+L\+P\+E\+NR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}{A\+P\+B2\+L\+P\+E\+NR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_af9159a971013ef0592be8be3e256a344}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{B\+D\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{C\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a30cfd1a2f2eb931bacfd2be965e53d1b}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_a52270ad1423c68cd536f62657bb669f5}{S\+S\+C\+GR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_c_c___type_def_ac3beb02dccd9131d6ce55bb29c5fa69f}{P\+L\+L\+I2\+S\+C\+F\+GR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Reset and Clock Control. 

\subsection{Member Data Documentation}
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+E\+NR@{A\+H\+B1\+E\+NR}}
\index{A\+H\+B1\+E\+NR@{A\+H\+B1\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+E\+NR}{AHB1ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B1\+E\+NR}\hypertarget{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{}\label{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}
R\+CC A\+H\+B1 peripheral clock register, Address offset\+: 0x30 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+L\+P\+E\+NR@{A\+H\+B1\+L\+P\+E\+NR}}
\index{A\+H\+B1\+L\+P\+E\+NR@{A\+H\+B1\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+L\+P\+E\+NR}{AHB1LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B1\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_a89d6c21f02196b7f59bcc30c1061dd87}{}\label{struct_r_c_c___type_def_a89d6c21f02196b7f59bcc30c1061dd87}
R\+CC A\+H\+B1 peripheral clock enable in low power mode register, Address offset\+: 0x50 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+R\+S\+TR@{A\+H\+B1\+R\+S\+TR}}
\index{A\+H\+B1\+R\+S\+TR@{A\+H\+B1\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+R\+S\+TR}{AHB1RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B1\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{}\label{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}
R\+CC A\+H\+B1 peripheral reset register, Address offset\+: 0x10 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+E\+NR@{A\+H\+B2\+E\+NR}}
\index{A\+H\+B2\+E\+NR@{A\+H\+B2\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+E\+NR}{AHB2ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B2\+E\+NR}\hypertarget{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{}\label{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}
R\+CC A\+H\+B2 peripheral clock register, Address offset\+: 0x34 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+L\+P\+E\+NR@{A\+H\+B2\+L\+P\+E\+NR}}
\index{A\+H\+B2\+L\+P\+E\+NR@{A\+H\+B2\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+L\+P\+E\+NR}{AHB2LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B2\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_a1de344446cba3f4dd15c56fbe20eb0dd}{}\label{struct_r_c_c___type_def_a1de344446cba3f4dd15c56fbe20eb0dd}
R\+CC A\+H\+B2 peripheral clock enable in low power mode register, Address offset\+: 0x54 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+R\+S\+TR@{A\+H\+B2\+R\+S\+TR}}
\index{A\+H\+B2\+R\+S\+TR@{A\+H\+B2\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+R\+S\+TR}{AHB2RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B2\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{}\label{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}
R\+CC A\+H\+B2 peripheral reset register, Address offset\+: 0x14 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+E\+NR@{A\+H\+B3\+E\+NR}}
\index{A\+H\+B3\+E\+NR@{A\+H\+B3\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B3\+E\+NR}{AHB3ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B3\+E\+NR}\hypertarget{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{}\label{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}
R\+CC A\+H\+B3 peripheral clock register, Address offset\+: 0x38 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+L\+P\+E\+NR@{A\+H\+B3\+L\+P\+E\+NR}}
\index{A\+H\+B3\+L\+P\+E\+NR@{A\+H\+B3\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B3\+L\+P\+E\+NR}{AHB3LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B3\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_a95edda857c3725bfb410d3a4707edfd8}{}\label{struct_r_c_c___type_def_a95edda857c3725bfb410d3a4707edfd8}
R\+CC A\+H\+B3 peripheral clock enable in low power mode register, Address offset\+: 0x58 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+R\+S\+TR@{A\+H\+B3\+R\+S\+TR}}
\index{A\+H\+B3\+R\+S\+TR@{A\+H\+B3\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B3\+R\+S\+TR}{AHB3RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B3\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{}\label{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}
R\+CC A\+H\+B3 peripheral reset register, Address offset\+: 0x18 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+E\+NR@{A\+P\+B1\+E\+NR}}
\index{A\+P\+B1\+E\+NR@{A\+P\+B1\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+E\+NR}{APB1ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B1\+E\+NR}\hypertarget{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{}\label{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}
R\+CC A\+P\+B1 peripheral clock enable register, Address offset\+: 0x40 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+L\+P\+E\+NR@{A\+P\+B1\+L\+P\+E\+NR}}
\index{A\+P\+B1\+L\+P\+E\+NR@{A\+P\+B1\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+L\+P\+E\+NR}{APB1LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B1\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}{}\label{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}
R\+CC A\+P\+B1 peripheral clock enable in low power mode register, Address offset\+: 0x60 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+R\+S\+TR@{A\+P\+B1\+R\+S\+TR}}
\index{A\+P\+B1\+R\+S\+TR@{A\+P\+B1\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+R\+S\+TR}{APB1RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B1\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{}\label{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}
R\+CC A\+P\+B1 peripheral reset register, Address offset\+: 0x20 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+E\+NR@{A\+P\+B2\+E\+NR}}
\index{A\+P\+B2\+E\+NR@{A\+P\+B2\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+E\+NR}{APB2ENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B2\+E\+NR}\hypertarget{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{}\label{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}
R\+CC A\+P\+B2 peripheral clock enable register, Address offset\+: 0x44 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+L\+P\+E\+NR@{A\+P\+B2\+L\+P\+E\+NR}}
\index{A\+P\+B2\+L\+P\+E\+NR@{A\+P\+B2\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+L\+P\+E\+NR}{APB2LPENR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B2\+L\+P\+E\+NR}\hypertarget{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}{}\label{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}
R\+CC A\+P\+B2 peripheral clock enable in low power mode register, Address offset\+: 0x64 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+R\+S\+TR@{A\+P\+B2\+R\+S\+TR}}
\index{A\+P\+B2\+R\+S\+TR@{A\+P\+B2\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+R\+S\+TR}{APB2RSTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B2\+R\+S\+TR}\hypertarget{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{}\label{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}
R\+CC A\+P\+B2 peripheral reset register, Address offset\+: 0x24 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!B\+D\+CR@{B\+D\+CR}}
\index{B\+D\+CR@{B\+D\+CR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+D\+CR}{BDCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+B\+D\+CR}\hypertarget{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{}\label{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}
R\+CC Backup domain control register, Address offset\+: 0x70 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+GR}{CFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+F\+GR}\hypertarget{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{}\label{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}
R\+CC clock configuration register, Address offset\+: 0x08 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+IR@{C\+IR}}
\index{C\+IR@{C\+IR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+IR}{CIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+IR}\hypertarget{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{}\label{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}
R\+CC clock interrupt register, Address offset\+: 0x0C \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{}\label{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}
R\+CC clock control register, Address offset\+: 0x00 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+SR}\hypertarget{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{}\label{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}
R\+CC clock control \& status register, Address offset\+: 0x74 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+C\+F\+GR@{P\+L\+L\+C\+F\+GR}}
\index{P\+L\+L\+C\+F\+GR@{P\+L\+L\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+C\+F\+GR}{PLLCFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+P\+L\+L\+C\+F\+GR}\hypertarget{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{}\label{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}
R\+CC P\+LL configuration register, Address offset\+: 0x04 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+I2\+S\+C\+F\+GR@{P\+L\+L\+I2\+S\+C\+F\+GR}}
\index{P\+L\+L\+I2\+S\+C\+F\+GR@{P\+L\+L\+I2\+S\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+I2\+S\+C\+F\+GR}{PLLI2SCFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+P\+L\+L\+I2\+S\+C\+F\+GR}\hypertarget{struct_r_c_c___type_def_ac3beb02dccd9131d6ce55bb29c5fa69f}{}\label{struct_r_c_c___type_def_ac3beb02dccd9131d6ce55bb29c5fa69f}
R\+CC P\+L\+L\+I2S configuration register, Address offset\+: 0x84 \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{}\label{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}
Reserved, 0x1C \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}2\mbox{]}}\hypertarget{struct_r_c_c___type_def_a291f9ae23a96c1bfbab257aad87597a5}{}\label{struct_r_c_c___type_def_a291f9ae23a96c1bfbab257aad87597a5}
Reserved, 0x28-\/0x2C \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{}\label{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}
Reserved, 0x3C \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}2\mbox{]}}\hypertarget{struct_r_c_c___type_def_a74071ea325d6bc064817ed0a7a4d7def}{}\label{struct_r_c_c___type_def_a74071ea325d6bc064817ed0a7a4d7def}
Reserved, 0x48-\/0x4C \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{}\label{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}
Reserved, 0x5C \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}2\mbox{]}}\hypertarget{struct_r_c_c___type_def_af9159a971013ef0592be8be3e256a344}{}\label{struct_r_c_c___type_def_af9159a971013ef0592be8be3e256a344}
Reserved, 0x68-\/0x6C \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}2\mbox{]}}\hypertarget{struct_r_c_c___type_def_a30cfd1a2f2eb931bacfd2be965e53d1b}{}\label{struct_r_c_c___type_def_a30cfd1a2f2eb931bacfd2be965e53d1b}
Reserved, 0x78-\/0x7C \index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!S\+S\+C\+GR@{S\+S\+C\+GR}}
\index{S\+S\+C\+GR@{S\+S\+C\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+S\+C\+GR}{SSCGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+S\+S\+C\+GR}\hypertarget{struct_r_c_c___type_def_a52270ad1423c68cd536f62657bb669f5}{}\label{struct_r_c_c___type_def_a52270ad1423c68cd536f62657bb669f5}
R\+CC spread spectrum clock generation register, Address offset\+: 0x80 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
