Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Toplyr_TB_func_synth xil_defaultlib.Toplyr_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Instruction_Mem_IP_Conct_Out_RAM...
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.Instruction_Mem_IP_IP_Instructio...
Compiling module xil_defaultlib.Instruction_Mem_IP_IP_Instructio...
Compiling module xil_defaultlib.Instruction_Mem_IP_IP_Instructio...
Compiling module xil_defaultlib.Instruction_Mem_IP_blk_mem_gen_0...
Compiling module xil_defaultlib.Instruction_Mem_IP
Compiling module xil_defaultlib.Instruction_Mem_IP_wrapper
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.RegFile_IP_blk_mem_gen_0_0
Compiling module xil_defaultlib.RegFile_IP_blk_mem_gen_0_1
Compiling module xil_defaultlib.RegFile_IP
Compiling module xil_defaultlib.RegFile_IP_wrapper
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.VeSPA_CPU
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.design_1_Conct_Out_RAM_0_1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.design_1_RAM_IP_31_24_0
Compiling module xil_defaultlib.design_1_RAM_IP_31_24_2
Compiling module xil_defaultlib.design_1_RAM_IP_31_24_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.design_1_SliptD_IN_RAM_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.RAM_IP
Compiling module xil_defaultlib.Toplyr
Compiling module xil_defaultlib.Toplyr_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Toplyr_TB_func_synth
