{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513227891528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513227891544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 23:04:51 2017 " "Processing started: Wed Dec 13 23:04:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513227891544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227891544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227891544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513227894070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top " "Found entity 1: final_top" {  } { { "final_top.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/final_top.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/top_level_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/top_level_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_testbench " "Found entity 1: top_level_testbench" {  } { { "testbenches/top_level_testbench.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/testbenches/top_level_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elg_decrypt.sv 1 1 " "Found 1 design units, including 1 entities, in source file elg_decrypt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 elg_decrypt " "Found entity 1: elg_decrypt" {  } { { "elg_decrypt.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/elg_decrypt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/elg_decrypt_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/elg_decrypt_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 elg_decrypt_testbench " "Found entity 1: elg_decrypt_testbench" {  } { { "testbenches/elg_decrypt_testbench.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/testbenches/elg_decrypt_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_root " "Found entity 1: square_root" {  } { { "square_root.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/square_root.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_256.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_256 " "Found entity 1: reg_256" {  } { { "reg_256.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/reg_256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "point_double.sv 1 1 " "Found 1 design units, including 1 entities, in source file point_double.sv" { { "Info" "ISGN_ENTITY_NAME" "1 point_double " "Found entity 1: point_double" {  } { { "point_double.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/point_double.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "point_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file point_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 point_add " "Found entity 1: point_add" {  } { { "point_add.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/point_add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modular_inverse.sv 1 1 " "Found 1 design units, including 1 entities, in source file modular_inverse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modular_inverse " "Found entity 1: modular_inverse" {  } { { "modular_inverse.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/modular_inverse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Gx gx gen_point.sv(4) " "Verilog HDL Declaration information at gen_point.sv(4): object \"Gx\" differs only in case from object \"gx\" in the same scope" {  } { { "gen_point.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/gen_point.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513227919171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Gy gy gen_point.sv(4) " "Verilog HDL Declaration information at gen_point.sv(4): object \"Gy\" differs only in case from object \"gy\" in the same scope" {  } { { "gen_point.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/gen_point.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513227919171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_point.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_point.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_point " "Found entity 1: gen_point" {  } { { "gen_point.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/gen_point.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elg_encrypt.sv 1 1 " "Found 1 design units, including 1 entities, in source file elg_encrypt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 elg_encrypt " "Found entity 1: elg_encrypt" {  } { { "elg_encrypt.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/elg_encrypt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/elg_encrypt_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/elg_encrypt_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 elg_encrypt_testbench " "Found entity 1: elg_encrypt_testbench" {  } { { "testbenches/elg_encrypt_testbench.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/testbenches/elg_encrypt_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513227919214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513227919214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top " "Elaborating entity \"final_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513227919353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b final_top.sv(39) " "Verilog HDL or VHDL warning at final_top.sv(39): object \"b\" assigned a value but never read" {  } { { "final_top.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/final_top.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513227919374 "|final_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_point gen_point:bob_point " "Elaborating entity \"gen_point\" for hierarchy \"gen_point:bob_point\"" {  } { { "final_top.sv" "bob_point" { Text "C:/Users/Lucas/Documents/ece385/final_project/final_top.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_256 gen_point:bob_point\|reg_256:priv " "Elaborating entity \"reg_256\" for hierarchy \"gen_point:bob_point\|reg_256:priv\"" {  } { { "gen_point.sv" "priv" { Text "C:/Users/Lucas/Documents/ece385/final_project/gen_point.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_256 gen_point:bob_point\|reg_256:count_reg " "Elaborating entity \"reg_256\" for hierarchy \"gen_point:bob_point\|reg_256:count_reg\"" {  } { { "gen_point.sv" "count_reg" { Text "C:/Users/Lucas/Documents/ece385/final_project/gen_point.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "point_add gen_point:bob_point\|point_add:add0 " "Elaborating entity \"point_add\" for hierarchy \"gen_point:bob_point\|point_add:add0\"" {  } { { "gen_point.sv" "add0" { Text "C:/Users/Lucas/Documents/ece385/final_project/gen_point.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add gen_point:bob_point\|point_add:add0\|add:add0 " "Elaborating entity \"add\" for hierarchy \"gen_point:bob_point\|point_add:add0\|add:add0\"" {  } { { "point_add.sv" "add0" { Text "C:/Users/Lucas/Documents/ece385/final_project/point_add.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modular_inverse gen_point:bob_point\|point_add:add0\|modular_inverse:inv0 " "Elaborating entity \"modular_inverse\" for hierarchy \"gen_point:bob_point\|point_add:add0\|modular_inverse:inv0\"" {  } { { "point_add.sv" "inv0" { Text "C:/Users/Lucas/Documents/ece385/final_project/point_add.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_256 gen_point:bob_point\|point_add:add0\|modular_inverse:inv0\|reg_256:u " "Elaborating entity \"reg_256\" for hierarchy \"gen_point:bob_point\|point_add:add0\|modular_inverse:inv0\|reg_256:u\"" {  } { { "modular_inverse.sv" "u" { Text "C:/Users/Lucas/Documents/ece385/final_project/modular_inverse.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier gen_point:bob_point\|point_add:add0\|multiplier:mult0 " "Elaborating entity \"multiplier\" for hierarchy \"gen_point:bob_point\|point_add:add0\|multiplier:mult0\"" {  } { { "point_add.sv" "mult0" { Text "C:/Users/Lucas/Documents/ece385/final_project/point_add.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_256 gen_point:bob_point\|point_add:add0\|multiplier:mult0\|reg_256:b_reg " "Elaborating entity \"reg_256\" for hierarchy \"gen_point:bob_point\|point_add:add0\|multiplier:mult0\|reg_256:b_reg\"" {  } { { "multiplier.sv" "b_reg" { Text "C:/Users/Lucas/Documents/ece385/final_project/multiplier.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "point_double gen_point:bob_point\|point_double:doub0 " "Elaborating entity \"point_double\" for hierarchy \"gen_point:bob_point\|point_double:doub0\"" {  } { { "gen_point.sv" "doub0" { Text "C:/Users/Lucas/Documents/ece385/final_project/gen_point.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elg_encrypt elg_encrypt:encrypt_message " "Elaborating entity \"elg_encrypt\" for hierarchy \"elg_encrypt:encrypt_message\"" {  } { { "final_top.sv" "encrypt_message" { Text "C:/Users/Lucas/Documents/ece385/final_project/final_top.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227919929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_root elg_encrypt:encrypt_message\|square_root:sqrt " "Elaborating entity \"square_root\" for hierarchy \"elg_encrypt:encrypt_message\|square_root:sqrt\"" {  } { { "elg_encrypt.sv" "sqrt" { Text "C:/Users/Lucas/Documents/ece385/final_project/elg_encrypt.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227920014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 square_root.sv(43) " "Verilog HDL assignment warning at square_root.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "square_root.sv" "" { Text "C:/Users/Lucas/Documents/ece385/final_project/square_root.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513227920044 "|elg_encrypt|square_root:sqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elg_decrypt elg_decrypt:decrypt_message " "Elaborating entity \"elg_decrypt\" for hierarchy \"elg_decrypt:decrypt_message\"" {  } { { "final_top.sv" "decrypt_message" { Text "C:/Users/Lucas/Documents/ece385/final_project/final_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513227920759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513243418640 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "158 " "158 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513244002300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lucas/Documents/ece385/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/Lucas/Documents/ece385/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513244008160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513244018991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513244018991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263601 " "Implemented 263601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1282 " "Implemented 1282 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513244034851 ""} { "Info" "ICUT_CUT_TM_OPINS" "513 " "Implemented 513 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513244034851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261806 " "Implemented 261806 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513244034851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513244034851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513244035334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 03:33:55 2017 " "Processing ended: Thu Dec 14 03:33:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513244035334 ""} { "Info" "IQEXE_ELAPSED_TIME" "04:29:04 " "Elapsed time: 04:29:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513244035334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "04:15:09 " "Total CPU time (on all processors): 04:15:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513244035334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513244035334 ""}
