$date
	Fri May 22 19:46:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbanch $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module cpu_block $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # zero $end
$var wire 2 $ comFormat [1:0] $end
$var wire 1 % WBSrc $end
$var wire 1 & RegWrite $end
$var wire 2 ' RegDst [1:0] $end
$var wire 2 ( PCSrc [1:0] $end
$var wire 4 ) OpSel [3:0] $end
$var wire 6 * OpCode [5:0] $end
$var wire 1 + MemWrite $end
$var wire 1 , MemRead $end
$var wire 1 - ExtSel $end
$var wire 1 . BSrc $end
$scope module control_flow_block $end
$var wire 1 # zero $end
$var wire 2 / comFormat [1:0] $end
$var wire 6 0 OpCode [5:0] $end
$var reg 1 . BSrc $end
$var reg 1 - ExtSel $end
$var reg 1 , MemRead $end
$var reg 1 + MemWrite $end
$var reg 4 1 OpSel [3:0] $end
$var reg 2 2 PCSrc [1:0] $end
$var reg 2 3 RegDst [1:0] $end
$var reg 1 & RegWrite $end
$var reg 1 % WBSrc $end
$upscope $end
$scope module data_flow_block $end
$var wire 1 . BSrc $end
$var wire 1 - ExtSel $end
$var wire 1 , MemRead $end
$var wire 1 + MemWrite $end
$var wire 6 4 OpCode [5:0] $end
$var wire 4 5 OpSel [3:0] $end
$var wire 2 6 PCSrc [1:0] $end
$var wire 2 7 RegDst [1:0] $end
$var wire 1 & RegWrite $end
$var wire 1 % WBSrc $end
$var wire 1 ! clk $end
$var wire 2 8 comFormat [1:0] $end
$var wire 1 " rst $end
$var wire 1 # zero $end
$var wire 5 9 wdest [4:0] $end
$var wire 5 : shamt [4:0] $end
$var wire 32 ; rtdata [31:0] $end
$var wire 5 < rt [4:0] $end
$var wire 32 = rsdata [31:0] $end
$var wire 5 > rs [4:0] $end
$var wire 32 ? read_data [31:0] $end
$var wire 5 @ rd [4:0] $end
$var wire 32 A pc_next [31:0] $end
$var wire 32 B pc_curr [31:0] $end
$var wire 32 C pc4 [31:0] $end
$var wire 6 D opcode [5:0] $end
$var wire 32 E muxout [31:0] $end
$var wire 32 F jumping [31:0] $end
$var wire 32 G imm_valuereg [31:0] $end
$var wire 32 H imm_extended [31:0] $end
$var wire 16 I imm [15:0] $end
$var wire 11 J haz_control [10:0] $end
$var wire 6 K funct [5:0] $end
$var wire 11 L control [10:0] $end
$var wire 32 M command [31:0] $end
$var wire 32 N branching [31:0] $end
$var wire 32 O alu_out [31:0] $end
$var wire 32 P alu_in2 [31:0] $end
$var wire 32 Q alu_in1 [31:0] $end
$var wire 6 R aluControl [5:0] $end
$var wire 26 S address [25:0] $end
$var wire 5 T WB_rd [4:0] $end
$var wire 32 U WB_mem_out [31:0] $end
$var wire 32 V WB_alu_out [31:0] $end
$var wire 1 W WB_WB $end
$var wire 1 X WB_RegWrite $end
$var wire 32 Y PC_Plus4Reg [31:0] $end
$var wire 1 Z PCWrite $end
$var wire 32 [ MEM_write_data [31:0] $end
$var wire 5 \ MEM_rd [4:0] $end
$var wire 32 ] MEM_alu_out [31:0] $end
$var wire 1 ^ MEM_WB $end
$var wire 1 _ MEM_RegWrite $end
$var wire 1 ` MEM_MWrite $end
$var wire 1 a MEM_MRead $end
$var wire 32 b InstReg [31:0] $end
$var wire 1 c IFIDWrite $end
$var wire 1 d IFFlush $end
$var wire 1 e HazMuxCon $end
$var wire 2 f ForwardB [1:0] $end
$var wire 2 g ForwardA [1:0] $end
$var wire 6 h EX_aluControl [5:0] $end
$var wire 1 i EX_WB $end
$var wire 1 j EX_RegWrite $end
$var wire 1 k EX_MWrite $end
$var wire 5 l EXRt [4:0] $end
$var wire 5 m EXRs [4:0] $end
$var wire 2 n EXRegDst [1:0] $end
$var wire 5 o EXRd [4:0] $end
$var wire 4 p EXOpSel [3:0] $end
$var wire 1 q EXMRead $end
$var wire 1 r EXBSrc $end
$var wire 32 s DataBreg [31:0] $end
$var wire 32 t DataBnew [31:0] $end
$var wire 32 u DataAreg [31:0] $end
$scope module ALU_block $end
$var wire 32 v in1signed [31:0] $end
$var wire 32 w in2signed [31:0] $end
$var wire 6 x opcode [5:0] $end
$var wire 32 y sum [31:0] $end
$var wire 32 z sub [31:0] $end
$var wire 32 { in2prepared [31:0] $end
$var wire 32 | in2 [31:0] $end
$var wire 32 } in1prepared [31:0] $end
$var wire 32 ~ in1 [31:0] $end
$var wire 6 !" aluControl [5:0] $end
$var reg 32 "" out [31:0] $end
$upscope $end
$scope module HU $end
$var wire 5 #" IDRegRt [4:0] $end
$var wire 5 $" IDRegRs [4:0] $end
$var wire 5 %" EXRegRt [4:0] $end
$var wire 1 q EXMemRead $end
$var reg 1 e HazMuxCon $end
$var reg 1 c IFIDWrite $end
$var reg 1 Z PCWrite $end
$upscope $end
$scope module MUX0 $end
$var wire 32 &" X3 [31:0] $end
$var wire 32 '" X2 [31:0] $end
$var wire 32 (" X1 [31:0] $end
$var wire 32 )" X0 [31:0] $end
$var wire 2 *" A [1:0] $end
$var reg 32 +" Out [31:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 32 ," X3 [31:0] $end
$var wire 32 -" X2 [31:0] $end
$var wire 32 ." X1 [31:0] $end
$var wire 32 /" X0 [31:0] $end
$var wire 2 0" A [1:0] $end
$var reg 32 1" Out [31:0] $end
$upscope $end
$scope module PCImm_block $end
$var wire 32 2" pc [31:0] $end
$var wire 32 3" out [31:0] $end
$var wire 32 4" imm [31:0] $end
$upscope $end
$scope module alu_dec_block $end
$var wire 4 5" OpSel [3:0] $end
$var wire 6 6" funct [5:0] $end
$var reg 6 7" aluControl [5:0] $end
$upscope $end
$scope module decoder_block $end
$var wire 2 8" comFormat [1:0] $end
$var wire 5 9" shamt [4:0] $end
$var wire 5 :" rt [4:0] $end
$var wire 5 ;" rs [4:0] $end
$var wire 5 <" rd [4:0] $end
$var wire 6 =" opcode [5:0] $end
$var wire 16 >" imm [15:0] $end
$var wire 6 ?" funct [5:0] $end
$var wire 32 @" com [31:0] $end
$var wire 26 A" address [25:0] $end
$upscope $end
$scope module exmem $end
$var wire 32 B" ALUOut [31:0] $end
$var wire 32 C" WriteDataIn [31:0] $end
$var wire 1 ! clock $end
$var wire 1 " rst $end
$var wire 1 i WB $end
$var wire 1 j RegWrite $end
$var wire 5 D" RegRD [4:0] $end
$var wire 1 k MWrite $end
$var wire 1 q MRead $end
$var reg 32 E" ALUreg [31:0] $end
$var reg 1 a MReadreg $end
$var reg 1 ` MWritereg $end
$var reg 5 F" RegRDreg [4:0] $end
$var reg 1 _ RegWritereg $end
$var reg 1 ^ WBreg $end
$var reg 32 G" WriteDataOut [31:0] $end
$upscope $end
$scope module extend_block $end
$var wire 1 - ExtSel $end
$var wire 16 H" imm [15:0] $end
$var wire 32 I" out [31:0] $end
$upscope $end
$scope module forwarding_unit $end
$var wire 5 J" MEMRegRd [4:0] $end
$var wire 1 _ MEM_RegWrite $end
$var wire 1 X WB_RegWrite $end
$var wire 5 K" WBRegRd [4:0] $end
$var wire 5 L" EXRegRt [4:0] $end
$var wire 5 M" EXRegRs [4:0] $end
$var reg 2 N" ForwardA [1:0] $end
$var reg 2 O" ForwardB [1:0] $end
$upscope $end
$scope module idex $end
$var wire 1 P" BSRC $end
$var wire 1 Q" MRead $end
$var wire 1 R" MWrite $end
$var wire 4 S" OPSEL [3:0] $end
$var wire 2 T" RegDst [1:0] $end
$var wire 5 U" RegRd [4:0] $end
$var wire 5 V" RegRs [4:0] $end
$var wire 5 W" RegRt [4:0] $end
$var wire 1 X" RegWrite $end
$var wire 1 Y" WB $end
$var wire 6 Z" aluControl [5:0] $end
$var wire 1 ! clock $end
$var wire 32 [" imm_value [31:0] $end
$var wire 1 " rst $end
$var wire 32 \" DataB [31:0] $end
$var wire 32 ]" DataA [31:0] $end
$var reg 1 r BSRCreg $end
$var reg 32 ^" DataAreg [31:0] $end
$var reg 32 _" DataBreg [31:0] $end
$var reg 1 q MReadreg $end
$var reg 1 k MWritereg $end
$var reg 4 `" OPSELreg [3:0] $end
$var reg 2 a" RegDstreg [1:0] $end
$var reg 5 b" RegRdreg [4:0] $end
$var reg 5 c" RegRsreg [4:0] $end
$var reg 5 d" RegRtreg [4:0] $end
$var reg 1 j RegWritereg $end
$var reg 1 i WBreg $end
$var reg 6 e" aluControlreg [5:0] $end
$var reg 32 f" imm_valuereg [31:0] $end
$upscope $end
$scope module ifid $end
$var wire 1 c IFIDWrite $end
$var wire 1 ! clock $end
$var wire 1 d flush $end
$var wire 1 " rst $end
$var wire 32 g" PC_Plus4 [31:0] $end
$var wire 32 h" Inst [31:0] $end
$var reg 32 i" InstReg [31:0] $end
$var reg 32 j" PC_Plus4Reg [31:0] $end
$upscope $end
$scope module instruction_block $end
$var wire 32 k" addr [31:0] $end
$var reg 32 l" com [31:0] $end
$upscope $end
$scope module jumpExtend_block $end
$var wire 26 m" in [25:0] $end
$var wire 32 n" out [31:0] $end
$upscope $end
$scope module memory_block $end
$var wire 32 o" addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 a renable $end
$var wire 1 " rst $end
$var wire 32 p" wdata [31:0] $end
$var wire 1 ` wenable $end
$var reg 32 q" rdata [31:0] $end
$upscope $end
$scope module memwb $end
$var wire 32 r" ALUOut [31:0] $end
$var wire 32 s" Memout [31:0] $end
$var wire 5 t" RegRD [4:0] $end
$var wire 1 _ RegWrite $end
$var wire 1 ^ WB $end
$var wire 1 ! clock $end
$var wire 1 u" rst $end
$var reg 32 v" ALUreg [31:0] $end
$var reg 32 w" Memreg [31:0] $end
$var reg 5 x" RegRDreg [4:0] $end
$var reg 1 X RegWritereg $end
$var reg 1 W WBreg $end
$upscope $end
$scope module pc4_block $end
$var wire 32 y" out [31:0] $end
$var wire 32 z" in [31:0] $end
$upscope $end
$scope module pc_block $end
$var wire 1 Z PCWrite $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 {" pc [31:0] $end
$var wire 32 |" newPC [31:0] $end
$var reg 32 }" programCounter [31:0] $end
$upscope $end
$scope module pcmux_block $end
$var wire 2 ~" PCSrc [1:0] $end
$var wire 32 !# br [31:0] $end
$var wire 32 "# jump [31:0] $end
$var wire 32 ## pc4 [31:0] $end
$var reg 32 $# out [31:0] $end
$upscope $end
$scope module regWriteMUX_block $end
$var wire 2 %# RegDst [1:0] $end
$var wire 5 &# r2 [4:0] $end
$var wire 5 '# r3 [4:0] $end
$var reg 5 (# wn [4:0] $end
$upscope $end
$scope module regimmChoose_block $end
$var wire 1 r BSrc $end
$var wire 32 )# imm [31:0] $end
$var wire 32 *# r2 [31:0] $end
$var wire 32 +# out [31:0] $end
$upscope $end
$scope module register_block $end
$var wire 1 ! clk $end
$var wire 5 ,# r1 [4:0] $end
$var wire 5 -# r2 [4:0] $end
$var wire 1 " rst $end
$var wire 5 .# wdest [4:0] $end
$var wire 1 X write $end
$var wire 32 /# wdata [31:0] $end
$var reg 32 0# r1value [31:0] $end
$var reg 32 1# r2value [31:0] $end
$upscope $end
$scope module write_mux_block $end
$var wire 1 W WBSrc $end
$var wire 32 2# memory [31:0] $end
$var wire 32 3# outALU [31:0] $end
$var reg 32 4# out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4#
bx 3#
bx 2#
b0 1#
b0 0#
bx /#
bx .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b11111 (#
b0 '#
b0 &#
b0 %#
b100 $#
b100 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b100 |"
b0 {"
b0 z"
b100 y"
bx x"
bx w"
bx v"
zu"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b10001100000000000000000000000000 l"
b0 k"
b0 j"
b0 i"
b10001100000000000000000000000000 h"
b100 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
0Y"
1X"
b0 W"
b0 V"
b0 U"
b1 T"
b0 S"
0R"
0Q"
0P"
b0 O"
b0 N"
b0 M"
b0 L"
bx K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b11111 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
bx ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
bx ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
bz x
b0 w
b0 v
b0 u
b0 t
b0 s
0r
0q
b0 p
b0 o
b0 n
b0 m
b0 l
0k
0j
0i
b0 h
b0 g
b0 f
1e
0d
1c
b0 b
0a
0`
0_
0^
b0 ]
b0 \
b0 [
1Z
b0 Y
xX
xW
bx V
bx U
bx T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b10001100000000000000000000000000 M
b100000001 L
b0 K
b100000001 J
b0 I
b0 H
b0 G
b0 F
bx E
b0 D
b100 C
b0 B
b100 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b11111 9
b0 8
b1 7
b0 6
b0 5
b0 4
b1 3
b0 2
b0 1
b0 0
b0 /
0.
0-
0,
0+
b0 *
b0 )
b0 (
b1 '
1&
0%
b0 $
1#
1"
0!
$end
#1
b0 E
b0 ("
b0 ."
b0 /#
b0 4#
b0 T
b0 K"
b0 x"
b0 .#
b0 V
b0 v"
b0 3#
b0 U
b0 w"
b0 2#
0X
0W
1!
#2
0!
0"
#3
b1 $
b1 /
b1 8
b1 8"
1Y"
1Q"
b1010 S"
b10101010101 J
b1110 R
b1110 7"
b1110 Z"
1,
1%
b10101010101 L
b1010 )
b1010 1
b1010 5
b1010 5"
b1000 A
b1000 |"
b1000 $#
b100000000000010000000000000101 M
b100000000000010000000000000101 h"
b100000000000010000000000000101 l"
b100011 *
b100011 0
b100011 4
b100011 D
b100011 ="
b0 9
b0 D"
b0 (#
b1000 C
b1000 g"
b1000 y"
b1000 ##
b100 N
b100 3"
b100 !#
b100 B
b100 2"
b100 k"
b100 z"
b100 {"
b100 }"
b100 Y
b100 j"
b10001100000000000000000000000000 b
b10001100000000000000000000000000 @"
b10001100000000000000000000000000 i"
b1 n
b1 a"
b1 %#
1j
b11111 \
b11111 F"
b11111 J"
b11111 t"
1!
#4
0!
#5
0Y"
0X"
0Q"
b0 S"
b0 T"
b101 H
b101 4"
b101 I"
b101 ["
b100000 R
b100000 7"
b100000 Z"
b0 J
b101 I
b101 >"
b101 H"
b1 <
b1 #"
b1 :"
b1 W"
b1 -#
0%
0,
1.
1-
b10 '
b10 3
b10 7
b1011000001 L
b1000 )
b1000 1
b1000 5
b1000 5"
0e
0c
0Z
b1000 *
b1000 0
b1000 4
b1000 D
b1000 ="
b1100 A
b1100 |"
b1100 $#
b100000000000100000000000000101 M
b100000000000100000000000000101 h"
b100000000000100000000000000101 l"
b0 \
b0 F"
b0 J"
b0 t"
1_
b1110 h
b1110 !"
b1110 e"
b1010 p
b1010 `"
1q
1i
b1000 Y
b1000 j"
b100000000000010000000000000101 b
b100000000000010000000000000101 @"
b100000000000010000000000000101 i"
b1100 C
b1100 g"
b1100 y"
b1100 ##
b11100 N
b11100 3"
b11100 !#
b1000 B
b1000 2"
b1000 k"
b1000 z"
b1000 {"
b1000 }"
b11111 T
b11111 K"
b11111 x"
b11111 .#
1!
#6
0!
#7
1X"
b1000 S"
1P"
b10 T"
b1011000001 J
b11111 9
b11111 D"
b11111 (#
1e
1c
1Z
b100000 h
b100000 !"
b100000 e"
b1 l
b1 %"
b1 L"
b1 d"
b1 &#
b101 G
b101 f"
b101 )#
b0 n
b0 a"
b0 %#
b0 p
b0 `"
0q
0j
0i
1a
1^
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#8
0!
#9
b101 O
b101 ""
b101 B"
b11111111111111111111111111111011 z
b101 y
b101 {
b10 <
b10 #"
b10 :"
b10 W"
b10 -#
b1 9
b1 D"
b1 (#
b101 w
b101 P
b101 |
b101 +#
b10000 A
b10000 |"
b10000 $#
b1000100001100000100000 M
b1000100001100000100000 h"
b1000100001100000100000 l"
b11111 \
b11111 F"
b11111 J"
b11111 t"
0a
0_
0^
b10 n
b10 a"
b10 %#
b1000 p
b1000 `"
1r
1j
b1100 Y
b1100 j"
b100000000000100000000000000101 b
b100000000000100000000000000101 @"
b100000000000100000000000000101 i"
b10000 C
b10000 g"
b10000 y"
b10000 ##
b100000 N
b100000 3"
b100000 !#
b1100 B
b1100 2"
b1100 k"
b1100 z"
b1100 {"
b1100 }"
1W
1!
#10
0!
#11
b11 @
b11 <"
b11 U"
b100000 K
b100000 6"
b100000 ?"
b0 $
b0 /
b0 8
b0 8"
b0 S"
0P"
b1 T"
b0 H
b0 4"
b0 I"
b0 ["
b100000001 J
b100000 R
b100000 7"
b100000 Z"
b0 I
b0 >"
b0 H"
b1 >
b1 $"
b1 ;"
b1 V"
b1 ,#
b1 '
b1 3
b1 7
0-
0.
b100000001 L
b0 )
b0 1
b0 5
b0 5"
b10100 A
b10100 |"
b10100 $#
b10101100000000110000000000000000 M
b10101100000000110000000000000000 h"
b10101100000000110000000000000000 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b10 9
b10 D"
b10 (#
b10100 C
b10100 g"
b10100 y"
b10100 ##
b10000 N
b10000 3"
b10000 !#
b10000 B
b10000 2"
b10000 k"
b10000 z"
b10000 {"
b10000 }"
b10000 Y
b10000 j"
b1000100001100000100000 b
b1000100001100000100000 @"
b1000100001100000100000 i"
b10 l
b10 %"
b10 L"
b10 d"
b10 &#
b1 \
b1 F"
b1 J"
b1 t"
b101 ]
b101 '"
b101 -"
b101 E"
b101 o"
b101 r"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
0W
1!
#12
0!
#13
b101 }
b101 t
b101 1"
b101 C"
b101 *#
b101 v
b101 Q
b101 ~
b101 +"
b1 $
b1 /
b1 8
b1 8"
0X"
1R"
b1011 S"
1P"
b10 T"
b1010 O
b1010 ""
b1010 B"
b1011011010 J
b11110 R
b11110 7"
b11110 Z"
b0 z
b1010 y
b101 {
b0 K
b0 6"
b0 ?"
b0 @
b0 <"
b0 U"
b11 <
b11 #"
b11 :"
b11 W"
b11 -#
b0 >
b0 $"
b0 ;"
b0 V"
b0 ,#
1+
1.
0&
b10 '
b10 3
b10 7
b1011011010 L
b1011 )
b1011 1
b1011 5
b1011 5"
b11 9
b11 D"
b11 (#
b101 w
b101 P
b101 |
b101 +#
b101011 *
b101011 0
b101011 4
b101011 D
b101011 ="
b11000 A
b11000 |"
b11000 $#
b10000001000110000000000000001 M
b10000001000110000000000000001 h"
b10000001000110000000000000001 l"
b101 E
b101 ("
b101 ."
b101 /#
b101 4#
b10 f
b10 0"
b10 O"
b1 g
b1 *"
b1 N"
b10 \
b10 F"
b10 J"
b10 t"
b11 o
b11 b"
b11 '#
b1 m
b1 M"
b1 c"
b0 G
b0 f"
b0 )#
b1 n
b1 a"
b1 %#
b0 p
b0 `"
0r
b10100 Y
b10100 j"
b10101100000000110000000000000000 b
b10101100000000110000000000000000 @"
b10101100000000110000000000000000 i"
b11000 C
b11000 g"
b11000 y"
b11000 ##
b10100 N
b10100 3"
b10100 !#
b10100 B
b10100 2"
b10100 k"
b10100 z"
b10100 {"
b10100 }"
b1 T
b1 K"
b1 x"
b1 .#
b101 V
b101 v"
b101 3#
1X
1!
#14
0!
#15
b0 }
b0 v
b0 Q
b0 ~
b0 +"
b1010 t
b1010 1"
b1010 C"
b1010 *#
0R"
b10 S"
0P"
b1 T"
b1 H
b1 4"
b1 I"
b1 ["
0#
b101 =
b101 ]"
b101 0#
b100010000 J
b100010 R
b100010 7"
b100010 Z"
b0 O
b0 ""
b0 B"
b1 I
b1 >"
b1 H"
b1 >
b1 $"
b1 ;"
b1 V"
b1 ,#
b1 '
b1 3
b1 7
0&
0.
0+
b100010000 L
b10 )
b10 1
b10 5
b10 5"
0d
b0 (
b0 2
b0 6
b0 ~"
b0 z
b0 y
b0 {
b11100 A
b11100 |"
b11100 $#
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b100 *
b100 0
b100 4
b100 D
b100 ="
b11 9
b11 D"
b11 (#
b0 w
b0 P
b0 |
b0 +#
b0 g
b0 *"
b0 N"
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11100 N
b11100 3"
b11100 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b11000 Y
b11000 j"
b10000001000110000000000000001 b
b10000001000110000000000000001 @"
b10000001000110000000000000001 i"
b11110 h
b11110 !"
b11110 e"
b0 o
b0 b"
b0 '#
b11 l
b11 %"
b11 L"
b11 d"
b11 &#
b0 m
b0 M"
b0 c"
b10 n
b10 a"
b10 %#
b1011 p
b1011 `"
1r
1k
0j
b101 [
b101 G"
b101 p"
b11 \
b11 F"
b11 J"
b11 t"
b1010 ]
b1010 '"
b1010 -"
b1010 E"
b1010 o"
b1010 r"
b10 T
b10 K"
b10 x"
b10 .#
1!
#16
0!
#17
b101 }
b0 t
b0 1"
b0 C"
b0 *#
b101 v
b101 Q
b101 ~
b101 +"
b0 M
b0 h"
b0 l"
b0 S"
b0 R
b0 7"
b0 Z"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
b0 T"
b101 O
b101 ""
b101 B"
b0 H
b0 4"
b0 I"
b0 ["
1#
b0 =
b0 ]"
b0 0#
b0 J
b101 z
b101 y
b0 {
b0 I
b0 >"
b0 H"
b0 <
b0 #"
b0 :"
b0 W"
b0 -#
b0 >
b0 $"
b0 ;"
b0 V"
b0 ,#
0&
b0 '
b0 3
b0 7
b0 L
b0 )
b0 1
b0 5
b0 5"
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b0 w
b0 P
b0 |
b0 +#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b0 f
b0 0"
b0 O"
b1010 E
b1010 ("
b1010 ."
b1010 /#
b1010 4#
b1010 [
b1010 G"
b1010 p"
b0 ]
b0 '"
b0 -"
b0 E"
b0 o"
b0 r"
1`
0_
b100010 h
b100010 !"
b100010 e"
b1 m
b1 M"
b1 c"
b1 G
b1 f"
b1 )#
b101 u
b101 )"
b101 ^"
b1 n
b1 a"
b1 %#
b10 p
b10 `"
0r
0k
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b11 T
b11 K"
b11 x"
b11 .#
b1010 V
b1010 v"
b1010 3#
1!
#18
0!
#19
b0 O
b0 ""
b0 B"
b0 z
b0 y
b0 }
b0 v
b0 Q
b0 ~
b0 +"
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b0 E
b0 ("
b0 ."
b0 /#
b0 4#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 h
b0 !"
b0 e"
b0 l
b0 %"
b0 L"
b0 d"
b0 &#
b0 m
b0 M"
b0 c"
b0 G
b0 f"
b0 )#
b0 u
b0 )"
b0 ^"
b0 n
b0 a"
b0 %#
b0 p
b0 `"
b0 [
b0 G"
b0 p"
b0 \
b0 F"
b0 J"
b0 t"
b101 ]
b101 '"
b101 -"
b101 E"
b101 o"
b101 r"
0`
b0 V
b0 v"
b0 3#
0X
1!
#20
0!
#21
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b101 E
b101 ("
b101 ."
b101 /#
b101 4#
b11111 \
b11111 F"
b11111 J"
b11111 t"
b0 ]
b0 '"
b0 -"
b0 E"
b0 o"
b0 r"
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
b101 V
b101 v"
b101 3#
1!
#22
0!
#23
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b0 E
b0 ("
b0 ."
b0 /#
b0 4#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
b0 V
b0 v"
b0 3#
1!
#24
0!
#25
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#26
0!
#27
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#28
0!
#29
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#30
0!
#31
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#32
0!
#33
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#34
0!
#35
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#36
0!
#37
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#38
0!
#39
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#40
0!
#41
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#42
0!
#43
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#44
0!
#45
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#46
0!
#47
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#48
0!
#49
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#50
0!
#51
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#52
0!
#53
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#54
0!
#55
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#56
0!
#57
b0 M
b0 h"
b0 l"
b110 F
b110 n"
b110 "#
b110 S
b110 A"
b110 m"
b10 $
b10 /
b10 8
b10 8"
0X"
b0 T"
b0 R
b0 7"
b0 Z"
b0 J
b0 K
b0 6"
b0 ?"
0&
b0 L
b0 '
b0 3
b0 7
1d
b1 (
b1 2
b1 6
b1 ~"
b0 9
b0 D"
b0 (#
b10 *
b10 0
b10 4
b10 D
b10 ="
b11000 A
b11000 |"
b11000 $#
b11111 \
b11111 F"
b11111 J"
b11111 t"
0_
b1 n
b1 a"
b1 %#
1j
b11100 Y
b11100 j"
b1000000000000000000000000110 b
b1000000000000000000000000110 @"
b1000000000000000000000000110 i"
b100000 C
b100000 g"
b100000 y"
b100000 ##
b11100 N
b11100 3"
b11100 !#
b11100 B
b11100 2"
b11100 k"
b11100 z"
b11100 {"
b11100 }"
b0 T
b0 K"
b0 x"
b0 .#
1X
1!
#58
0!
#59
b0 $
b0 /
b0 8
b0 8"
1X"
b1 T"
b100000001 J
b11100 A
b11100 |"
b11100 $#
b0 F
b0 n"
b0 "#
b0 S
b0 A"
b0 m"
b1 '
b1 3
b1 7
b100000001 L
1&
0d
b0 (
b0 2
b0 6
b0 ~"
b1000000000000000000000000110 M
b1000000000000000000000000110 h"
b1000000000000000000000000110 l"
b0 *
b0 0
b0 4
b0 D
b0 ="
b11111 9
b11111 D"
b11111 (#
b11100 C
b11100 g"
b11100 y"
b11100 ##
b11000 N
b11000 3"
b11000 !#
b11000 B
b11000 2"
b11000 k"
b11000 z"
b11000 {"
b11000 }"
b0 Y
b0 j"
b0 b
b0 @"
b0 i"
b0 n
b0 a"
b0 %#
0j
b0 \
b0 F"
b0 J"
b0 t"
1_
b11111 T
b11111 K"
b11111 x"
b11111 .#
0X
1!
#60
0!
