<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf518 › include › mach › defBF514.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF514.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF514_H</span>
<span class="cp">#define _DEF_BF514_H</span>

<span class="cm">/* BF514 is BF512 + RSI */</span>
<span class="cp">#include &quot;defBF512.h&quot;</span>

<span class="cm">/* Removable Storage Interface Registers */</span>

<span class="cp">#define RSI_PWR_CONTROL                0xFFC03800 </span><span class="cm">/* RSI Power Control Register */</span><span class="cp"></span>
<span class="cp">#define RSI_CLK_CONTROL                0xFFC03804 </span><span class="cm">/* RSI Clock Control Register */</span><span class="cp"></span>
<span class="cp">#define RSI_ARGUMENT                   0xFFC03808 </span><span class="cm">/* RSI Argument Register */</span><span class="cp"></span>
<span class="cp">#define RSI_COMMAND                    0xFFC0380C </span><span class="cm">/* RSI Command Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESP_CMD                   0xFFC03810 </span><span class="cm">/* RSI Response Command Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESPONSE0                  0xFFC03814 </span><span class="cm">/* RSI Response Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESPONSE1                  0xFFC03818 </span><span class="cm">/* RSI Response Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESPONSE2                  0xFFC0381C </span><span class="cm">/* RSI Response Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESPONSE3                  0xFFC03820 </span><span class="cm">/* RSI Response Register */</span><span class="cp"></span>
<span class="cp">#define RSI_DATA_TIMER                 0xFFC03824 </span><span class="cm">/* RSI Data Timer Register */</span><span class="cp"></span>
<span class="cp">#define RSI_DATA_LGTH                  0xFFC03828 </span><span class="cm">/* RSI Data Length Register */</span><span class="cp"></span>
<span class="cp">#define RSI_DATA_CONTROL               0xFFC0382C </span><span class="cm">/* RSI Data Control Register */</span><span class="cp"></span>
<span class="cp">#define RSI_DATA_CNT                   0xFFC03830 </span><span class="cm">/* RSI Data Counter Register */</span><span class="cp"></span>
<span class="cp">#define RSI_STATUS                     0xFFC03834 </span><span class="cm">/* RSI Status Register */</span><span class="cp"></span>
<span class="cp">#define RSI_STATUSCL                   0xFFC03838 </span><span class="cm">/* RSI Status Clear Register */</span><span class="cp"></span>
<span class="cp">#define RSI_MASK0                      0xFFC0383C </span><span class="cm">/* RSI Interrupt 0 Mask Register */</span><span class="cp"></span>
<span class="cp">#define RSI_MASK1                      0xFFC03840 </span><span class="cm">/* RSI Interrupt 1 Mask Register */</span><span class="cp"></span>
<span class="cp">#define RSI_FIFO_CNT                   0xFFC03848 </span><span class="cm">/* RSI FIFO Counter Register */</span><span class="cp"></span>
<span class="cp">#define RSI_CEATA_CONTROL              0xFFC0384C </span><span class="cm">/* RSI CEATA Register */</span><span class="cp"></span>
<span class="cp">#define RSI_FIFO                       0xFFC03880 </span><span class="cm">/* RSI Data FIFO Register */</span><span class="cp"></span>
<span class="cp">#define RSI_ESTAT                      0xFFC038C0 </span><span class="cm">/* RSI Exception Status Register */</span><span class="cp"></span>
<span class="cp">#define RSI_EMASK                      0xFFC038C4 </span><span class="cm">/* RSI Exception Mask Register */</span><span class="cp"></span>
<span class="cp">#define RSI_CONFIG                     0xFFC038C8 </span><span class="cm">/* RSI Configuration Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RD_WAIT_EN                 0xFFC038CC </span><span class="cm">/* RSI Read Wait Enable Register */</span><span class="cp"></span>
<span class="cp">#define RSI_PID0                       0xFFC038D0 </span><span class="cm">/* RSI Peripheral ID Register 0 */</span><span class="cp"></span>
<span class="cp">#define RSI_PID1                       0xFFC038D4 </span><span class="cm">/* RSI Peripheral ID Register 1 */</span><span class="cp"></span>
<span class="cp">#define RSI_PID2                       0xFFC038D8 </span><span class="cm">/* RSI Peripheral ID Register 2 */</span><span class="cp"></span>
<span class="cp">#define RSI_PID3                       0xFFC038DC </span><span class="cm">/* RSI Peripheral ID Register 3 */</span><span class="cp"></span>
<span class="cp">#define RSI_PID4                       0xFFC038E0 </span><span class="cm">/* RSI Peripheral ID Register 0 */</span><span class="cp"></span>
<span class="cp">#define RSI_PID5                       0xFFC038E4 </span><span class="cm">/* RSI Peripheral ID Register 1 */</span><span class="cp"></span>
<span class="cp">#define RSI_PID6                       0xFFC038E8 </span><span class="cm">/* RSI Peripheral ID Register 2 */</span><span class="cp"></span>
<span class="cp">#define RSI_PID7                       0xFFC038EC </span><span class="cm">/* RSI Peripheral ID Register 3 */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _DEF_BF514_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
