#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Mar 26 11:51:11 2014
# Process ID: 16511
# Log file: /home/chris/vivado.log
# Journal file: /home/chris/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/chris/vanilla-pendulum-project/Zedboard-Pendulum-Control/SPI_pendulum.xpr
INFO: [Project 1-313] Project file moved from '/home/controls/Documents/Zedboard-Pendulum-Control' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
open_bd_design {/home/chris/vanilla-pendulum-project/Zedboard-Pendulum-Control/SPI_pendulum.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_1
Successfully read diagram <system> from BD file </home/chris/vanilla-pendulum-project/Zedboard-Pendulum-Control/SPI_pendulum.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4930.125 ; gain = 62.406
open_bd_design {/home/chris/vanilla-pendulum-project/Zedboard-Pendulum-Control/SPI_pendulum.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 11:56:56 2014...
