
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001076                       # Number of seconds simulated
sim_ticks                                  1075563513                       # Number of ticks simulated
final_tick                               400277704941                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155566                       # Simulator instruction rate (inst/s)
host_op_rate                                   197584                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  27713                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338196                       # Number of bytes of host memory used
host_seconds                                 38811.28                       # Real time elapsed on the host
sim_insts                                  6037715208                       # Number of instructions simulated
sim_ops                                    7668472503                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        17792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        35840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        64768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        63616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        11776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        11904                       # Number of bytes read from this memory
system.physmem.bytes_read::total               253184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       139648                       # Number of bytes written to this memory
system.physmem.bytes_written::total            139648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          139                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          280                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          506                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           92                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           93                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1978                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1091                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1091                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2856177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16542026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3213199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12138753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3570222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33322068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1547096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60217736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3213199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13447834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1547096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     59146670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1309081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10948679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1309081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11067687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               235396606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2856177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3213199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3570222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1547096                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3213199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1547096                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1309081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1309081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18565152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         129837056                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              129837056                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         129837056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2856177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16542026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3213199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12138753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3570222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33322068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1547096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60217736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3213199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13447834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1547096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     59146670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1309081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10948679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1309081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11067687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              365233661                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2579290                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210040                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171918                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22330                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86829                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79955                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21295                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1003                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199231                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210040                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101250                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262216                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64263                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         61464                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125296                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2373883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2111667     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27849      1.17%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32217      1.36%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17693      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20271      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11753      0.50%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7694      0.32%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20682      0.87%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124057      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2373883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081433                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464946                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991656                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        79118                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259867                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2083                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41155                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34177                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          400                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463383                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41155                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995217                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          16296                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53682                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258399                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9130                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461128                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1989                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4502                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2031846                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6801372                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6801372                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          328740                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          389                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          222                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26610                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140523                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1889                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15759                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367689                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1987                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       200604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       469963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2373883                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576140                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1798428     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       230914      9.73%     85.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124583      5.25%     90.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86030      3.62%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75184      3.17%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38808      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9303      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6139      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4494      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2373883                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            347     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1329     43.98%     55.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1346     44.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144877     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21313      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126659      9.26%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74674      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367689                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.530258                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3022                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002210                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5114269                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1658195                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370711                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3466                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27642                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2398                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41155                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11320                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1241                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457555                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140523                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75464                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          223                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345939                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118653                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21749                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193278                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187700                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74625                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521825                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342995                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342905                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798892                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092376                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520649                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381811                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       230673                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22279                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2332728                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344497                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1831399     78.51%     78.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232697      9.98%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97421      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58534      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40100      1.72%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26312      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13757      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10818      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21690      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2332728                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21690                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3768587                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2956298                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 205407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.579285                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.579285                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387704                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387704                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6069500                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1865922                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364250                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2579290                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          213631                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       174874                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22588                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        87020                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           82065                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21527                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1036                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2050743                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1194991                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             213631                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       103592                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               248287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          62317                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         41395                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           126986                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2379873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.963922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2131586     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11507      0.48%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18121      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           24204      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           25530      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           21539      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11633      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18080      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          117673      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2379873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082826                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463302                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2030216                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        62389                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           247651                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          371                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39239                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34893                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1464416                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1279                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39239                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2036131                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          12511                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        36918                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           242113                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12952                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1463080                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1635                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2042243                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6802640                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6802640                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1741371                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          300849                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            40539                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       137700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        73491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          832                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17890                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1460265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1378100                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          293                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       177363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       429487                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2379873                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579065                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270949                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1797168     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       239214     10.05%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       121472      5.10%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        91933      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        71850      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        28866      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        18511      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9525      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1334      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2379873                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            280     11.47%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           906     37.12%     48.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1255     51.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1159518     84.14%     84.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20431      1.48%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       124846      9.06%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        73134      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1378100                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534294                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2441                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001771                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5138805                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1637995                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1355489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1380541                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2759                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24458                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1426                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39239                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9741                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1127                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1460621                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           69                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       137700                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        73491                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12462                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25677                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1357590                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       117325                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20508                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              190435                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          192550                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             73110                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526343                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1355571                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1355489                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           778795                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2099372                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525528                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370966                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1015291                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1249447                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       211163                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22647                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2340634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.380813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1827523     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       254495     10.87%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96330      4.12%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        45368      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38574      1.65%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        22359      0.96%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        19569      0.84%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8645      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27771      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2340634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1015291                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1249447                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                185304                       # Number of memory references committed
system.switch_cpus1.commit.loads               113239                       # Number of loads committed
system.switch_cpus1.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            180158                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1125759                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25742                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        27771                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3773460                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2960482                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 199417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1015291                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1249447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1015291                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.540444                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.540444                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393632                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393632                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6107754                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1889817                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1357270                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2579290                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          201201                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       181364                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        12466                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        89031                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           69994                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10792                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          560                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2115748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1265497                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             201201                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        80786                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               249026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          39523                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         53280                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           123250                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        12336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2444804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.607626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.940669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2195778     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8570      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18157      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            7356      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           40661      1.66%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           36543      1.49%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6929      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           14839      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          115971      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2444804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078006                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490638                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2103522                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        65981                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           247946                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          829                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         26522                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17598                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1482034                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         26522                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2106400                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          43790                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        14583                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           245986                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7519                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1479721                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2768                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           70                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1742999                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6964217                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6964217                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1506912                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          236065                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20954                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       347664                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       174703                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1550                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8647                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1474335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1406402                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1013                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       136094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       329138                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2444804                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575262                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.372404                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1944604     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       150099      6.14%     85.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       123202      5.04%     90.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        52927      2.16%     92.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        67223      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        64923      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        37007      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2983      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1836      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2444804                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3438     10.78%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         27624     86.58%     97.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          843      2.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       883332     62.81%     62.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        12150      0.86%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       336923     23.96%     87.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       173914     12.37%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1406402                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.545267                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              31905                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022686                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5290526                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1610678                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1392100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1438307                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2511                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        17190                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2003                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         26522                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          39899                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1822                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1474529                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       347664                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       174703                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        14260                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1394906                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       335567                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11496                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              509412                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          182276                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            173845                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.540810                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1392251                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1392100                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           752952                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1482964                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.539722                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507735                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1120964                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1316678                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       157961                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        12500                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2418282                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.544468                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.366864                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1940449     80.24%     80.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       174508      7.22%     87.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        81880      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        80940      3.35%     94.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        21634      0.89%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        94174      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7147      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5098      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        12452      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2418282                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1120964                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1316678                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                503174                       # Number of memory references committed
system.switch_cpus2.commit.loads               330474                       # Number of loads committed
system.switch_cpus2.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173762                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1170653                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12616                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        12452                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3880456                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2975827                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 134486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1120964                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1316678                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1120964                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.300957                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.300957                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.434602                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.434602                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6893286                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1619500                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1759682                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2579290                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          202329                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       165029                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21339                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82831                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77301                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20163                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1963771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1197546                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             202329                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        97464                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               245728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          66858                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         60032                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           122556                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2314269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.629099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.996492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2068541     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12960      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20592      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           31245      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12845      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           14956      0.65%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           15944      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           11287      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          125899      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2314269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078444                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464293                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1939419                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        85084                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           243915                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1439                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         44411                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32795                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1451940                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1086                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         44411                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1944295                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          40472                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        29487                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           240575                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        15020                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1448817                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          539                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2914                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         7653                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          944                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1982880                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6754579                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6754579                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1635246                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          347620                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          166                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            44144                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       146364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        81101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         4082                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15688                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1443830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1347873                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2102                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       221572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       509728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2314269                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582418                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.265837                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1739410     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       233374     10.08%     85.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       129009      5.57%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        84621      3.66%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        77173      3.33%     97.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        23702      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17300      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5824      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3856      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2314269                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            386     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1425     42.49%     54.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1543     46.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1110097     82.36%     82.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        24822      1.84%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       133291      9.89%     94.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        79514      5.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1347873                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.522575                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3354                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002488                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5015470                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1665783                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1323258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1351227                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         6309                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        30526                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         5268                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1048                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         44411                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          29114                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1710                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1444146                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       146364                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        81101                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          166                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24793                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1328245                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       126308                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19627                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              205658                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          180142                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             79350                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.514965                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1323360                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1323258                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           783551                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1988328                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.513032                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.394075                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       980031                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1195038                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       250169                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21746                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2269858                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.526481                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.377301                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1785690     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       230511     10.16%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        95813      4.22%     93.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        48781      2.15%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        36685      1.62%     96.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        20899      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        12871      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10767      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        27841      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2269858                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       980031                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1195038                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                191671                       # Number of memory references committed
system.switch_cpus3.commit.loads               115838                       # Number of loads committed
system.switch_cpus3.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            165868                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1080504                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23307                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        27841                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3687224                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2934841                       # The number of ROB writes
system.switch_cpus3.timesIdled                  35041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 265021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             980031                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1195038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       980031                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.631845                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.631845                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.379962                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.379962                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6029018                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1808496                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1375563                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2579290                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          213272                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       174575                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22603                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86582                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81664                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21520                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1040                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2048074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1193556                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             213272                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103184                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          62589                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         42407                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           126835                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22452                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2377918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.964001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2130186     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11392      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17920      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           24073      1.01%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           25541      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           21565      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11471      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           18224      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          117546      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2377918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082686                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462746                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2027464                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        63451                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           247140                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          359                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39497                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34847                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1462894                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39497                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2033368                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          12576                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        37931                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           241608                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12929                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1461661                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1602                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2040092                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6795883                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6795883                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1736230                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          303820                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            40566                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       137661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        73369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          826                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17825                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1458886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1375618                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          292                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       179705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       434745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2377918                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578497                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270812                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1796432     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       238689     10.04%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       121182      5.10%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        91649      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        71859      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        28741      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18426      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9599      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1341      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2377918                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            285     11.65%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           909     37.16%     48.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1252     51.19%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1157450     84.14%     84.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20408      1.48%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       124607      9.06%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        72982      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1375618                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533332                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2446                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001778                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5131888                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1638958                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1352834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1378064                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2710                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        24739                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1493                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39497                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9806                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1141                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1459242                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       137661                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        73369                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25699                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1354969                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       117109                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20645                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              190072                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          192011                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             72963                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525326                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1352916                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1352834                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           777424                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2095657                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524499                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370969                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1012333                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1245805                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       213422                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22663                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2338421                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532755                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.379501                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1826781     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       253845     10.86%     88.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        95859      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        45312      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38508      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22321      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19509      0.83%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8673      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        27613      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2338421                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1012333                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1245805                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                184794                       # Number of memory references committed
system.switch_cpus4.commit.loads               112918                       # Number of loads committed
system.switch_cpus4.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            179614                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1122514                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25676                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        27613                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3770022                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2957982                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 201372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1012333                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1245805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1012333                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.547867                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.547867                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392485                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392485                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6096064                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1886069                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1355532                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2579290                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          201526                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       164300                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21469                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        82330                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           76969                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20193                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1963189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1194039                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             201526                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        97162                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               245085                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          67010                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         60036                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           122635                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2313075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.627713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.994485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2067990     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12845      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20676      0.89%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31182      1.35%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12801      0.55%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           14936      0.65%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15833      0.68%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11174      0.48%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          125638      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2313075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078132                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462933                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1938589                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        85308                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           243407                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1330                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44440                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32728                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1448119                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44440                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1943411                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          39492                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        30822                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           240017                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14884                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1445231                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          703                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2622                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7479                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1215                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1977958                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6738938                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6738938                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1631109                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          346849                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          316                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          167                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            43398                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       146096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        80785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3945                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15670                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1440596                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1345076                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2044                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       221257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       508306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2313075                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581510                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.265797                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1739964     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       232498     10.05%     85.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       128319      5.55%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        84435      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        77230      3.34%     97.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23648      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17261      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5851      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3869      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2313075                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            368     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1426     42.85%     53.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1534     46.09%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1107893     82.37%     82.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24785      1.84%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       133036      9.89%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        79213      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1345076                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.521491                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3328                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002474                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5008599                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1662232                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1320330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1348404                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6319                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        30531                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5119                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1050                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44440                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          29041                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1660                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1440913                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           25                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       146096                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        80785                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          167                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25037                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1325255                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       126025                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19821                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              205080                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          179587                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             79055                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513806                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1320430                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1320330                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           781752                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1983935                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.511897                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394041                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       977628                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1192048                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       250031                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21875                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2268635                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.525447                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.375712                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1785541     78.71%     78.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       229944     10.14%     88.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        95700      4.22%     93.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48722      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        36543      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20842      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12914      0.57%     98.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10760      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27669      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2268635                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       977628                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1192048                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                191231                       # Number of memory references committed
system.switch_cpus5.commit.loads               115565                       # Number of loads committed
system.switch_cpus5.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165437                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1077813                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23244                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27669                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3683045                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2928607                       # The number of ROB writes
system.switch_cpus5.timesIdled                  35053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 266215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             977628                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1192048                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       977628                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.638314                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.638314                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.379030                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.379030                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6016052                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1804473                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1371612                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2579290                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          234079                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       195112                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22973                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        89430                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           83772                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24739                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2027901                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1283015                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             234079                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       108511                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               266602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64951                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         62049                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines           127609                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2398350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.658018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.036726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2131748     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           16212      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20077      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           32657      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13403      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           17823      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           20323      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9701      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          136406      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2398350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090753                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.497430                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2016015                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        75304                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           265250                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41615                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        35308                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1567827                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41615                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2018502                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6192                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        63012                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           262893                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6129                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1557410                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents           821                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2175756                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7237365                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7237365                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1784963                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          390757                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22111                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       147042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        75118                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17150                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1518400                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1445324                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1730                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       206086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       433090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2398350                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.602633                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.325420                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1787521     74.53%     74.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       277442     11.57%     86.10% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       114153      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        64150      2.67%     93.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        86132      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        27349      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26502      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13967      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2398350                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9968     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1376     10.88%     89.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1298     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1218278     84.29%     84.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19561      1.35%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       132503      9.17%     94.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        74805      5.18%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1445324                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.560357                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12642                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5303369                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1724857                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1405035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1457966                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31064                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1375                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41615                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4703                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1518765                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       147042                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        75118                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        26329                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1418175                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       129849                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        27148                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              204634                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          199853                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             74785                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549832                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1405050                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1405035                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           841723                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2261954                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544737                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372122                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1038204                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1279396                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       239367                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22999                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2356735                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.542868                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361939                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1814358     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       275379     11.68%     88.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        99952      4.24%     92.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        49503      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        45058      1.91%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        19151      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        19016      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9023      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        25295      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2356735                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1038204                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1279396                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                189718                       # Number of memory references committed
system.switch_cpus6.commit.loads               115975                       # Number of loads committed
system.switch_cpus6.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            185382                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1151955                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        26431                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        25295                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3850203                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3079160                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 180940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1038204                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1279396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1038204                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.484377                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.484377                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.402515                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.402515                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6378263                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1965848                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1447426                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2579290                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          234227                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       195214                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22888                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        88713                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83404                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24774                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1065                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2027501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1284002                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             234227                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       108178                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               266634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          64836                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         63452                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           127510                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21776                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2399357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.658302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.037730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2132723     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           16247      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20031      0.83%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           32530      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13417      0.56%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           17730      0.74%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           20211      0.84%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9725      0.41%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          136743      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2399357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090811                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.497812                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2015533                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        76828                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           265265                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          141                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         41587                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35336                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1568816                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         41587                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2018077                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           6119                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        64618                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           262833                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6116                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1557921                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents           781                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4251                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2176642                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7239729                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7239729                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1786111                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          390525                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22331                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       147223                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        75201                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          813                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17150                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1519145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1445759                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1786                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       206261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       434539                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2399357                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.602561                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.325564                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1788331     74.53%     74.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       277622     11.57%     86.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       114221      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        64059      2.67%     93.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        86123      3.59%     97.12% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27231      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        26696      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        13897      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1177      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2399357                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          10057     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1383     10.85%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1302     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1218625     84.29%     84.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19571      1.35%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          178      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       132538      9.17%     94.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74847      5.18%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1445759                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560526                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              12742                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008813                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5305403                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1725776                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1405616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1458501                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          895                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31151                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1385                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         41587                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4642                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          651                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1519509                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1025                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       147223                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        75201                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26195                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1418762                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       129886                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        26997                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              204713                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          199959                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74827                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550059                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1405631                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1405616                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           841894                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2262040                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.544962                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372184                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1038900                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1280303                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239208                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22912                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2357770                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.543014                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361987                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1815046     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       275604     11.69%     88.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        99786      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        49660      2.11%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45131      1.91%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19183      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19044      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9084      0.39%     98.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25232      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2357770                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1038900                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1280303                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                189884                       # Number of memory references committed
system.switch_cpus7.commit.loads               116068                       # Number of loads committed
system.switch_cpus7.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            185528                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1152796                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26467                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25232                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3852049                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3080616                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 179933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1038900                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1280303                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1038900                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.482712                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.482712                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.402785                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.402785                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6380613                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1966738                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1448479                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           356                       # number of misc regfile writes
system.l2.replacements                           1985                       # number of replacements
system.l2.tagsinuse                      32752.032509                       # Cycle average of tags in use
system.l2.total_refs                          1780710                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34733                       # Sample count of references to valid blocks.
system.l2.avg_refs                          51.268534                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2037.805713                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.253456                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     78.631121                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.679666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     48.831698                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.005330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    163.200064                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.642064                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    226.070648                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     14.642396                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     52.250776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.636315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    221.843091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     10.765080                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     43.444341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.765537                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     43.886274                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3790.862793                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3052.452221                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5171.375709                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4941.968527                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3064.896673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4975.287608                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2359.807384                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2354.028023                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.062189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000448                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001490                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000733                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.004980                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.006899                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001595                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.006770                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001326                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001339                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.115688                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.093153                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.157818                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.150817                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.093533                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.151834                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.072016                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.071839                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999513                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          435                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          295                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          556                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          613                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          285                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          606                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          274                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          273                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3342                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1955                       # number of Writeback hits
system.l2.Writeback_hits::total                  1955                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          559                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          613                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          288                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          606                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          273                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3354                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          438                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          298                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          559                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          613                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          288                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          606                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          273                       # number of overall hits
system.l2.overall_hits::total                    3354                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          138                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          280                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          451                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          445                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           92                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           93                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1870                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 108                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          139                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          506                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          497                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           93                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1978                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          139                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          102                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          280                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          506                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          113                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          497                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           92                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           93                       # number of overall misses
system.l2.overall_misses::total                  1978                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3624890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     20765612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4041257                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     15200557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4444375                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     42347585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1991042                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     67869535                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4195391                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     16865127                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      1991201                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     67031803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1699670                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     13813736                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1668233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     14187390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       281737404                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       165734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      8282639                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      7807263                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16255636                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3624890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     20931346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4041257                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     15200557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4444375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     42347585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1991042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     76152174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4195391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     16865127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      1991201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     74839066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1699670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     13813736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1668233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     14187390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        297993040                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3624890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     20931346                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4041257                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     15200557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4444375                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     42347585                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1991042                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     76152174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4195391                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     16865127                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      1991201                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     74839066                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1699670                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     13813736                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1668233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     14187390                       # number of overall miss cycles
system.l2.overall_miss_latency::total       297993040                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          836                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1064                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5212                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1955                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1955                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               120                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         1119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5332                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         1119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5332                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.240838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.256927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.334928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.423872                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.283920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.423406                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.251366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.254098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.358787                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.240901                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.255000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.333731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.452189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.281796                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.450589                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.251366                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.254098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.370968                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.240901                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.255000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.333731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.452189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.281796                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.450589                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.251366                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.254098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.370968                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151037.083333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150475.449275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149676.185185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149025.068627                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148145.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151241.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153157.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150486.773836                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155384.851852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149248.911504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 153169.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150633.265169                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154515.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150149.304348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151657.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152552.580645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150661.713369                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       165734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 150593.436364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 150139.673077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150515.148148                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151037.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150585.223022                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149676.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149025.068627                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148145.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151241.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153157.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150498.367589                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155384.851852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149248.911504                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 153169.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150581.621730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154515.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150149.304348                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151657.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152552.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150653.710819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151037.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150585.223022                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149676.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149025.068627                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148145.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151241.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153157.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150498.367589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155384.851852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149248.911504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 153169.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150581.621730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154515.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150149.304348                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151657.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152552.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150653.710819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1091                       # number of writebacks
system.l2.writebacks::total                      1091                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          451                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           93                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1870                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            108                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1978                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1978                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2227794                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     12722170                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2467590                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      9262766                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2693503                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     26046852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1236365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     41608100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2626199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     10288901                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1235752                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     41116918                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1060032                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      8452820                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1028220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      8773043                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    172847025                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       107627                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      5080183                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      4777437                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9965247                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2227794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     12829797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2467590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      9262766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2693503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     26046852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1236365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     46688283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2626199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     10288901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1235752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     45894355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1060032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      8452820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1028220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      8773043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    182812272                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2227794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     12829797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2467590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      9262766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2693503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     26046852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1236365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     46688283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2626199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     10288901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1235752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     45894355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1060032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      8452820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1028220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      8773043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    182812272                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.240838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.256927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.334928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.423872                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.283920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.423406                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.251366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.254098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.358787                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.255000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.333731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.452189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.281796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.450589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.251366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.254098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370968                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.255000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.333731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.452189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.281796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.450589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.251366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.254098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370968                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92824.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92189.637681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91392.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90811.431373                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89783.433333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93024.471429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        95105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92257.427938                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97266.629630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91052.221239                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95057.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92397.568539                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96366.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91878.478261                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93474.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94333.795699                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92431.564171                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       107627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 92366.963636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 91873.788462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92270.805556                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92824.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92300.697842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91392.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90811.431373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89783.433333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93024.471429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        95105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92269.333992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97266.629630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91052.221239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95057.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92342.766600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96366.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91878.478261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93474.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94333.795699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92422.786653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92824.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92300.697842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91392.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90811.431373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89783.433333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93024.471429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        95105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92269.333992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97266.629630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91052.221239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95057.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92342.766600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96366.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91878.478261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93474.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94333.795699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92422.786653                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.215279                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133225                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.712032                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.215279                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038807                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811242                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125263                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125263                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125263                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125263                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125263                       # number of overall hits
system.cpu0.icache.overall_hits::total         125263                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           33                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4897975                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4897975                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4897975                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4897975                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4897975                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4897975                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125296                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125296                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125296                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125296                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125296                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125296                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 148423.484848                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 148423.484848                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 148423.484848                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 148423.484848                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 148423.484848                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 148423.484848                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3946831                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3946831                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3946831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3946831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3946831                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3946831                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157873.240000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157873.240000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157873.240000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157873.240000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157873.240000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157873.240000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   577                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203550                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   833                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141901.020408                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.719237                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.280763                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.717653                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.282347                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86819                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86819                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72631                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72631                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159450                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159450                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159450                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159450                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1942                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2007                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2007                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2007                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    218623546                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    218623546                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8233371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8233371                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    226856917                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    226856917                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    226856917                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    226856917                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161457                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161457                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161457                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161457                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021879                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021879                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012431                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012431                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012431                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012431                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112576.491246                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112576.491246                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 126667.246154                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 126667.246154                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113032.843548                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113032.843548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113032.843548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113032.843548                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          221                       # number of writebacks
system.cpu0.dcache.writebacks::total              221                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1369                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1430                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1430                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          577                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50857514                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50857514                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       366334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       366334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     51223848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     51223848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     51223848                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     51223848                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003574                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003574                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003574                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003574                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88756.568935                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88756.568935                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 91583.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91583.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88776.166378                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88776.166378                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88776.166378                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88776.166378                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.836727                       # Cycle average of tags in use
system.cpu1.icache.total_refs               749560894                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1487223.996032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.836727                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023777                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.784995                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       126951                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         126951                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       126951                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          126951                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       126951                       # number of overall hits
system.cpu1.icache.overall_hits::total         126951                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5186388                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5186388                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5186388                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5186388                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5186388                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5186388                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       126986                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       126986                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       126986                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       126986                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       126986                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       126986                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000276                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000276                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148182.514286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148182.514286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148182.514286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148182.514286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148182.514286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148182.514286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4450436                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4450436                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4450436                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4450436                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4450436                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4450436                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153463.310345                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153463.310345                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153463.310345                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153463.310345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153463.310345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153463.310345                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   400                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               113237729                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   656                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              172618.489329                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   139.194919                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   116.805081                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.543730                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.456270                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        86146                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          86146                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        71715                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         71715                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       157861                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          157861                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       157861                       # number of overall hits
system.cpu1.dcache.overall_hits::total         157861                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1255                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1255                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1270                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1270                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1270                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1270                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    136545866                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    136545866                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1196720                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1196720                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    137742586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    137742586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    137742586                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    137742586                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        87401                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        87401                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        71730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        71730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       159131                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       159131                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       159131                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       159131                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014359                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014359                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000209                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007981                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007981                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007981                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007981                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108801.486853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108801.486853                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79781.333333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79781.333333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108458.729134                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108458.729134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108458.729134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108458.729134                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu1.dcache.writebacks::total               90                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          858                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          858                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          870                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          870                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          397                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          400                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     35724636                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     35724636                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     35916936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     35916936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     35916936                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     35916936                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002514                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002514                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002514                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002514                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89986.488665                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89986.488665                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89792.340000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89792.340000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89792.340000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89792.340000                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               566.365356                       # Cycle average of tags in use
system.cpu2.icache.total_refs               768706541                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   574                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1339210.001742                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.641931                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.723424                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039490                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868147                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.907637                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       123209                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         123209                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       123209                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          123209                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       123209                       # number of overall hits
system.cpu2.icache.overall_hits::total         123209                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.cpu2.icache.overall_misses::total           41                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6139061                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6139061                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6139061                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6139061                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6139061                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6139061                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       123250                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       123250                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       123250                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       123250                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       123250                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       123250                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000333                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000333                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000333                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149733.195122                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149733.195122                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149733.195122                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149733.195122                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149733.195122                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149733.195122                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4861069                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4861069                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4861069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4861069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4861069                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4861069                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000252                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000252                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000252                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000252                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156808.677419                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156808.677419                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156808.677419                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156808.677419                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156808.677419                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156808.677419                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   839                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               289307758                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1095                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              264207.998174                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.088273                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.911727                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433939                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566061                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       316921                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         316921                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       172513                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        172513                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           89                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           86                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       489434                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          489434                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       489434                       # number of overall hits
system.cpu2.dcache.overall_hits::total         489434                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2927                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2927                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            9                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2936                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2936                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2936                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2936                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    328572432                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    328572432                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       731275                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       731275                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    329303707                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    329303707                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    329303707                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    329303707                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       319848                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       319848                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       172522                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       172522                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       492370                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       492370                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       492370                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       492370                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009151                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009151                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000052                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005963                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005963                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005963                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005963                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112255.699351                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112255.699351                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81252.777778                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81252.777778                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112160.663147                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112160.663147                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112160.663147                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112160.663147                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          240                       # number of writebacks
system.cpu2.dcache.writebacks::total              240                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2091                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2091                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            6                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2097                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2097                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2097                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2097                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          836                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          836                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          839                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          839                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     83702290                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     83702290                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       217022                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       217022                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     83919312                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     83919312                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     83919312                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     83919312                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001704                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001704                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001704                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001704                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100122.356459                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100122.356459                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72340.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72340.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100023.017878                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100023.017878                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100023.017878                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100023.017878                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.641361                       # Cycle average of tags in use
system.cpu3.icache.total_refs               753314386                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1497642.914513                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.641361                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020259                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805515                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       122542                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         122542                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       122542                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          122542                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       122542                       # number of overall hits
system.cpu3.icache.overall_hits::total         122542                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.cpu3.icache.overall_misses::total           14                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2318007                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2318007                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2318007                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2318007                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2318007                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2318007                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       122556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       122556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       122556                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       122556                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       122556                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       122556                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000114                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000114                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165571.928571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165571.928571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165571.928571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165571.928571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165571.928571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165571.928571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2104891                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2104891                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2104891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2104891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2104891                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2104891                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161914.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161914.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161914.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161914.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161914.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161914.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  1119                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               125534111                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1375                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              91297.535273                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   194.644393                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    61.355607                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.760330                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.239670                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        92737                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          92737                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        75022                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         75022                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          160                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          150                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       167759                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          167759                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       167759                       # number of overall hits
system.cpu3.dcache.overall_hits::total         167759                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2551                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2551                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          412                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          412                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2963                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2963                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2963                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2963                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    312399651                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    312399651                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     72454423                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     72454423                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    384854074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    384854074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    384854074                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    384854074                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        95288                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        95288                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        75434                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        75434                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       170722                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       170722                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       170722                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       170722                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.026771                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026771                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005462                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005462                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017356                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017356                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017356                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017356                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 122461.642885                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 122461.642885                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 175860.250000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 175860.250000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 129886.626392                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129886.626392                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 129886.626392                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129886.626392                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          570                       # number of writebacks
system.cpu3.dcache.writebacks::total              570                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1487                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1487                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          357                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          357                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1844                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1844                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1844                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1844                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1064                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1064                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           55                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1119                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1119                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1119                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1119                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    113602979                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    113602979                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8741605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8741605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    122344584                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    122344584                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    122344584                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    122344584                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.011166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000729                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000729                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.006555                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006555                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006555                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006555                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106769.717105                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106769.717105                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 158938.272727                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 158938.272727                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 109333.855228                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109333.855228                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 109333.855228                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109333.855228                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.717399                       # Cycle average of tags in use
system.cpu4.icache.total_refs               749560745                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1490180.407555                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.717399                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023586                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784804                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       126802                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         126802                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       126802                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          126802                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       126802                       # number of overall hits
system.cpu4.icache.overall_hits::total         126802                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.cpu4.icache.overall_misses::total           33                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5242710                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5242710                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5242710                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5242710                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5242710                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5242710                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       126835                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       126835                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       126835                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       126835                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       126835                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       126835                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000260                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000260                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       158870                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       158870                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       158870                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       158870                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       158870                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       158870                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4545254                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4545254                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4545254                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4545254                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4545254                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4545254                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162330.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162330.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162330.500000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162330.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162330.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162330.500000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   401                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               113237456                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              172355.336377                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   139.080274                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   116.919726                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.543282                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.456718                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        86063                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          86063                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        71525                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         71525                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          173                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          172                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       157588                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          157588                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       157588                       # number of overall hits
system.cpu4.dcache.overall_hits::total         157588                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1265                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1281                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1281                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1281                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1281                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    140581106                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    140581106                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1268832                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1268832                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    141849938                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    141849938                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    141849938                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    141849938                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        87328                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        87328                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        71541                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        71541                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       158869                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       158869                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       158869                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       158869                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014486                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014486                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000224                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008063                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008063                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008063                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008063                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111131.309091                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111131.309091                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        79302                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        79302                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110733.753318                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110733.753318                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110733.753318                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110733.753318                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu4.dcache.writebacks::total               91                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          867                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          880                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          880                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          880                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          880                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          401                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     36921809                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     36921809                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     37114109                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     37114109                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     37114109                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     37114109                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004558                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004558                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002524                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002524                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002524                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002524                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92768.364322                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92768.364322                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92553.887781                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92553.887781                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92553.887781                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92553.887781                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               502.635612                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753314465                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1497643.071571                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.635612                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020249                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.805506                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122621                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122621                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122621                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122621                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122621                       # number of overall hits
system.cpu5.icache.overall_hits::total         122621                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2319408                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2319408                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2319408                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2319408                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2319408                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2319408                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122635                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122635                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122635                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122635                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122635                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122635                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst       165672                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total       165672                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst       165672                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total       165672                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst       165672                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total       165672                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2101245                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2101245                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2101245                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2101245                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2101245                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2101245                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 161634.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 161634.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 161634.230769                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 161634.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 161634.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 161634.230769                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1103                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125533785                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1359                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              92372.174393                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   192.610776                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    63.389224                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.752386                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.247614                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        92554                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          92554                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        74883                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         74883                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          156                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          150                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       167437                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          167437                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       167437                       # number of overall hits
system.cpu5.dcache.overall_hits::total         167437                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2517                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2517                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          384                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2901                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2901                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2901                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2901                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    311806585                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    311806585                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     67812978                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     67812978                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    379619563                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    379619563                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    379619563                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    379619563                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        95071                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        95071                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        75267                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        75267                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       170338                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       170338                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       170338                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       170338                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026475                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026475                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005102                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005102                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017031                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017031                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017031                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017031                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 123880.248311                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 123880.248311                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 176596.296875                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 176596.296875                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 130858.174078                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 130858.174078                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 130858.174078                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 130858.174078                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          563                       # number of writebacks
system.cpu5.dcache.writebacks::total              563                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1466                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          332                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          332                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1798                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1798                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1798                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1798                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1051                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1051                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           52                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1103                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1103                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1103                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1103                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    112448853                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    112448853                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8252127                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8252127                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    120700980                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    120700980                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    120700980                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    120700980                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011055                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011055                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000691                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006475                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006475                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006475                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006475                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106992.248335                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 106992.248335                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 158694.750000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 158694.750000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 109429.718948                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 109429.718948                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 109429.718948                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 109429.718948                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               465.764442                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753003847                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1615888.083691                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    10.764442                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.017251                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.746417                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       127595                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         127595                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       127595                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          127595                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       127595                       # number of overall hits
system.cpu6.icache.overall_hits::total         127595                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.cpu6.icache.overall_misses::total           14                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2249612                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2249612                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2249612                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2249612                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2249612                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2249612                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       127609                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       127609                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       127609                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       127609                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       127609                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       127609                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000110                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000110                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 160686.571429                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 160686.571429                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 160686.571429                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 160686.571429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 160686.571429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 160686.571429                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           11                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           11                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           11                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      1839955                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1839955                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      1839955                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1839955                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      1839955                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1839955                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 167268.636364                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 167268.636364                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 167268.636364                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 167268.636364                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 167268.636364                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 167268.636364                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   366                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109335404                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              175780.392283                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   129.551911                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   126.448089                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.506062                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.493938                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        99774                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          99774                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        73388                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         73388                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          185                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          178                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       173162                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          173162                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       173162                       # number of overall hits
system.cpu6.dcache.overall_hits::total         173162                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          944                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          944                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          944                       # number of overall misses
system.cpu6.dcache.overall_misses::total          944                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     94606996                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     94606996                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     94606996                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     94606996                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     94606996                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     94606996                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       100718                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       100718                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        73388                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        73388                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       174106                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       174106                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       174106                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       174106                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009373                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009373                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005422                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005422                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005422                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005422                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 100219.275424                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 100219.275424                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 100219.275424                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 100219.275424                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 100219.275424                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 100219.275424                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu6.dcache.writebacks::total               90                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          578                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          578                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          578                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          366                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          366                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          366                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     32836055                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     32836055                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     32836055                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     32836055                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     32836055                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     32836055                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003634                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003634                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002102                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002102                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89715.997268                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89715.997268                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89715.997268                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89715.997268                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89715.997268                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89715.997268                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               465.764910                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753003748                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1615887.871245                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    10.764910                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.017251                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       127496                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         127496                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       127496                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          127496                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       127496                       # number of overall hits
system.cpu7.icache.overall_hits::total         127496                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2170266                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2170266                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2170266                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2170266                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2170266                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2170266                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       127510                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       127510                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       127510                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       127510                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       127510                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       127510                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000110                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000110                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       155019                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       155019                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       155019                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       155019                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       155019                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       155019                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      1796089                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1796089                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      1796089                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1796089                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      1796089                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1796089                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 163280.818182                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 163280.818182                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 163280.818182                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 163280.818182                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 163280.818182                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 163280.818182                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   366                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               109335571                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              175780.660772                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   129.591338                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   126.408662                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.506216                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.493784                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        99869                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          99869                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        73461                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         73461                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          184                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          178                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       173330                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          173330                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       173330                       # number of overall hits
system.cpu7.dcache.overall_hits::total         173330                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          926                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          926                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          926                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           926                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          926                       # number of overall misses
system.cpu7.dcache.overall_misses::total          926                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data     94034593                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     94034593                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data     94034593                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     94034593                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data     94034593                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     94034593                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       100795                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       100795                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        73461                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        73461                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       174256                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       174256                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       174256                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       174256                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009187                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009187                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005314                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005314                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005314                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005314                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 101549.236501                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 101549.236501                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 101549.236501                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 101549.236501                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 101549.236501                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 101549.236501                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu7.dcache.writebacks::total               90                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          560                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          560                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          560                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          560                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          560                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          560                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          366                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          366                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          366                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     33228472                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     33228472                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     33228472                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     33228472                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     33228472                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     33228472                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003631                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003631                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002100                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002100                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002100                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002100                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90788.174863                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90788.174863                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90788.174863                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90788.174863                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90788.174863                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90788.174863                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
