$date
	Sun Oct 23 05:22:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#220830
b111 &
b111 %
1$
b111 !
1"
#220831
0"
#220834
b10110 &
b10110 %
#220838
b1011 &
b1011 %
#220842
b100010 &
b100010 %
#220846
b10001 &
b10001 %
#220850
b110100 &
b110100 %
#220854
b11010 &
b11010 %
#220858
b1101 &
b1101 %
#220862
b101000 &
b101000 %
#220866
b10100 &
b10100 %
#220870
b1010 &
b1010 %
#220874
b101 &
b101 %
#220878
b10000 &
b10000 %
#220882
b1000 &
b1000 %
#220886
b100 &
b100 %
#220890
b10 &
b10 %
#220894
b1 &
1#
b1 %
#220898
b0 &
b0 %
0#
0$
#1135232
b10111 !
1"
#1135234
b10111 &
b10111 %
1$
#1135235
0"
#1135238
b1000110 &
b1000110 %
#1135242
b100011 &
b100011 %
#1135246
b1101010 &
b1101010 %
#1135250
b110101 &
b110101 %
#1135254
b10100000 &
b10100000 %
#1135258
b1010000 &
b1010000 %
#1135262
b101000 &
b101000 %
#1135266
b10100 &
b10100 %
#1135270
b1010 &
b1010 %
#1135274
b101 &
b101 %
#1135278
b10000 &
b10000 %
#1135282
b1000 &
b1000 %
#1135286
b100 &
b100 %
#1135290
b10 &
b10 %
#1135294
b1 &
1#
b1 %
#1135298
b0 &
b0 %
0#
0$
#2179902
b10000 &
b10000 %
1$
b10000 !
1"
#2179903
0"
#2179906
b1000 &
b1000 %
#2179910
b100 &
b100 %
#2179914
b10 &
b10 %
#2179918
b1 &
1#
b1 %
#2179922
b0 &
b0 %
0#
0$
#4500012
