timescale 1ns / 1ps  //simulation time/precision time

module Register_File(
		     input wire 	clk,RegWrite,
		     input wire [4:0] 	RA1,RA2,WriteRegister,             
                                                    
		     input wire [31:0] 	WD, //WriteData
		     output wire [31:0] RD1,RD2 //read data(outputs)
		     );
  /* inputs-RA1,RA2,WriteRegister,clk,RegWrite,WD
    outputs-RD1,RD2 */
   reg [31:0] 				REG_MEM_BLOCK[31:0]; //32 register array with 32 bits

                                       
integer i;          // Initialize all 32 registers to 0x0 at simulation start
initial begin
    for (i = 0; i < 32; i = i + 1) begin
        REG_MEM_BLOCK[i] = 32'h00000000;
    end
end
   always@(posedge clk)
     begin
	if(RegWrite)
	  REG_MEM_BLOCK[WriteRegister] <= WriteData;   //write writedata to register at address writeregister
     end

   assign RD1 = (RA1 != 0) ? REG_MEM_BLOCK[RA1] : 0;
   assign RD2 = (RA2 != 0) ? REG_MEM_BLOCK[RA2] : 0;

endmodule
