$date
	Sat Sep 28 14:50:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 16 ! rd2 [15:0] $end
$var wire 16 " rd1 [15:0] $end
$var reg 3 # a1 [2:0] $end
$var reg 3 $ a2 [2:0] $end
$var reg 3 % a3 [2:0] $end
$var reg 1 & clk $end
$var reg 16 ' wd3 [15:0] $end
$var reg 1 ( we3 $end
$scope module UUT $end
$var wire 1 & clk $end
$var wire 3 ) ra1 [2:0] $end
$var wire 3 * ra2 [2:0] $end
$var wire 3 + wa3 [2:0] $end
$var wire 16 , wd3 [15:0] $end
$var wire 1 ( we3 $end
$var wire 16 - rd2 [15:0] $end
$var wire 16 . rd1 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
1&
#20
0&
#30
1&
#40
0&
#50
1&
#60
0&
#70
1&
#80
0&
#90
1&
#100
0&
1(
#110
1&
#120
0&
b1 %
b1 +
b1010101111001101 '
b1010101111001101 ,
#130
1&
#140
b1010101111001101 "
b1010101111001101 .
0&
b10 %
b10 +
b1 #
b1 )
b100100011 '
b100100011 ,
#150
1&
#160
b1010101111001101 !
b1010101111001101 -
b100100011 "
b100100011 .
0&
b11 %
b11 +
b1 $
b1 *
b10 #
b10 )
b1100110011001100 '
b1100110011001100 ,
#170
1&
#180
b1100110011001100 !
b1100110011001100 -
0&
b1 %
b1 +
b11 $
b11 *
b11001100110011 '
b11001100110011 ,
