INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/BCDto7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDto7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/ButtonDebounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ButtonDebounce
INFO: [VRFC 10-311] analyzing module FiftyMilliSecClk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/bcd_seven.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_seven
WARNING: [VRFC 10-3676] redeclaration of ansi port 'seven' is not allowed [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/bcd_seven.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module FiftyMHZClk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
