GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Tang nano 20k\TangNano-20K-example\hdmi\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'D:\Tang nano 20k\TangNano-20K-example\hdmi\src\gowin_rpll\TMDS_rPLL.v'
Analyzing Verilog file 'D:\Tang nano 20k\TangNano-20K-example\hdmi\src\testpattern.v'
Analyzing Verilog file 'D:\Tang nano 20k\TangNano-20K-example\hdmi\src\video_top.v'
Compiling module 'video_top'("D:\Tang nano 20k\TangNano-20K-example\hdmi\src\video_top.v":24)
Compiling module 'testpattern'("D:\Tang nano 20k\TangNano-20K-example\hdmi\src\testpattern.v":17)
Compiling module 'TMDS_rPLL'("D:\Tang nano 20k\TangNano-20K-example\hdmi\src\gowin_rpll\TMDS_rPLL.v":9)
Compiling module 'DVI_TX_Top'("D:\Tang nano 20k\TangNano-20K-example\hdmi\src\dvi_tx\dvi_tx.v":1034)
Compiling module '**'("D:\Tang nano 20k\TangNano-20K-example\hdmi\src\dvi_tx\dvi_tx.v":1033)
NOTE  (EX0101) : Current top module is "video_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Tang nano 20k\TangNano-20K-example\hdmi\impl\gwsynthesis\hdmi.vg" completed
[100%] Generate report file "D:\Tang nano 20k\TangNano-20K-example\hdmi\impl\gwsynthesis\hdmi_syn.rpt.html" completed
GowinSynthesis finish
