<PISI>
    <Source>
        <Name>yosys</Name>
        <Packager>
            <Name>Pierre-Yves</Name>
            <Email>pyu@riseup.net</Email>
        </Packager>
        <License>ISC</License>
        <PartOf>office.scientific</PartOf>
        <Summary xml:lang="en">Yosys Open SYnthesis Suite</Summary>
        <Description xml:lang="en">Yosys is a framework for Verilog RTL synthesis. It currently
has extensive Verilog-2005 support and provides a basic set of
synthesis algorithms for various application domains.
</Description>
        <Archive type="binary" sha1sum="79eb0752a961b8e0d15c77d298c97498fbc89c5a">https://getsol.us/sources/README.Solus</Archive>
    </Source>
    <Package>
        <Name>yosys</Name>
        <Summary xml:lang="en">Yosys Open SYnthesis Suite</Summary>
        <Description xml:lang="en">Yosys is a framework for Verilog RTL synthesis. It currently
has extensive Verilog-2005 support and provides a basic set of
synthesis algorithms for various application domains.
</Description>
        <PartOf>office.scientific</PartOf>
        <Files>
            <Path fileType="executable">/usr/bin/yosys</Path>
            <Path fileType="executable">/usr/bin/yosys-abc</Path>
            <Path fileType="executable">/usr/bin/yosys-filterlib</Path>
            <Path fileType="executable">/usr/bin/yosys-smtbmc</Path>
            <Path fileType="library">/usr/lib/python3.7/site-packages/pyosys/__init__.py</Path>
            <Path fileType="library">/usr/lib/python3.7/site-packages/pyosys/libyosys.so</Path>
            <Path fileType="data">/usr/share/yosys/achronix/speedster22i/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/achronix/speedster22i/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/adff2dff.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/dram_init_16x4.vh</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/drams.txt</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/drams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/eagle_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/cells.lib</Path>
            <Path fileType="data">/usr/share/yosys/cmp2lut.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/cells_latch.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/tff_extract.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/xc2_dff.lib</Path>
            <Path fileType="data">/usr/share/yosys/dff2ff.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/bram.txt</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/bram_conn_1.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/bram_conn_18.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/bram_conn_2.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/bram_conn_4.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/bram_conn_9.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/bram_init_1_2_4.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/bram_init_9_18_36.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/cells_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/dram.txt</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/drams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/latches_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gate2lut.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/bram.txt</Path>
            <Path fileType="data">/usr/share/yosys/gowin/brams_init3.vh</Path>
            <Path fileType="data">/usr/share/yosys/gowin/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/dram.txt</Path>
            <Path fileType="data">/usr/share/yosys/gowin/drams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_blackbox.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_latch.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_sim_ams.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_sim_digital.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_sim_wip.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/gp_dff.lib</Path>
            <Path fileType="data">/usr/share/yosys/ice40/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/ice40/brams_init1.vh</Path>
            <Path fileType="data">/usr/share/yosys/ice40/brams_init2.vh</Path>
            <Path fileType="data">/usr/share/yosys/ice40/brams_init3.vh</Path>
            <Path fileType="data">/usr/share/yosys/ice40/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/latches_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/a10gx/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/a10gx/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/altpll_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/m9k_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cyclone10/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cyclone10/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cycloneiv/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cycloneiv/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cycloneive/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cycloneive/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cyclonev/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cyclonev/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/max10/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/max10/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/pmux2mux.v</Path>
            <Path fileType="data">/usr/share/yosys/python3/smtio.py</Path>
            <Path fileType="data">/usr/share/yosys/sf2/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/sf2/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/sf2/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/simcells.v</Path>
            <Path fileType="data">/usr/share/yosys/simlib.v</Path>
            <Path fileType="data">/usr/share/yosys/techmap.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_init_16.vh</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_init_18.vh</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_init_32.vh</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_init_36.vh</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/cells_xtra.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/drams.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/drams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/ff_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/lut_map.v</Path>
        </Files>
    </Package>
    <Package>
        <Name>yosys-devel</Name>
        <Summary xml:lang="en">Development files for yosys</Summary>
        <Description xml:lang="en">Yosys is a framework for Verilog RTL synthesis. It currently
has extensive Verilog-2005 support and provides a basic set of
synthesis algorithms for various application domains.
</Description>
        <PartOf>programming.devel</PartOf>
        <RuntimeDependencies>
            <Dependency release="4">yosys</Dependency>
        </RuntimeDependencies>
        <Files>
            <Path fileType="executable">/usr/bin/yosys-config</Path>
            <Path fileType="library">/usr/lib64/libyosys.so</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/ilang/ilang_backend.h</Path>
            <Path fileType="data">/usr/share/yosys/include/frontends/ast/ast.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/celledges.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/celltypes.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/consteval.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/hashlib.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/log.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/macc.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/modtools.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/register.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/rtlil.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/satgen.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/sigtools.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/utils.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/yosys.h</Path>
            <Path fileType="data">/usr/share/yosys/include/libs/ezsat/ezminisat.h</Path>
            <Path fileType="data">/usr/share/yosys/include/libs/ezsat/ezsat.h</Path>
            <Path fileType="data">/usr/share/yosys/include/libs/sha1/sha1.h</Path>
            <Path fileType="data">/usr/share/yosys/include/passes/fsm/fsmdata.h</Path>
        </Files>
    </Package>
    <History>
        <Update release="4">
            <Date>2020-06-17</Date>
            <Version>0.9</Version>
            <Comment>Packaging update</Comment>
            <Name>Pierre-Yves</Name>
            <Email>pyu@riseup.net</Email>
        </Update>
    </History>
</PISI>