Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 29 14:05:41 2023
| Host         : LAPTOP-N5294HBG running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_1_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 108
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-18 | Warning  | Missing input or output delay                   | 21         |
| TIMING-20 | Warning  | Non-clocked latch                               | 73         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X95Y58 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X97Y59 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X97Y57 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X98Y58 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X94Y58 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X94Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X96Y59 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X88Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X87Y62 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X86Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on actuator_rd_index_0[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on actuator_rd_index_0[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on actuator_rd_index_0[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on actuator_rd_index_0[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on actuator_rd_index_0[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on actuator_rd_item_0[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on actuator_rd_item_0[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ctr_rst_0 relative to clock(s) clk_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on rd_0 relative to clock(s) clk_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Actuator_output_value_0[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[2] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[3] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/Mean_load_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/Mean_load_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/Obuf_load_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/Obuf_load_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/PC_en_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/PC_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/PC_ld_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/PC_ld_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/PC_rst_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/PC_rst_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/ROM_rd_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/ROM_rd_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/cal_en_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/cal_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/disen_read_block_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/disen_read_block_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[2] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[3] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[4] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[5] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[6] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_wdata_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_wdata_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/flg_wr_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/flg_wr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/idx_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/idx_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/idx_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/idx_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/idx_reg[2] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/idx_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/idx_reg[3] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/idx_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/idx_reg[4] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/idx_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/itm_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/itm_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/itm_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/itm_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/mtep_load_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/mtep_load_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[2] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[3] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[4] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/sen_req_idx_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/sen_req_itm_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/sen_req_itm_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/sen_req_itm_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/sen_req_itm_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/spd_add_load_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/spd_add_load_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/spd_wr_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/spd_wr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/CONTROL_U/timer_ld_reg cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/CONTROL_U/timer_ld_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[2] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[3] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[4] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/count_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[10] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[11] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[12] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[2] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[3] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[4] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[5] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[6] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[7] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[8] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[9] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Input_Reader/sum_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Read_addr_gen/profile_T_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Read_addr_gen/profile_T_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Read_addr_gen/profile_T_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Read_addr_gen/profile_T_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Read_addr_gen/profile_T_reg[2] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Read_addr_gen/profile_T_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Read_addr_gen/profile_T_reg[3] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Read_addr_gen/profile_T_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[0] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[10] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[1] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[2] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[3] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[4] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[5] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[6] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[7] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[8] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[9] cannot be properly analyzed as its control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/Wadd_reg[9]/G is not reached by a timing clock
Related violations: <none>


