# Documents


## Papers and Presentations

 * [Efficient WiMAX Receiver Implementation on a Programmable Baseband Processor](https://www.diva-portal.org/smash/record.jsf?pid=diva2:22672)
 * [Design of a DVB-T Receiver For SFN on a DSP-Processor](https://www.diva-portal.org/smash/record.jsf?pid=diva2:575252)
 * [DSP implementation of the Cholesky factorisation](https://www.diva-portal.org/smash/record.jsf?pid=diva2:753391)
 * [Evaluation of instruction prefetch methods for Coresonic DSP processor](https://www.diva-portal.org/smash/record.jsf?pid=diva2:935885)
 * [On Generating Complex Numbers for FFT and NCO Using the CORDIC Algorithm](https://www.diva-portal.org/smash/record.jsf?pid=diva2:127535)
 * [Bus System for Coresonic SIMT DSP](https://www.diva-portal.org/smash/record.jsf?pid=diva2:940128)
 * [Multicore DSP Architecture and Programming](https://www.ida.liu.se/~TDDD56/slides/14-DSP-OlaDahl.pdf)
 * [System Architecture for 3GPP LTE Modem using a Programmable Baseband Processor](https://www.da.isy.liu.se/pubs/diwu/diwu-SoC2009ORG.pdf)
 * [Bridging Dream and Reality: Programmable Baseband Processors for Software-Defined Radio](https://www.da.isy.liu.se/pubs/dake/dake-IEEECM2009%20ORG.pdf)
 * [Implementation of Programmable Baseband Processors](https://www.da.isy.liu.se/pubs/dake/dake-ccic2004.pdf)
 * [An 11 mm^2, 70 mW Fully Programmable Baseband Processor for Mobile WiMAX and DVB-T/H in 0.12 um CMOS](https://web.archive.org/web/20120425072150/http://www.coresonic.com:80/Coresonic_IEEE_JSSC_Jan09.pdf)
 * [Bridging Dream and Reality: Programmable Baseband Processors for Software-Defined Radio](https://web.archive.org/web/20120511140351/http://editme.bits2life.com/system/editme/4/Coresonic_IEEE_Sept09.pdf)
 * [MediaDSP: An Application Specific Heterogeneous Multiprocessor SoC](https://pdfs.semanticscholar.org/bc0e/70ee308ae793bbd68592bb7346d30c591e1b.pdf)


## Patents

 * [EP2751670B1: Digital signal processor](https://patents.google.com/patent/EP2751670B1/en)
 * [EP2751671B1: Digital signal processor and baseband communication device](https://patents.google.com/patent/EP2751671B1/en)
 * [US20060271764A1: Programmable digital signal processor including a clustered SIMD microarchitecture configured to execute complex vector instructions](https://patents.google.com/patent/US20060271764A1/en)
 * [US20060271765A1: Digital signal processor including a programmable network](https://patents.google.com/patent/US20060271765A1/en)
 * [US20070198815A1: Programmable digital signal processor having a clustered SIMD microarchitecture including a complex short multiplier and an independent vector load unit](https://patents.google.com/patent/US20070198815A1/en)
 * [US20140244970A1: Digital signal processor and baseband communication device](https://patents.google.com/patent/US20140244970A1/en)
 * [US20140281373A1: Digital signal processor and baseband communication device](https://patents.google.com/patent/US20140281373A1/en)
 * [US20140344549A1: Digital signal processor and baseband communication device](https://patents.google.com/patent/US20140344549A1/en)
 * [US20140351555A1: Digital signal processor and method for addressing a memory in a digital signal processor](https://patents.google.com/patent/US20140351555A1/en)
 * [US20140359252A1: Digital signal processor](https://patents.google.com/patent/US20140359252A1/en)
 * [US20140372728A1: Vector execution unit for digital signal processor](https://patents.google.com/patent/US20140372728A1/en)
 * [US7299342B2: Complex vector executing clustered SIMD micro-architecture DSP with accelerator coupled complex ALU paths each further including short multiplier/accumulator using two's complement](https://patents.google.com/patent/US7299342B2/en)
 * [US7415595B2: Data processing without processor core intervention by chain of accelerators selectively coupled by programmable interconnect network and to memory](https://patents.google.com/patent/US7415595B2/en)
 * [US8874968B1: Method and system for testing a processor designed by a configurator](https://patents.google.com/patent/US8874968B1/en)
 * [US9557996B2: Digital signal processor and method for addressing a memory in a digital signal processor](https://patents.google.com/patent/US9557996B2/en)
