Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\sys_pll.v" into library work
Parsing module <sys_pll>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\video_pll.v" into library work
Parsing module <video_pll>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_bit_ctrl.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\/i2c_master_defines.v" included at line 141.
Parsing module <i2c_master_bit_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_byte_ctrl.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\/i2c_master_defines.v" included at line 73.
Parsing module <i2c_master_byte_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_top.v" into library work
Parsing module <i2c_master_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_fifo_write.v" into library work
Parsing module <frame_fifo_write>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_fifo_read.v" into library work
Parsing module <frame_fifo_read>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\color_bar.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\/video_define.v" included at line 32.
Parsing module <color_bar>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\afifo_16_256.v" into library work
Parsing module <afifo_16_256>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\video_timing_data.v" into library work
Parsing module <video_timing_data>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\sdram_core.v" into library work
Parsing module <sdram_core>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\lut_ov5640_rgb565_800_480.v" into library work
Parsing module <lut_ov5640_rgb565_800_480>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_config.v" into library work
Parsing module <i2c_config>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" into library work
Parsing module <frame_read_write>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\cmos_write_req_gen.v" into library work
Parsing module <cmos_write_req_gen>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\cmos_8_16bit.v" into library work
Parsing module <cmos_8_16bit>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\ax_pwm.v" into library work
Parsing module <ax_pwm>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <IBUFG>.

Elaborating module <sys_pll>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=12,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=25,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=6,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=6,CLKOUT2_PHASE=90.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\sys_pll.v" Line 124: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\sys_pll.v" Line 125: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\sys_pll.v" Line 126: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <video_pll>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=33,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=25,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\video_pll.v" Line 114: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\video_pll.v" Line 115: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\video_pll.v" Line 116: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\video_pll.v" Line 117: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\video_pll.v" Line 118: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <ax_pwm(N=22)>.

Elaborating module <i2c_config>.

Elaborating module <i2c_master_top>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_top.v" Line 117: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_top.v" Line 146: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <i2c_master_byte_ctrl>.

Elaborating module <i2c_master_bit_ctrl>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_bit_ctrl.v" Line 258: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1308 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_bit_ctrl.v" Line 406: Found full_case directive in module i2c_master_bit_ctrl. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_byte_ctrl.v" Line 230: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_top.v" Line 276: Assignment to i2c_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_top.v" Line 277: Assignment to i2c_al ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_config.v" Line 150: Assignment to i2c_read_req_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_config.v" Line 156: Assignment to i2c_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_config.v" Line 58: Net <i2c_read_req> does not have a driver.

Elaborating module <lut_ov5640_rgb565_800_480>.

Elaborating module <cmos_8_16bit>.

Elaborating module <cmos_write_req_gen>.

Elaborating module <video_timing_data>.

Elaborating module <color_bar>.

Elaborating module <frame_read_write>.

Elaborating module <afifo_16_256>.
WARNING:HDLCompiler:1499 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\afifo_16_256.v" Line 39: Empty module <afifo_16_256> remains a black box.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" Line 97: Size mismatch in connection of port <rd_data_count>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <frame_fifo_write(MEM_DATA_BITS=16,ADDR_BITS=24,BUSRT_BITS=10,BURST_SIZE=128)>.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" Line 145: Size mismatch in connection of port <wr_data_count>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <frame_fifo_read(MEM_DATA_BITS=16,ADDR_BITS=24,BUSRT_BITS=10,BURST_SIZE=128)>.

Elaborating module <sdram_core>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v".
        MEM_DATA_BITS = 16
        ADDR_BITS = 24
        BUSRT_BITS = 10
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v" line 121: Output port <locked> of the instance <sys_pll_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v" line 133: Output port <locked> of the instance <video_pll_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v" line 148: Output port <error> of the instance <i2c_config_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v" line 148: Output port <done> of the instance <i2c_config_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v" line 168: Output port <hblank> of the instance <cmos_8_16bit_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v" line 202: Output port <read_finish> of the instance <frame_read_write_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\top.v" line 202: Output port <write_finish> of the instance <frame_read_write_m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <sys_pll>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\sys_pll.v".
    Summary:
	no macro.
Unit <sys_pll> synthesized.

Synthesizing Unit <video_pll>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\ipcore_dir\video_pll.v".
    Summary:
	no macro.
Unit <video_pll> synthesized.

Synthesizing Unit <ax_pwm>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\ax_pwm.v".
        N = 22
    Register <period_r_dummy> equivalent to <duty_r> has been removed
    Register <period_r> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy> equivalent to <duty_r> has been removed
    Found 22-bit register for signal <period_cnt>.
    Found 1-bit register for signal <pwm_r>.
    Found 1-bit register for signal <duty_r>.
    Found 22-bit adder for signal <period_cnt[21]_period_r[21]_add_4_OUT> created at line 70.
    Found 22-bit comparator lessequal for signal <n0006> created at line 81
    WARNING:Xst:2404 -  FFs/Latches <duty_r<21:21>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<20:19>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<16:15>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<12:11>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<8:7>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<4:3>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <period_r<21:5>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <period_r<3:1>> (without init value) have a constant value of 0 in block <ax_pwm>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ax_pwm> synthesized.

Synthesizing Unit <i2c_config>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_config.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_config.v" line 131: Output port <i2c_read_data> of the instance <i2c_master_top_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_config.v" line 131: Output port <i2c_read_req_ack> of the instance <i2c_master_top_m0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <i2c_read_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <lut_index>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <i2c_write_req>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <lut_index[9]_GND_9_o_add_6_OUT> created at line 115.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 54
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_config> synthesized.

Synthesizing Unit <i2c_master_top>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_top.v".
WARNING:Xst:647 - Input <i2c_slave_dev_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_top.v" line 261: Output port <i2c_busy> of the instance <byte_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_top.v" line 261: Output port <i2c_al> of the instance <byte_controller> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <i2c_read_data>.
    Found 8-bit register for signal <txr>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <ack_in>.
    Found 1-bit register for signal <write>.
    Found 1-bit register for signal <read>.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1110 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state>.
INFO:Xst:1799 - State 1111 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_byte_ctrl.v".
        ST_IDLE = 5'b00000
        ST_START = 5'b00001
        ST_READ = 5'b00010
        ST_WRITE = 5'b00100
        ST_ACK = 5'b01000
        ST_STOP = 5'b10000
    Found 3-bit register for signal <dcnt>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <cmd_ack>.
    Found 5-bit register for signal <c_state>.
    Found 1-bit register for signal <ack_out>.
    Found 8-bit register for signal <sr>.
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_i2c_al_OR_229_o (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <dcnt[2]_GND_13_o_sub_6_OUT> created at line 192.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\i2c_master_bit_ctrl.v".
        idle = 18'b000000000000000000
        start_a = 18'b000000000000000001
        start_b = 18'b000000000000000010
        start_c = 18'b000000000000000100
        start_d = 18'b000000000000001000
        start_e = 18'b000000000000010000
        stop_a = 18'b000000000000100000
        stop_b = 18'b000000000001000000
        stop_c = 18'b000000000010000000
        stop_d = 18'b000000000100000000
        rd_a = 18'b000000001000000000
        rd_b = 18'b000000010000000000
        rd_c = 18'b000000100000000000
        rd_d = 18'b000001000000000000
        wr_a = 18'b000010000000000000
        wr_b = 18'b000100000000000000
        wr_c = 18'b001000000000000000
        wr_d = 18'b010000000000000000
    Found 1-bit register for signal <slave_wait>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 14-bit register for signal <filter_cnt>.
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <cmd_stop>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <dout>.
    Found 18-bit register for signal <c_state>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <clk_en>.
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 40                                             |
    | Inputs             | 6                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_al_OR_136_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000000000                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cnt[15]_GND_14_o_sub_3_OUT> created at line 226.
    Found 14-bit subtractor for signal <GND_14_o_GND_14_o_sub_12_OUT<13:0>> created at line 258.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

Synthesizing Unit <lut_ov5640_rgb565_800_480>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\lut_ov5640_rgb565_800_480.v".
    Found 256x32-bit Read Only RAM for signal <_n0773>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <lut_ov5640_rgb565_800_480> synthesized.

Synthesizing Unit <cmos_8_16bit>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\cmos_8_16bit.v".
    Found 12-bit register for signal <x_cnt>.
    Found 16-bit register for signal <pdata_o>.
    Found 1-bit register for signal <de_o>.
    Found 1-bit register for signal <hblank>.
    Found 8-bit register for signal <pdata_i_d0>.
    Found 12-bit adder for signal <x_cnt[11]_GND_17_o_add_2_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cmos_8_16bit> synthesized.

Synthesizing Unit <cmos_write_req_gen>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\cmos_write_req_gen.v".
    Found 2-bit register for signal <write_addr_index>.
    Found 2-bit register for signal <read_addr_index>.
    Found 1-bit register for signal <cmos_vsync_d1>.
    Found 1-bit register for signal <write_req>.
    Found 1-bit register for signal <cmos_vsync_d0>.
    Found 2-bit adder for signal <write_addr_index[1]_GND_18_o_add_8_OUT> created at line 69.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <cmos_write_req_gen> synthesized.

Synthesizing Unit <video_timing_data>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\video_timing_data.v".
        DATA_WIDTH = 16
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\video_timing_data.v" line 104: Output port <rgb_r> of the instance <color_bar_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\video_timing_data.v" line 104: Output port <rgb_g> of the instance <color_bar_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\video_timing_data.v" line 104: Output port <rgb_b> of the instance <color_bar_m0> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <vout_data_r>.
    Found 1-bit register for signal <video_vs_d0>.
    Found 1-bit register for signal <video_de_d0>.
    Found 1-bit register for signal <read_req>.
    Found 1-bit register for signal <video_hs_d0>.
    Found 1-bit register for signal <video_hs_d1>.
    Found 1-bit register for signal <video_vs_d1>.
    Found 1-bit register for signal <video_de_d1>.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <video_timing_data> synthesized.

Synthesizing Unit <color_bar>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\color_bar.v".
        H_ACTIVE = 16'b0000001100100000
        H_FP = 16'b0000000000101000
        H_SYNC = 16'b0000000010000000
        H_BP = 16'b0000000001011000
        V_ACTIVE = 16'b0000000111100000
        V_FP = 16'b0000000000000001
        V_SYNC = 16'b0000000000000011
        V_BP = 16'b0000000000010101
        HS_POL = 1'b0
        VS_POL = 1'b0
        H_TOTAL = 16'b0000010000100000
        V_TOTAL = 16'b0000000111111001
        WHITE_R = 8'b11111111
        WHITE_G = 8'b11111111
        WHITE_B = 8'b11111111
        YELLOW_R = 8'b11111111
        YELLOW_G = 8'b11111111
        YELLOW_B = 8'b00000000
        CYAN_R = 8'b00000000
        CYAN_G = 8'b11111111
        CYAN_B = 8'b11111111
        GREEN_R = 8'b00000000
        GREEN_G = 8'b11111111
        GREEN_B = 8'b00000000
        MAGENTA_R = 8'b11111111
        MAGENTA_G = 8'b00000000
        MAGENTA_B = 8'b11111111
        RED_R = 8'b11111111
        RED_G = 8'b00000000
        RED_B = 8'b00000000
        BLUE_R = 8'b00000000
        BLUE_G = 8'b00000000
        BLUE_B = 8'b11111111
        BLACK_R = 8'b00000000
        BLACK_G = 8'b00000000
        BLACK_B = 8'b00000000
    Found 12-bit register for signal <h_cnt>.
    Found 12-bit register for signal <active_x>.
    Found 12-bit register for signal <v_cnt>.
    Found 8-bit register for signal <rgb_r_reg>.
    Found 8-bit register for signal <rgb_g_reg>.
    Found 8-bit register for signal <rgb_b_reg>.
    Found 1-bit register for signal <vs_reg_d0>.
    Found 1-bit register for signal <video_active_d0>.
    Found 1-bit register for signal <hs_reg>.
    Found 1-bit register for signal <h_active>.
    Found 1-bit register for signal <vs_reg>.
    Found 1-bit register for signal <v_active>.
    Found 1-bit register for signal <hs_reg_d0>.
    Found 12-bit subtractor for signal <h_cnt[11]_GND_20_o_sub_12_OUT> created at line 220.
    Found 12-bit adder for signal <h_cnt[11]_GND_20_o_add_6_OUT> created at line 212.
    Found 12-bit adder for signal <v_cnt[11]_GND_20_o_add_17_OUT> created at line 233.
    Found 12-bit comparator greater for signal <n0015> created at line 219
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <color_bar> synthesized.

Synthesizing Unit <frame_read_write>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v".
        MEM_DATA_BITS = 16
        READ_DATA_BITS = 16
        WRITE_DATA_BITS = 16
        ADDR_BITS = 24
        BUSRT_BITS = 10
        BURST_SIZE = 128
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" line 87: Output port <wr_data_count> of the instance <write_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" line 87: Output port <full> of the instance <write_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" line 87: Output port <empty> of the instance <write_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" line 134: Output port <rd_data_count> of the instance <read_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" line 134: Output port <full> of the instance <read_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_read_write.v" line 134: Output port <empty> of the instance <read_buf> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <frame_read_write> synthesized.

Synthesizing Unit <frame_fifo_write>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_fifo_write.v".
        MEM_DATA_BITS = 16
        ADDR_BITS = 24
        BUSRT_BITS = 10
        BURST_SIZE = 128
WARNING:Xst:647 - Input <wr_burst_data_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <write_len_d0_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <write_len_d0> has been removed
    Register <write_len_d0_dummy_dummy_dummy_dummy_dummy> equivalent to <write_len_d0> has been removed
    Register <write_len_d0_dummy_dummy_dummy_dummy> equivalent to <write_len_d0> has been removed
    Register <write_len_d0_dummy_dummy_dummy> equivalent to <write_len_d0> has been removed
    Register <write_len_d0_dummy_dummy> equivalent to <write_len_d0> has been removed
    Register <write_len_d0_dummy> equivalent to <write_len_d0> has been removed
    Found 19-bit register for signal <write_len_d1>.
    Found 24-bit register for signal <write_len_latch>.
    Found 24-bit register for signal <wr_burst_addr>.
    Found 24-bit register for signal <write_cnt>.
    Found 2-bit register for signal <write_addr_index_d0>.
    Found 2-bit register for signal <write_addr_index_d1>.
    Found 4-bit register for signal <state>.
    Found 10-bit register for signal <wr_burst_len>.
    Found 1-bit register for signal <write_req_d1>.
    Found 1-bit register for signal <write_req_d2>.
    Found 1-bit register for signal <wr_burst_req>.
    Found 1-bit register for signal <fifo_aclr>.
    Found 1-bit register for signal <write_req_ack>.
    Found 1-bit register for signal <write_req_d0>.
    Found 1-bit register for signal <write_len_d0>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <write_cnt[23]_GND_31_o_add_28_OUT> created at line 185.
    Found 24-bit adder for signal <wr_burst_addr[23]_GND_31_o_add_29_OUT> created at line 187.
    Found 4x24-bit Read Only RAM for signal <wr_burst_addr[23]_write_addr_0[23]_mux_17_OUT>
    Found 16-bit comparator greater for signal <n0024> created at line 169
    Found 24-bit comparator greater for signal <write_cnt[23]_write_len_latch[23]_LessThan_35_o> created at line 199
    WARNING:Xst:2404 -  FFs/Latches <write_len_d0<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    WARNING:Xst:2404 -  FFs/Latches <write_len_d0<17:17>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    WARNING:Xst:2404 -  FFs/Latches <write_len_d0<14:14>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    WARNING:Xst:2404 -  FFs/Latches <write_len_d0<11:2>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    WARNING:Xst:2404 -  FFs/Latches <write_len_d1<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <frame_fifo_write> synthesized.

Synthesizing Unit <frame_fifo_read>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\frame_fifo_read.v".
        MEM_DATA_BITS = 16
        ADDR_BITS = 24
        BUSRT_BITS = 10
        FIFO_DEPTH = 256
        BURST_SIZE = 128
    Register <read_len_d0_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <read_len_d0> has been removed
    Register <read_len_d0_dummy_dummy_dummy_dummy_dummy> equivalent to <read_len_d0> has been removed
    Register <read_len_d0_dummy_dummy_dummy_dummy> equivalent to <read_len_d0> has been removed
    Register <read_len_d0_dummy_dummy_dummy> equivalent to <read_len_d0> has been removed
    Register <read_len_d0_dummy_dummy> equivalent to <read_len_d0> has been removed
    Register <read_len_d0_dummy> equivalent to <read_len_d0> has been removed
    Found 19-bit register for signal <read_len_d1>.
    Found 24-bit register for signal <read_len_latch>.
    Found 24-bit register for signal <rd_burst_addr>.
    Found 24-bit register for signal <read_cnt>.
    Found 2-bit register for signal <read_addr_index_d0>.
    Found 2-bit register for signal <read_addr_index_d1>.
    Found 4-bit register for signal <state>.
    Found 10-bit register for signal <rd_burst_len>.
    Found 1-bit register for signal <read_req_d1>.
    Found 1-bit register for signal <read_req_d2>.
    Found 1-bit register for signal <rd_burst_req>.
    Found 1-bit register for signal <fifo_aclr>.
    Found 1-bit register for signal <read_req_ack>.
    Found 1-bit register for signal <read_req_d0>.
    Found 1-bit register for signal <read_len_d0>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <read_cnt[23]_GND_40_o_add_28_OUT> created at line 185.
    Found 24-bit adder for signal <rd_burst_addr[23]_GND_40_o_add_29_OUT> created at line 187.
    Found 4x24-bit Read Only RAM for signal <rd_burst_addr[23]_read_addr_0[23]_mux_17_OUT>
    Found 16-bit comparator greater for signal <wr_data_count[15]_GND_40_o_LessThan_23_o> created at line 168
    Found 24-bit comparator greater for signal <read_cnt[23]_read_len_latch[23]_LessThan_35_o> created at line 199
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<17:17>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<14:14>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<11:2>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d1<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <frame_fifo_read> synthesized.

Synthesizing Unit <sdram_core>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\18_3_sdram_ov5640_an870_lcd\src\sdram_core.v".
        T_RP = 4
        T_RC = 6
        T_MRD = 6
        T_RCD = 2
        T_WR = 3
        CASn = 3
        SDR_BA_WIDTH = 2
        SDR_ROW_WIDTH = 13
        SDR_COL_WIDTH = 9
        SDR_DQ_WIDTH = 16
        SDR_DQM_WIDTH = 2
        APP_ADDR_WIDTH = 24
        APP_BURST_WIDTH = 10
    Found 13-bit register for signal <sdram_addr_r>.
    Found 15-bit register for signal <cnt_200us>.
    Found 11-bit register for signal <cnt_7p5us>.
    Found 5-bit register for signal <state>.
    Found 10-bit register for signal <cnt_clk_r>.
    Found 16-bit register for signal <sdr_dq_out>.
    Found 16-bit register for signal <sdr_dq_in>.
    Found 1-bit register for signal <wr_burst_data_req_d1>.
    Found 1-bit register for signal <rd_burst_data_valid_d0>.
    Found 1-bit register for signal <rd_burst_data_valid_d1>.
    Found 1-bit register for signal <sdram_ref_req>.
    Found 1-bit register for signal <sdr_dq_oe>.
    Found 1-bit register for signal <wr_burst_data_req_d0>.
    Found 1-bit register for signal <sdram_cas_n>.
    Found 1-bit register for signal <sdram_ras_n>.
    Found 1-bit register for signal <sdram_we_n>.
    Found 2-bit register for signal <sdram_ba_r>.
    Found 1-bit register for signal <read_flag>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 39                                             |
    | Inputs             | 12                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_41_o_GND_41_o_sub_6_OUT> created at line 101.
    Found 11-bit subtractor for signal <GND_41_o_GND_41_o_sub_12_OUT> created at line 104.
    Found 10-bit subtractor for signal <wr_burst_len[9]_GND_41_o_sub_60_OUT> created at line 271.
    Found 11-bit adder for signal <_n0238> created at line 102.
    Found 15-bit adder for signal <cnt_200us[14]_GND_41_o_add_24_OUT> created at line 144.
    Found 11-bit adder for signal <cnt_7p5us[10]_GND_41_o_add_30_OUT> created at line 157.
    Found 10-bit adder for signal <rd_burst_len[9]_GND_41_o_add_63_OUT> created at line 273.
    Found 10-bit adder for signal <cnt_clk_r[9]_GND_41_o_add_66_OUT> created at line 283.
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 131
    Found 32-bit comparator equal for signal <end_rdburst> created at line 101
    Found 32-bit comparator equal for signal <end_twrite> created at line 104
    Found 15-bit comparator greater for signal <cnt_200us[14]_PWR_26_o_LessThan_24_o> created at line 143
    Found 11-bit comparator greater for signal <cnt_7p5us[10]_GND_41_o_LessThan_30_o> created at line 156
    Found 10-bit comparator greater for signal <cnt_clk_r[9]_wr_burst_len[9]_LessThan_61_o> created at line 271
    Found 10-bit comparator lessequal for signal <n0092> created at line 273
    Found 10-bit comparator greater for signal <cnt_clk_r[9]_rd_burst_len[9]_LessThan_65_o> created at line 273
    Found 11-bit comparator equal for signal <end_tread> created at line 102
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_core> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x32-bit single-port Read Only RAM                  : 1
 4x24-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 22
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 12-bit adder                                          : 3
 12-bit subtractor                                     : 1
 14-bit subtractor                                     : 1
 15-bit adder                                          : 1
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 24-bit adder                                          : 4
 3-bit subtractor                                      : 1
# Registers                                            : 121
 1-bit register                                        : 75
 10-bit register                                       : 4
 11-bit register                                       : 1
 12-bit register                                       : 4
 13-bit register                                       : 1
 14-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 5
 19-bit register                                       : 2
 2-bit register                                        : 9
 22-bit register                                       : 1
 24-bit register                                       : 6
 3-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 14
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 12-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 2
 22-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 2
 32-bit comparator equal                               : 2
# Multiplexers                                         : 94
 1-bit 2-to-1 multiplexer                              : 41
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 24-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 18
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/afifo_16_256.ngc>.
Loading core <afifo_16_256> for timing and area information for instance <read_buf>.
Loading core <afifo_16_256> for timing and area information for instance <write_buf>.
INFO:Xst:2261 - The FF/Latch <read_len_d1_0> in Unit <frame_fifo_read_m0> is equivalent to the following 11 FFs/Latches, which will be removed : <read_len_d1_1> <read_len_d1_2> <read_len_d1_3> <read_len_d1_4> <read_len_d1_5> <read_len_d1_6> <read_len_d1_7> <read_len_d1_8> <read_len_d1_9> <read_len_d1_13> <read_len_d1_17> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_19> in Unit <frame_fifo_read_m0> is equivalent to the following 4 FFs/Latches, which will be removed : <read_len_latch_20> <read_len_latch_21> <read_len_latch_22> <read_len_latch_23> 
INFO:Xst:2261 - The FF/Latch <rd_burst_len_0> in Unit <frame_fifo_read_m0> is equivalent to the following 8 FFs/Latches, which will be removed : <rd_burst_len_1> <rd_burst_len_2> <rd_burst_len_3> <rd_burst_len_4> <rd_burst_len_5> <rd_burst_len_6> <rd_burst_len_8> <rd_burst_len_9> 
INFO:Xst:2261 - The FF/Latch <read_len_d1_10> in Unit <frame_fifo_read_m0> is equivalent to the following 6 FFs/Latches, which will be removed : <read_len_d1_11> <read_len_d1_12> <read_len_d1_14> <read_len_d1_15> <read_len_d1_16> <read_len_d1_18> 
INFO:Xst:2261 - The FF/Latch <write_len_d1_0> in Unit <frame_fifo_write_m0> is equivalent to the following 11 FFs/Latches, which will be removed : <write_len_d1_1> <write_len_d1_2> <write_len_d1_3> <write_len_d1_4> <write_len_d1_5> <write_len_d1_6> <write_len_d1_7> <write_len_d1_8> <write_len_d1_9> <write_len_d1_13> <write_len_d1_17> 
INFO:Xst:2261 - The FF/Latch <wr_burst_len_0> in Unit <frame_fifo_write_m0> is equivalent to the following 8 FFs/Latches, which will be removed : <wr_burst_len_1> <wr_burst_len_2> <wr_burst_len_3> <wr_burst_len_4> <wr_burst_len_5> <wr_burst_len_6> <wr_burst_len_8> <wr_burst_len_9> 
INFO:Xst:2261 - The FF/Latch <write_len_d1_10> in Unit <frame_fifo_write_m0> is equivalent to the following 6 FFs/Latches, which will be removed : <write_len_d1_11> <write_len_d1_12> <write_len_d1_14> <write_len_d1_15> <write_len_d1_16> <write_len_d1_18> 
INFO:Xst:2261 - The FF/Latch <write_len_latch_19> in Unit <frame_fifo_write_m0> is equivalent to the following 4 FFs/Latches, which will be removed : <write_len_latch_20> <write_len_latch_21> <write_len_latch_22> <write_len_latch_23> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_10> in Unit <frame_fifo_read_m0> is equivalent to the following 6 FFs/Latches, which will be removed : <read_len_latch_11> <read_len_latch_12> <read_len_latch_14> <read_len_latch_15> <read_len_latch_16> <read_len_latch_18> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_0> in Unit <frame_fifo_read_m0> is equivalent to the following 11 FFs/Latches, which will be removed : <read_len_latch_1> <read_len_latch_2> <read_len_latch_3> <read_len_latch_4> <read_len_latch_5> <read_len_latch_6> <read_len_latch_7> <read_len_latch_8> <read_len_latch_9> <read_len_latch_13> <read_len_latch_17> 
INFO:Xst:2261 - The FF/Latch <write_len_latch_10> in Unit <frame_fifo_write_m0> is equivalent to the following 6 FFs/Latches, which will be removed : <write_len_latch_11> <write_len_latch_12> <write_len_latch_14> <write_len_latch_15> <write_len_latch_16> <write_len_latch_18> 
INFO:Xst:2261 - The FF/Latch <write_len_latch_0> in Unit <frame_fifo_write_m0> is equivalent to the following 11 FFs/Latches, which will be removed : <write_len_latch_1> <write_len_latch_2> <write_len_latch_3> <write_len_latch_4> <write_len_latch_5> <write_len_latch_6> <write_len_latch_7> <write_len_latch_8> <write_len_latch_9> <write_len_latch_13> <write_len_latch_17> 
WARNING:Xst:1710 - FF/Latch <rd_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_len_latch_19> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_len_latch_19> (without init value) has a constant value of 0 in block <frame_fifo_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <read_len_latch<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
WARNING:Xst:2404 -  FFs/Latches <rd_burst_len<9:8>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
WARNING:Xst:2404 -  FFs/Latches <write_len_latch<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
WARNING:Xst:2404 -  FFs/Latches <wr_burst_len<9:8>> (without init value) have a constant value of 0 in block <frame_fifo_write>.

Synthesizing (advanced) Unit <ax_pwm>.
The following registers are absorbed into accumulator <period_cnt>: 1 register on signal <period_cnt>.
Unit <ax_pwm> synthesized (advanced).

Synthesizing (advanced) Unit <cmos_8_16bit>.
The following registers are absorbed into counter <x_cnt>: 1 register on signal <x_cnt>.
Unit <cmos_8_16bit> synthesized (advanced).

Synthesizing (advanced) Unit <cmos_write_req_gen>.
The following registers are absorbed into counter <write_addr_index>: 1 register on signal <write_addr_index>.
Unit <cmos_write_req_gen> synthesized (advanced).

Synthesizing (advanced) Unit <color_bar>.
The following registers are absorbed into counter <h_cnt>: 1 register on signal <h_cnt>.
The following registers are absorbed into counter <v_cnt>: 1 register on signal <v_cnt>.
Unit <color_bar> synthesized (advanced).

Synthesizing (advanced) Unit <frame_fifo_read>.
INFO:Xst:3217 - HDL ADVISOR - Register <rd_burst_addr> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_rd_burst_addr[23]_read_addr_0[23]_mux_17_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 24-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <read_addr_index_d1> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <frame_fifo_read> synthesized (advanced).

Synthesizing (advanced) Unit <frame_fifo_write>.
INFO:Xst:3217 - HDL ADVISOR - Register <wr_burst_addr> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_wr_burst_addr[23]_write_addr_0[23]_mux_17_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 24-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <write_addr_index_d1> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <frame_fifo_write> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_config>.
The following registers are absorbed into counter <lut_index>: 1 register on signal <lut_index>.
Unit <i2c_config> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <filter_cnt>: 1 register on signal <filter_cnt>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_byte_ctrl>.
The following registers are absorbed into counter <dcnt>: 1 register on signal <dcnt>.
Unit <i2c_master_byte_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <lut_ov5640_rgb565_800_480>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0773> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lut_index<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lut_ov5640_rgb565_800_480> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_core>.
The following registers are absorbed into counter <cnt_7p5us>: 1 register on signal <cnt_7p5us>.
The following registers are absorbed into counter <cnt_clk_r>: 1 register on signal <cnt_clk_r>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
Unit <sdram_core> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x32-bit single-port distributed Read Only RAM      : 1
 4x24-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 12-bit subtractor                                     : 1
 24-bit adder                                          : 4
# Counters                                             : 11
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 12-bit up counter                                     : 3
 14-bit down counter                                   : 1
 15-bit up counter                                     : 1
 16-bit down counter                                   : 1
 2-bit up counter                                      : 1
 3-bit down counter                                    : 1
# Accumulators                                         : 1
 22-bit up accumulator                                 : 1
# Registers                                            : 434
 Flip-Flops                                            : 434
# Comparators                                          : 14
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 12-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 2
 22-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 2
 32-bit comparator equal                               : 2
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 49
 13-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 24-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <read_len_d1_17> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_13> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_9> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_8> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_7> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_17> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_13> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_9> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_8> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_7> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_len_d1_17> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_13> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_9> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_8> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_7> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_6> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_5> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_4> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_3> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_2> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_1> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_6> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_5> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_4> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_3> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_2> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_1> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_17> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_13> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_9> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_8> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_7> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_6> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_5> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_4> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_3> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_2> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_1> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_read_data_0> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_1> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_2> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_3> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_4> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_5> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_6> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_7> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <read_len_d1_10> in Unit <frame_fifo_read> is equivalent to the following 6 FFs/Latches, which will be removed : <read_len_d1_11> <read_len_d1_12> <read_len_d1_14> <read_len_d1_15> <read_len_d1_16> <read_len_d1_18> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_10> in Unit <frame_fifo_read> is equivalent to the following 6 FFs/Latches, which will be removed : <read_len_latch_11> <read_len_latch_12> <read_len_latch_14> <read_len_latch_15> <read_len_latch_16> <read_len_latch_18> 
INFO:Xst:2261 - The FF/Latch <write_len_d1_10> in Unit <frame_fifo_write> is equivalent to the following 6 FFs/Latches, which will be removed : <write_len_d1_11> <write_len_d1_12> <write_len_d1_14> <write_len_d1_15> <write_len_d1_16> <write_len_d1_18> 
INFO:Xst:2261 - The FF/Latch <write_len_latch_10> in Unit <frame_fifo_write> is equivalent to the following 6 FFs/Latches, which will be removed : <write_len_latch_11> <write_len_latch_12> <write_len_latch_14> <write_len_latch_15> <write_len_latch_16> <write_len_latch_18> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <frame_read_write_m0/frame_fifo_read_m0/FSM_5> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <frame_read_write_m0/frame_fifo_write_m0/FSM_4> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 011   | 11
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/FSM_1> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0101  | 000001000
 1101  | 000010000
 0011  | 000100000
 1011  | 001000000
 1100  | 010000000
 0110  | unreached
 0111  | unreached
 1110  | unreached
 1000  | unreached
 1001  | unreached
 1010  | unreached
 1111  | unreached
 0100  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_2> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00100 | 011
 00010 | 010
 01000 | 110
 10000 | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_3> on signal <c_state[1:18]> with one-hot encoding.
------------------------------------------
 State              | Encoding
------------------------------------------
 000000000000000000 | 000000000000000001
 000000000000000001 | 000000000000000010
 000000000000000010 | 000000000000000100
 000000000000000100 | 000000000000001000
 000000000000001000 | 000000000000010000
 000000000000010000 | 000000000000100000
 000000000000100000 | 000000000001000000
 000000000001000000 | 000000000010000000
 000000000010000000 | 000000000100000000
 000000000100000000 | 000000001000000000
 000000001000000000 | 000000010000000000
 000000010000000000 | 000000100000000000
 000000100000000000 | 000001000000000000
 000001000000000000 | 000010000000000000
 000010000000000000 | 000100000000000000
 000100000000000000 | 001000000000000000
 001000000000000000 | 010000000000000000
 010000000000000000 | 100000000000000000
------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sdram_core_m0/FSM_6> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 10101 | 10101
 01100 | 01100
 10000 | 10000
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10011 | 10011
 10001 | 10001
 10010 | 10010
 10100 | 10100
 10110 | 10110
-------------------
WARNING:Xst:2677 - Node <x_cnt_1> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_2> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_3> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_4> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_5> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_6> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_7> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_8> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_9> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_10> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:2677 - Node <x_cnt_11> of sequential type is unconnected in block <cmos_8_16bit>.
WARNING:Xst:1710 - FF/Latch <rd_burst_addr_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <read_cnt_0> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_1> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_2> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_3> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_4> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_5> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_6> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:1710 - FF/Latch <wr_burst_addr_0> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_1> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_2> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_3> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_4> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_5> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_6> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <write_cnt_0> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_1> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_2> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_3> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_4> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_5> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_6> of sequential type is unconnected in block <frame_fifo_write>.
INFO:Xst:1901 - Instance sys_pll_m0/pll_base_inst in unit sys_pll_m0/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance video_pll_m0/pll_base_inst in unit video_pll_m0/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <rgb_r_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_r_reg_1> <rgb_r_reg_2> <rgb_r_reg_3> <rgb_r_reg_4> <rgb_r_reg_5> <rgb_r_reg_6> <rgb_r_reg_7> 
INFO:Xst:2261 - The FF/Latch <rgb_b_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_b_reg_1> <rgb_b_reg_2> <rgb_b_reg_3> <rgb_b_reg_4> <rgb_b_reg_5> <rgb_b_reg_6> <rgb_b_reg_7> 
INFO:Xst:2261 - The FF/Latch <rgb_g_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_g_reg_1> <rgb_g_reg_2> <rgb_g_reg_3> <rgb_g_reg_4> <rgb_g_reg_5> <rgb_g_reg_6> <rgb_g_reg_7> 
WARNING:Xst:2677 - Node <i2c_config_m0/error> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <cmos_8_16bit> ...

Optimizing unit <cmos_write_req_gen> ...

Optimizing unit <frame_fifo_read> ...

Optimizing unit <frame_fifo_write> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <video_timing_data> ...

Optimizing unit <color_bar> ...
WARNING:Xst:2677 - Node <cmos_8_16bit_m0/hblank> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/error> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/busy> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sta_condition> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/rgb_b_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/rgb_r_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/rgb_g_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_timing_data_m0/color_bar_m0/active_x_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/read> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_m0/cnt_7p5us_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <frame_read_write_m0/frame_fifo_read_m0/fifo_aclr> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_read_write_m0/frame_fifo_read_m0/read_req_ack> 
INFO:Xst:2261 - The FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_req_ack> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_read_write_m0/frame_fifo_write_m0/fifo_aclr> 
INFO:Xst:2261 - The FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_len_d0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_read_write_m0/frame_fifo_write_m0/write_len_d0> 
INFO:Xst:2261 - The FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk> 
INFO:Xst:2261 - The FF/Latch <ax_pwm_m0/duty_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i2c_config_m0/i2c_master_top_m0/ack_in> 
INFO:Xst:2261 - The FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_len_d1_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_read_write_m0/frame_fifo_write_m0/write_len_d1_10> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 18.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <frame_read_write_m0/read_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <frame_read_write_m0/write_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <frame_read_write_m0/read_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <frame_read_write_m0/write_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal clk_bufg_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.
FlipFlop sdram_core_m0/cnt_clk_r_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 413
 Flip-Flops                                            : 413

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1383
#      GND                         : 5
#      INV                         : 37
#      LUT1                        : 112
#      LUT2                        : 188
#      LUT3                        : 159
#      LUT4                        : 79
#      LUT5                        : 83
#      LUT6                        : 252
#      MUXCY                       : 199
#      MUXF7                       : 46
#      MUXF8                       : 20
#      VCC                         : 3
#      XORCY                       : 200
# FlipFlops/Latches                : 683
#      FD                          : 22
#      FDC                         : 361
#      FDCE                        : 165
#      FDE                         : 3
#      FDP                         : 47
#      FDPE                        : 6
#      FDR                         : 47
#      FDRE                        : 12
#      FDS                         : 5
#      FDSE                        : 15
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 85
#      IBUF                        : 11
#      IBUFG                       : 1
#      IOBUF                       : 18
#      OBUF                        : 55
# Others                           : 2
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             683  out of  11440     5%  
 Number of Slice LUTs:                  910  out of   5720    15%  
    Number used as Logic:               910  out of   5720    15%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1098
   Number with an unused Flip Flop:     415  out of   1098    37%  
   Number with an unused LUT:           188  out of   1098    17%  
   Number of fully used LUT-FF pairs:   495  out of   1098    45%  
   Number of unique control sets:        49

IO Utilization: 
 Number of IOs:                          86
 Number of bonded IOBs:                  86  out of    186    46%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG             | 140   |
sys_pll_m0/pll_base_inst/CLKOUT2   | BUFG                   | 323   |
cmos_pclk                          | BUFGP                  | 106   |
video_pll_m0/pll_base_inst/CLKOUT0 | BUFG                   | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.822ns (Maximum Frequency: 127.845MHz)
   Minimum input arrival time before clock: 7.536ns
   Maximum output required time after clock: 5.554ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.569ns (frequency: 152.225MHz)
  Total number of paths / destination ports: 2048 / 217
-------------------------------------------------------------------------
Delay:               6.569ns (Levels of Logic = 4)
  Source:            i2c_config_m0/lut_index_0 (FF)
  Destination:       i2c_config_m0/i2c_write_req (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i2c_config_m0/lut_index_0 to i2c_config_m0/i2c_write_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            74   0.525   2.235  i2c_config_m0/lut_index_0 (i2c_config_m0/lut_index_0)
     LUT3:I0->O            1   0.235   0.682  lut_ov5640_rgb565_800_480_m0/_n0773<18>_SW0 (N41)
     LUT6:I5->O           13   0.254   1.374  lut_ov5640_rgb565_800_480_m0/_n0773<18> (lut_ov5640_rgb565_800_480_m0/_n0773<18>)
     LUT6:I2->O            1   0.254   0.682  i2c_config_m0/i2c_write_req_rstpot_SW0 (N204)
     LUT6:I5->O            1   0.254   0.000  i2c_config_m0/i2c_write_req_rstpot (i2c_config_m0/i2c_write_req_rstpot)
     FD:D                      0.074          i2c_config_m0/i2c_write_req
    ----------------------------------------
    Total                      6.569ns (1.596ns logic, 4.973ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_pll_m0/pll_base_inst/CLKOUT2'
  Clock period: 7.822ns (frequency: 127.845MHz)
  Total number of paths / destination ports: 11278 / 573
-------------------------------------------------------------------------
Delay:               7.822ns (Levels of Logic = 7)
  Source:            sdram_core_m0/cnt_clk_r_5 (FF)
  Destination:       frame_read_write_m0/read_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      sys_pll_m0/pll_base_inst/CLKOUT2 rising
  Destination Clock: sys_pll_m0/pll_base_inst/CLKOUT2 rising

  Data Path: sdram_core_m0/cnt_clk_r_5 to frame_read_write_m0/read_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.525   1.528  sdram_core_m0/cnt_clk_r_5 (sdram_core_m0/cnt_clk_r_5)
     LUT6:I1->O            1   0.254   0.682  sdram_core_m0/rd_burst_data_valid1 (sdram_core_m0/rd_burst_data_valid)
     LUT5:I4->O            1   0.254   0.682  sdram_core_m0/rd_burst_data_valid2 (sdram_core_m0/rd_burst_data_valid1)
     LUT6:I5->O            4   0.254   1.234  sdram_core_m0/rd_burst_data_valid3 (rd_burst_data_valid)
     begin scope: 'frame_read_write_m0/read_buf:wr_en'
     LUT5:I0->O            1   0.254   0.910  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o14 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o13)
     LUT6:I3->O            1   0.235   0.682  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o15 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o14)
     LUT5:I4->O            2   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o19 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_191_o_MUX_12_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      7.822ns (2.104ns logic, 5.718ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmos_pclk'
  Clock period: 4.090ns (frequency: 244.499MHz)
  Total number of paths / destination ports: 480 / 204
-------------------------------------------------------------------------
Delay:               4.090ns (Levels of Logic = 4)
  Source:            cmos_8_16bit_m0/de_o (FF)
  Destination:       frame_read_write_m0/write_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      cmos_pclk rising
  Destination Clock: cmos_pclk rising

  Data Path: cmos_8_16bit_m0/de_o to frame_read_write_m0/write_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.156  cmos_8_16bit_m0/de_o (cmos_8_16bit_m0/de_o)
     begin scope: 'frame_read_write_m0/write_buf:wr_en'
     LUT5:I0->O            1   0.254   0.910  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o14 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o13)
     LUT6:I3->O            1   0.235   0.682  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o15 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o14)
     LUT5:I4->O            2   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_191_o_MUX_12_o19 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_191_o_MUX_12_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      4.090ns (1.342ns logic, 2.748ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'video_pll_m0/pll_base_inst/CLKOUT0'
  Clock period: 6.435ns (frequency: 155.400MHz)
  Total number of paths / destination ports: 1156 / 203
-------------------------------------------------------------------------
Delay:               6.435ns (Levels of Logic = 5)
  Source:            video_timing_data_m0/color_bar_m0/h_cnt_11 (FF)
  Destination:       video_timing_data_m0/color_bar_m0/vs_reg (FF)
  Source Clock:      video_pll_m0/pll_base_inst/CLKOUT0 rising
  Destination Clock: video_pll_m0/pll_base_inst/CLKOUT0 rising

  Data Path: video_timing_data_m0/color_bar_m0/h_cnt_11 to video_timing_data_m0/color_bar_m0/vs_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.181  video_timing_data_m0/color_bar_m0/h_cnt_11 (video_timing_data_m0/color_bar_m0/h_cnt_11)
     LUT6:I0->O            3   0.254   0.766  video_timing_data_m0/color_bar_m0/GND_20_o_GND_20_o_equal_16_o<11>11 (video_timing_data_m0/color_bar_m0/GND_20_o_GND_20_o_equal_16_o<11>1)
     LUT6:I5->O            3   0.254   0.766  video_timing_data_m0/color_bar_m0/GND_20_o_GND_20_o_equal_16_o<11>21 (video_timing_data_m0/color_bar_m0/GND_20_o_GND_20_o_equal_16_o<11>2)
     LUT2:I1->O           14   0.254   1.127  video_timing_data_m0/color_bar_m0/GND_20_o_GND_20_o_equal_16_o<11>1 (video_timing_data_m0/color_bar_m0/GND_20_o_GND_20_o_equal_16_o)
     LUT6:I5->O            2   0.254   0.726  video_timing_data_m0/color_bar_m0/_n0264_inv11 (video_timing_data_m0/color_bar_m0/_n0264_inv1)
     LUT6:I5->O            1   0.254   0.000  video_timing_data_m0/color_bar_m0/vs_reg_rstpot (video_timing_data_m0/color_bar_m0/vs_reg_rstpot)
     FDC:D                     0.074          video_timing_data_m0/color_bar_m0/vs_reg
    ----------------------------------------
    Total                      6.435ns (1.869ns logic, 4.566ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 145 / 145
-------------------------------------------------------------------------
Offset:              7.043ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            364   0.255   2.551  rst_n_INV_97_o1_INV_0 (rst_n_INV_97_o)
     LUT2:I0->O           32   0.250   1.519  i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o1 (i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o)
     FDR:R                     0.459          i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0
    ----------------------------------------
    Total                      7.043ns (2.292ns logic, 4.751ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_pll_m0/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 203 / 203
-------------------------------------------------------------------------
Offset:              7.536ns (Levels of Logic = 4)
  Source:            rst_n (PAD)
  Destination:       sdram_core_m0/read_flag (FF)
  Destination Clock: sys_pll_m0/pll_base_inst/CLKOUT2 rising

  Data Path: rst_n to sdram_core_m0/read_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            364   0.255   2.898  rst_n_INV_97_o1_INV_0 (rst_n_INV_97_o)
     LUT6:I0->O            2   0.254   0.726  sdram_core_m0/_n0252<4>11 (sdram_core_m0/_n0252<4>1)
     LUT2:I1->O            1   0.254   0.681  sdram_core_m0/_n0252<4>2 (sdram_core_m0/_n0252)
     FDSE:S                    0.459          sdram_core_m0/read_flag
    ----------------------------------------
    Total                      7.536ns (2.550ns logic, 4.986ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cmos_pclk'
  Total number of paths / destination ports: 61 / 52
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cmos_8_16bit_m0/x_cnt_0 (FF)
  Destination Clock: cmos_pclk rising

  Data Path: rst_n to cmos_8_16bit_m0/x_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            364   0.255   2.442  rst_n_INV_97_o1_INV_0 (rst_n_INV_97_o)
     FDC:CLR                   0.459          cmos_8_16bit_m0/de_o
    ----------------------------------------
    Total                      5.165ns (2.042ns logic, 3.123ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'video_pll_m0/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              6.028ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       video_timing_data_m0/video_de_d1 (FF)
  Destination Clock: video_pll_m0/pll_base_inst/CLKOUT0 rising

  Data Path: rst_n to video_timing_data_m0/video_de_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            364   0.255   2.442  rst_n_INV_97_o1_INV_0 (rst_n_INV_97_o)
     INV:I->O              3   0.255   0.765  i2c_config_m0/rst_inv1_INV_0 (i2c_config_m0/rst_inv)
     FDE:CE                    0.302          video_timing_data_m0/video_hs_d1
    ----------------------------------------
    Total                      6.028ns (2.140ns logic, 3.888ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'video_pll_m0/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            video_timing_data_m0/vout_data_r_15 (FF)
  Destination:       lcd_r<7> (PAD)
  Source Clock:      video_pll_m0/pll_base_inst/CLKOUT0 rising

  Data Path: video_timing_data_m0/vout_data_r_15 to lcd_r<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  video_timing_data_m0/vout_data_r_15 (video_timing_data_m0/vout_data_r_15)
     OBUF:I->O                 2.912          lcd_r_7_OBUF (lcd_r<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_pll_m0/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 50 / 34
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            sdram_core_m0/sdr_dq_oe (FF)
  Destination:       sdram_dq<15> (PAD)
  Source Clock:      sys_pll_m0/pll_base_inst/CLKOUT2 rising

  Data Path: sdram_core_m0/sdr_dq_oe to sdram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  sdram_core_m0/sdr_dq_oe (sdram_core_m0/sdr_dq_oe)
     INV:I->O             16   0.255   1.181  sdram_core_m0/sdr_dq_oe_inv1_INV_0 (sdram_core_m0/sdr_dq_oe_inv)
     IOBUF:T->IO               2.912          sdram_dq_15_IOBUF (sdram_dq<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (FF)
  Destination:       cmos_scl (PAD)
  Source Clock:      clk rising

  Data Path: i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen to cmos_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.525   0.840  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen)
     IOBUF:T->IO               2.912          cmos_scl_IOBUF (cmos_scl)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.569|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmos_pclk
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
cmos_pclk                       |    4.090|         |         |         |
sys_pll_m0/pll_base_inst/CLKOUT2|    1.927|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_pll_m0/pll_base_inst/CLKOUT2
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
cmos_pclk                         |    1.402|         |         |         |
sys_pll_m0/pll_base_inst/CLKOUT2  |    7.822|         |         |         |
video_pll_m0/pll_base_inst/CLKOUT0|    1.324|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock video_pll_m0/pll_base_inst/CLKOUT0
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
sys_pll_m0/pll_base_inst/CLKOUT2  |    2.073|         |         |         |
video_pll_m0/pll_base_inst/CLKOUT0|    6.435|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.74 secs
 
--> 

Total memory usage is 272108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  208 (   0 filtered)
Number of infos    :   73 (   0 filtered)

