#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar 20 13:43:35 2020
# Process ID: 2676
# Current directory: C:/Users/raghu/RISC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11228 C:\Users\raghu\RISC\RISC.xpr
# Log file: C:/Users/raghu/RISC/vivado.log
# Journal file: C:/Users/raghu/RISC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/raghu/RISC/RISC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 878.773 ; gain = 249.313
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_behav -key {Behavioral:sim_1:Functional:RISC} -tclbatch {RISC.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 937.863 ; gain = 11.379
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 937.863 ; gain = 11.379
add_force {/RISC/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 982.031 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 982.031 ; gain = 0.000
add_force {/RISC/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 982.031 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 982.031 ; gain = 0.000
add_force {/RISC/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_behav -key {Behavioral:sim_1:Functional:RISC} -tclbatch {RISC.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 984.516 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 984.516 ; gain = 0.000
add_force {/RISC/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_behav -key {Behavioral:sim_1:Functional:RISC} -tclbatch {RISC.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1089.145 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1089.145 ; gain = 0.000
add_force {/RISC/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1089.145 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1089.145 ; gain = 0.000
add_force {/RISC/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.145 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1089.145 ; gain = 0.000
add_force {/RISC/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1089.145 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1089.145 ; gain = 0.000
add_force {/RISC/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/instruction.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/register.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim/memory.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raghu/RISC/RISC.sim/sim_1/behav/xsim'
"xelab -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.145 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1089.145 ; gain = 0.000
add_force {/RISC/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 20 16:07:29 2020...
