// Seed: 3303985429
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8(
      .id_0(1), .id_1(1'h0), .id_2(id_2)
  );
  assign id_8 = id_2;
  wand id_9 = 1 == 1, id_10;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1
);
  tri1 id_3 = 1'b0;
  reg  id_4;
  id_5(
      .id_0(1 == id_3), .id_1(1), .id_2(id_0)
  );
  wire id_6;
  module_0(
      id_3, id_5, id_3, id_6, id_3, id_3, id_6
  );
  always force id_5 = id_4;
endmodule
