set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10]} -x 842 -y 82
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]} -x 944 -y 69
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]} -x 616 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6]} -x 1371 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]} -x 698 -y 16
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[6]} -x 708 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]} -x 803 -y 22
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[10]} -x 1246 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]} -x 988 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 743 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8]} -x 2151 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[15]} -x 729 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[1]} -x 1103 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[6]} -x 737 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa} -x 711 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[8]} -x 659 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]} -x 796 -y 28
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[15]} -x 772 -y 34
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[9]} -x 1362 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]} -x 660 -y 28
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]} -x 841 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0]} -x 659 -y 70
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33]} -x 2041 -y 159
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[1]} -x 1876 -y 181
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19]} -x 787 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]} -x 842 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 984 -y 142
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5]} -x 770 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21]} -x 889 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4]} -x 1173 -y 174
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31]} -x 910 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[19]} -x 800 -y 46
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2]} -x 606 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]} -x 673 -y 24
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO} -x 867 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0]} -x 1130 -y 166
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect} -x 831 -y 85
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12]} -x 768 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7]} -x 805 -y 75
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3]} -x 645 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 895 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1570 -y 96
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0]} -x 1225 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2} -x 744 -y 63
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38]} -x 1390 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23]} -x 1241 -y 288
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1552 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4]} -x 2042 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37]} -x 831 -y 48
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[10]} -x 693 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 911 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]} -x 605 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 892 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2} -x 704 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1554 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12]} -x 805 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[2]} -x 747 -y 42
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]} -x 878 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1077 -y 274
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]} -x 853 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4]} -x 844 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2]} -x 1401 -y 103
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]} -x 542 -y 25
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7]} -x 902 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]} -x 798 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[7]} -x 650 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]} -x 706 -y 16
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[12]} -x 781 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 505 -y 130
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4]} -x 1088 -y 154
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 846 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5]} -x 657 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[3]} -x 719 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/un10_write_signal_2_0} -x 701 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3]} -x 1156 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]} -x 955 -y 64
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]} -x 858 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 822 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 884 -y 91
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1]} -x 647 -y 19
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2} -x 687 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 886 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[1]} -x 691 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 2119 -y 70
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16]} -x 657 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO} -x 872 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[7]} -x 661 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1]} -x 649 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0]} -x 815 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[1]} -x 666 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12]} -x 625 -y 82
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29]} -x 772 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24]} -x 780 -y 82
set_location -inst_name {UART_Protocol_1/mko_0/counter[20]} -x 620 -y 70
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]} -x 721 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5]} -x 2033 -y 166
set_location -inst_name {UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17} -x 452 -y 153
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[6]} -x 533 -y 229
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n} -x 699 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1016 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7]} -x 541 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]} -x 950 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[0]} -x 663 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18} -x 791 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[25]} -x 794 -y 52
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]} -x 650 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]} -x 938 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[5]} -x 723 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 885 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]} -x 685 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11]} -x 830 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]} -x 827 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]} -x 620 -y 21
set_location -inst_name {UART_Protocol_1/mko_0/counter[9]} -x 609 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/un4_write_signal_0_a2} -x 697 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11]} -x 891 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/un19_read_signal_0_a2} -x 671 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1074 -y 274
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[13]} -x 687 -y 76
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4} -x 681 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9]} -x 804 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7]} -x 701 -y 57
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30]} -x 941 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2]} -x 779 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]} -x 992 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11]} -x 1372 -y 106
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector6} -x 849 -y 42
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2]} -x 559 -y 25
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]} -x 614 -y 28
set_location -inst_name {UART_Protocol_1/mko_0/counter[24]} -x 624 -y 70
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2} -x 655 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 510 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10]} -x 1180 -y 174
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26]} -x 950 -y 225
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[7]} -x 741 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4]} -x 648 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1043 -y 247
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]} -x 921 -y 60
set_location -inst_name {Controler_0/Answer_Encoder_0/CD_busy_i_a2} -x 802 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10]} -x 755 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[0]} -x 1098 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11]} -x 672 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 869 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]} -x 664 -y 19
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNIQG531[14]} -x 754 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0]} -x 766 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]} -x 838 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]} -x 831 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19]} -x 854 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]} -x 871 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]} -x 781 -y 22
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12]} -x 844 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19]} -x 915 -y 159
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 891 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 808 -y 52
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7]} -x 909 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4]} -x 844 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/un1_write_signal_1} -x 696 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs} -x 655 -y 69
set_location -inst_name {Controler_0/Command_Decoder_0/counter[28]} -x 760 -y 61
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31]} -x 658 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]} -x 630 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 2112 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36]} -x 974 -y 48
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17]} -x 1099 -y 282
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[12]} -x 691 -y 16
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]} -x 664 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3]} -x 916 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15]} -x 1252 -y 193
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect} -x 556 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO} -x 830 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]} -x 950 -y 55
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16]} -x 876 -y 54
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2} -x 845 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[5]} -x 724 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[1]} -x 678 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 890 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1383 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[5]} -x 722 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 507 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO} -x 751 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59]} -x 623 -y 234
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5]} -x 765 -y 76
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]} -x 715 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8]} -x 1047 -y 112
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]} -x 623 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 510 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13]} -x 689 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[6]} -x 709 -y 69
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[30]} -x 618 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0]} -x 1232 -y 189
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56]} -x 504 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO} -x 809 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8]} -x 807 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNIEH4S2[14]} -x 650 -y 72
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6]} -x 622 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 2158 -y 69
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]} -x 707 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50]} -x 227 -y 228
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[7]} -x 869 -y 109
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3]} -x 658 -y 19
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 776 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4]} -x 760 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[3]} -x 683 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[4]} -x 753 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 660 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5]} -x 1099 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25]} -x 906 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5]} -x 1754 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[1]} -x 721 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 923 -y 144
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4]} -x 907 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 852 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38]} -x 863 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8]} -x 793 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[10]} -x 791 -y 46
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58]} -x 825 -y 255
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[4]} -x 746 -y 52
set_location -inst_name {UART_Protocol_0/mko_0/counter[19]} -x 445 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1726 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]} -x 697 -y 15
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3]} -x 742 -y 42
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4]} -x 901 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6]} -x 513 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1002 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[21]} -x 790 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38]} -x 664 -y 25
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9]} -x 2145 -y 96
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter_c1} -x 764 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]} -x 980 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 874 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 746 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]} -x 855 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]} -x 604 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1679 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5]} -x 666 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14]} -x 846 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]} -x 791 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20]} -x 716 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16]} -x 847 -y 75
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]} -x 894 -y 70
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]} -x 901 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7]} -x 954 -y 115
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1]} -x 552 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]} -x 999 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[2]} -x 739 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25]} -x 700 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]} -x 951 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[6]} -x 680 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26]} -x 794 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]} -x 956 -y 64
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 779 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[3]} -x 759 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[3]} -x 1084 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3]} -x 1130 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]} -x 545 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]} -x 793 -y 31
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]} -x 912 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r} -x 936 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14]} -x 668 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1072 -y 274
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6]} -x 867 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11} -x 1103 -y 153
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]} -x 878 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4]} -x 759 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[14]} -x 643 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1568 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0} -x 688 -y 69
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 713 -y 34
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48]} -x 220 -y 234
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10]} -x 852 -y 78
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter[2]} -x 902 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[5]} -x 690 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]} -x 863 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2} -x 786 -y 84
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[15]} -x 784 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8]} -x 919 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1073 -y 256
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]} -x 699 -y 43
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]} -x 695 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[5]} -x 1204 -y 262
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0} -x 605 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3]} -x 681 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 872 -y 118
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2]} -x 1761 -y 342
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]} -x 714 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 855 -y 124
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1]} -x 1135 -y 150
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]} -x 746 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 2102 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4} -x 899 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0]} -x 636 -y 15
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4]} -x 1867 -y 303
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]} -x 753 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13]} -x 763 -y 55
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6]} -x 1259 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[1]} -x 711 -y 46
set_location -inst_name {UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1} -x 432 -y 150
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1]} -x 869 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]} -x 777 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1371 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]} -x 862 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]} -x 570 -y 19
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[9]} -x 790 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]} -x 696 -y 16
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]} -x 684 -y 42
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28]} -x 935 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9]} -x 725 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8]} -x 810 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]} -x 560 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]} -x 864 -y 57
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]} -x 909 -y 64
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8} -x 602 -y 33
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[1]} -x 801 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21]} -x 677 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[8]} -x 708 -y 52
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18]} -x 894 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3]} -x 791 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0]} -x 686 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1} -x 1121 -y 153
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[17]} -x 964 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17]} -x 669 -y 25
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1} -x 609 -y 33
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]} -x 932 -y 64
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0]} -x 563 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 505 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8} -x 772 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[15]} -x 678 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19]} -x 775 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5]} -x 1082 -y 262
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1565 -y 106
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0]} -x 952 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1]} -x 719 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]} -x 818 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]} -x 913 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 2040 -y 123
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0]} -x 669 -y 9
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI3QD7[6]} -x 841 -y 87
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]} -x 859 -y 61
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5]} -x 908 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 859 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[8]} -x 707 -y 57
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22]} -x 798 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[22]} -x 733 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15]} -x 667 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 895 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0]} -x 855 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 797 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18]} -x 974 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1559 -y 105
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[7]} -x 737 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]} -x 1001 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32]} -x 959 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 829 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18]} -x 846 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]} -x 708 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[4]} -x 685 -y 51
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]} -x 753 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1868 -y 211
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3]} -x 604 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]} -x 621 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]} -x 547 -y 25
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27]} -x 927 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1053 -y 247
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6]} -x 839 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO} -x 863 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO} -x 824 -y 87
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[8]} -x 656 -y 7
set_location -inst_name {Controler_0/gpio_controler_0/un11_read_signal_4_0_a2_RNIOCS52} -x 670 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1678 -y 123
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[31]} -x 812 -y 46
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]} -x 781 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[8]} -x 789 -y 37
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]} -x 795 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1580 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22]} -x 707 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18]} -x 973 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[9]} -x 741 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1]} -x 642 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18} -x 774 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[14]} -x 670 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set} -x 817 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]} -x 860 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[6]} -x 760 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[0]} -x 690 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[11]} -x 780 -y 52
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5]} -x 902 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/un11_read_signal_0_a2} -x 669 -y 72
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 775 -y 43
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4} -x 1204 -y 150
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 736 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4]} -x 890 -y 82
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8]} -x 1754 -y 45
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17]} -x 865 -y 192
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]} -x 917 -y 73
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]} -x 811 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]} -x 782 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU} -x 2159 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27]} -x 939 -y 150
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]} -x 654 -y 33
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 818 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1409 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[12]} -x 674 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5]} -x 647 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]} -x 825 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25]} -x 706 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1]} -x 648 -y 27
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[6]} -x 728 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18]} -x 1188 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]} -x 678 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7]} -x 931 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]} -x 953 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[3]} -x 733 -y 36
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[8]} -x 736 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11]} -x 1636 -y 97
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]} -x 832 -y 42
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]} -x 788 -y 57
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]} -x 659 -y 33
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7]} -x 1767 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs} -x 626 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]} -x 666 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24]} -x 646 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]} -x 661 -y 18
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]} -x 846 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5]} -x 662 -y 25
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14]} -x 850 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1593 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10]} -x 830 -y 109
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3]} -x 1215 -y 160
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]} -x 622 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]} -x 830 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 888 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/counter[20]} -x 752 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4]} -x 713 -y 60
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13]} -x 894 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]} -x 630 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10]} -x 693 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]} -x 930 -y 63
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[22]} -x 670 -y 7
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[3]} -x 729 -y 46
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]} -x 788 -y 61
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27]} -x 951 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[7]} -x 758 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[2]} -x 665 -y 70
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17]} -x 1144 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4} -x 834 -y 84
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15]} -x 804 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 698 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1]} -x 1154 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[1]} -x 732 -y 36
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 777 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]} -x 862 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9]} -x 1177 -y 174
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3} -x 666 -y 9
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa} -x 1097 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 842 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1763 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[25]} -x 806 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14]} -x 921 -y 52
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31]} -x 911 -y 57
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]} -x 728 -y 30
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[12]} -x 600 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]} -x 787 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34]} -x 911 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9]} -x 911 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1079 -y 252
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1548 -y 96
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]} -x 797 -y 31
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[0]} -x 721 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[3]} -x 714 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6]} -x 1770 -y 142
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa} -x 685 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_0[6]} -x 1085 -y 153
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3]} -x 675 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]} -x 976 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 883 -y 91
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 812 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]} -x 691 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0]} -x 952 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2} -x 1077 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1093 -y 283
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]} -x 647 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12]} -x 925 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]} -x 977 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2]} -x 1139 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16]} -x 667 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1596 -y 115
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 697 -y 34
set_location -inst_name {UART_Protocol_0/mko_0/counter[18]} -x 444 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11]} -x 1036 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 742 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28]} -x 698 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42]} -x 1455 -y 198
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19]} -x 842 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]} -x 845 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0} -x 817 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31]} -x 920 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]} -x 963 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]} -x 967 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]} -x 815 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[3]} -x 720 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/sclk_4} -x 763 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1536 -y 105
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1]} -x 774 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21]} -x 814 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23]} -x 657 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57]} -x 515 -y 132
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[4]} -x 1101 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[4]} -x 1099 -y 154
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25]} -x 406 -y 300
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]} -x 795 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]} -x 643 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16} -x 779 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[5]} -x 718 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]} -x 857 -y 61
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]} -x 724 -y 24
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]} -x 754 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data_3_0_a2} -x 765 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]} -x 828 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18]} -x 973 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[0]} -x 742 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]} -x 548 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 925 -y 63
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20]} -x 903 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14]} -x 690 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1041 -y 244
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]} -x 852 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]} -x 607 -y 22
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35]} -x 2279 -y 255
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10} -x 793 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[15]} -x 672 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs} -x 676 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 745 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G} -x 1348 -y 117
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28]} -x 869 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12]} -x 672 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 2161 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1802 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0} -x 851 -y 96
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3]} -x 653 -y 27
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]} -x 608 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_2} -x 700 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1]} -x 721 -y 55
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[28]} -x 616 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 829 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2]} -x 854 -y 75
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]} -x 801 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]} -x 682 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 2158 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4]} -x 832 -y 109
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1} -x 661 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11]} -x 1169 -y 171
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16]} -x 800 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4]} -x 778 -y 76
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 739 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3]} -x 980 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4]} -x 1181 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1]} -x 2159 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0} -x 923 -y 75
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[13]} -x 560 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0} -x 810 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]} -x 626 -y 22
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24]} -x 467 -y 315
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2} -x 920 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid} -x 804 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs} -x 640 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1} -x 1300 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]} -x 950 -y 64
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]} -x 770 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1809 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1406 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[1]} -x 666 -y 61
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1]} -x 651 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9]} -x 948 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 532 -y 117
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3]} -x 2157 -y 318
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28]} -x 964 -y 51
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29]} -x 594 -y 16
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO} -x 751 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 2124 -y 64
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15]} -x 954 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 2149 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2]} -x 1861 -y 184
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]} -x 957 -y 43
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1]} -x 619 -y 27
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_RNO} -x 757 -y 45
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 821 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1363 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r} -x 745 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]} -x 805 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]} -x 612 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 2113 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]} -x 695 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]} -x 681 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8]} -x 1176 -y 175
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33]} -x 948 -y 49
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]} -x 786 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1399 -y 97
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]} -x 796 -y 58
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]} -x 713 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1782 -y 181
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3]} -x 1224 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]} -x 696 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[13]} -x 701 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 824 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5]} -x 1574 -y 201
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35]} -x 673 -y 27
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 735 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2} -x 656 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[7]} -x 702 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]} -x 967 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]} -x 997 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]} -x 663 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6]} -x 643 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9]} -x 866 -y 106
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]} -x 904 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[2]} -x 1104 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 848 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]} -x 731 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]} -x 839 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]} -x 936 -y 64
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3]} -x 850 -y 54
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20]} -x 733 -y 336
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]} -x 817 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1559 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1]} -x 912 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[3]} -x 649 -y 61
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39]} -x 719 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]} -x 993 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7]} -x 673 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]} -x 934 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset} -x 781 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15]} -x 866 -y 181
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20]} -x 912 -y 57
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]} -x 912 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]} -x 920 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21]} -x 944 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]} -x 826 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 2126 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/counter[0]} -x 721 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10]} -x 910 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1351 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[15]} -x 700 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14]} -x 690 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1204 -y 183
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8]} -x 750 -y 55
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5]} -x 969 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2} -x 759 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6]} -x 762 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1589 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1739 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]} -x 788 -y 25
set_location -inst_name {UART_Protocol_1/mko_0/counter[11]} -x 611 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]} -x 821 -y 58
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[10]} -x 913 -y 54
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]} -x 900 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[1]} -x 688 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1039 -y 252
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8]} -x 679 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]} -x 796 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]} -x 565 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[11]} -x 1101 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9]} -x 927 -y 76
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20]} -x 840 -y 360
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]} -x 995 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]} -x 931 -y 64
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[4]} -x 1168 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[6]} -x 658 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]} -x 849 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18]} -x 693 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]} -x 692 -y 22
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[2]} -x 714 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 922 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11]} -x 1635 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[3]} -x 714 -y 46
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15]} -x 956 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1380 -y 124
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031} -x 855 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9]} -x 806 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1080 -y 274
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20]} -x 951 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38]} -x 852 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2} -x 1110 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15]} -x 859 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid} -x 826 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2} -x 765 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4]} -x 634 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]} -x 886 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1562 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[6]} -x 640 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1344 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 680 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4]} -x 2116 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3]} -x 696 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2]} -x 637 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6]} -x 646 -y 82
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3]} -x 925 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[5]} -x 689 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1} -x 603 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]} -x 811 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5]} -x 803 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23]} -x 837 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2]} -x 937 -y 55
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]} -x 694 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]} -x 806 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]} -x 604 -y 16
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21]} -x 685 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[13]} -x 635 -y 76
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[0]} -x 722 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23} -x 785 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]} -x 923 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2[4]} -x 800 -y 48
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0]} -x 655 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1546 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4]} -x 807 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33]} -x 912 -y 46
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33]} -x 705 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]} -x 614 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ_2} -x 728 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19]} -x 884 -y 159
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]} -x 824 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28]} -x 972 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0} -x 910 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1]} -x 925 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[3]} -x 720 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/un7_write_signal_0_a2} -x 696 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4]} -x 899 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0]} -x 1882 -y 180
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5]} -x 828 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1} -x 1105 -y 150
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]} -x 708 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15]} -x 1142 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]} -x 602 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14]} -x 831 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1554 -y 105
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12]} -x 848 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35]} -x 937 -y 48
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0]} -x 877 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]} -x 931 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set} -x 989 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 871 -y 118
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16]} -x 1253 -y 193
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30]} -x 881 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]} -x 883 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11]} -x 703 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0} -x 699 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6]} -x 1175 -y 171
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]} -x 831 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4} -x 1102 -y 159
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]} -x 616 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0]} -x 1074 -y 253
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5]} -x 645 -y 82
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3} -x 600 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 513 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1677 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]} -x 794 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO} -x 807 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]} -x 626 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[2]} -x 731 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout} -x 970 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[3]} -x 764 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 522 -y 127
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]} -x 804 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12]} -x 722 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1069 -y 273
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 741 -y 28
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1]} -x 652 -y 27
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2]} -x 742 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5]} -x 1086 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8]} -x 865 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2} -x 792 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1357 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1573 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1731 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[13]} -x 653 -y 58
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6]} -x 692 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]} -x 561 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5} -x 752 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18]} -x 665 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 858 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 940 -y 169
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 892 -y 118
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[5]} -x 731 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27]} -x 864 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7]} -x 510 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1865 -y 183
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27]} -x 969 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]} -x 535 -y 25
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[11]} -x 558 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 889 -y 118
set_location -inst_name {Controler_0/Reset_Controler_0/un17_write_signal_0_a2} -x 662 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1070 -y 273
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9]} -x 879 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 840 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[3]} -x 860 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12]} -x 743 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10]} -x 626 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 518 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]} -x 965 -y 61
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0]} -x 786 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[9]} -x 1765 -y 139
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 939 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[6]} -x 787 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[2]} -x 673 -y 58
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter_n4} -x 900 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 629 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12]} -x 724 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[5]} -x 629 -y 78
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4]} -x 797 -y 79
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[5]} -x 593 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 840 -y 123
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]} -x 915 -y 70
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]} -x 842 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39]} -x 839 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15]} -x 962 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1017 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[1]} -x 725 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1582 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]} -x 938 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6]} -x 676 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]} -x 789 -y 22
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[0]} -x 800 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34]} -x 1455 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 998 -y 142
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[15]} -x 646 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0]} -x 896 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25]} -x 933 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 912 -y 165
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7]} -x 649 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO} -x 1347 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid} -x 838 -y 64
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11]} -x 703 -y 18
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable} -x 743 -y 34
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]} -x 827 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3]} -x 1090 -y 274
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0} -x 790 -y 84
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]} -x 619 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]} -x 558 -y 16
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]} -x 914 -y 70
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21]} -x 672 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]} -x 824 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 878 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6]} -x 711 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]} -x 573 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18]} -x 960 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2]} -x 620 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]} -x 815 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16]} -x 931 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21]} -x 680 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 810 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs} -x 624 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[7]} -x 738 -y 57
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]} -x 965 -y 70
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4]} -x 1238 -y 175
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[7]} -x 1360 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 2154 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[10]} -x 1098 -y 153
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]} -x 564 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2]} -x 650 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7]} -x 1758 -y 171
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25]} -x 1075 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1089 -y 283
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[4]} -x 652 -y 7
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1555 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]} -x 977 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]} -x 634 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6]} -x 799 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1789 -y 160
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10]} -x 698 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4]} -x 683 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9} -x 941 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME} -x 1114 -y 150
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[2]} -x 1111 -y 150
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]} -x 704 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9]} -x 1369 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0]} -x 920 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6]} -x 709 -y 57
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6]} -x 1214 -y 174
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0} -x 700 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]} -x 843 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[5]} -x 685 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6]} -x 1167 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1341 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 526 -y 127
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5]} -x 937 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]} -x 993 -y 55
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status} -x 1209 -y 150
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5]} -x 776 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6]} -x 836 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]} -x 589 -y 21
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]} -x 883 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[20]} -x 801 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]} -x 996 -y 61
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19]} -x 957 -y 168
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0]} -x 841 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO} -x 684 -y 69
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19]} -x 1254 -y 174
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4]} -x 845 -y 54
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18} -x 608 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23]} -x 678 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 2047 -y 123
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7]} -x 925 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24]} -x 640 -y 270
set_location -inst_name {UART_Protocol_0/mko_0/counter[10]} -x 436 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Elapsed} -x 766 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3]} -x 795 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1556 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1076 -y 274
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]} -x 922 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[1]} -x 1080 -y 337
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9]} -x 841 -y 82
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13]} -x 554 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3]} -x 856 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]} -x 575 -y 25
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30]} -x 888 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]} -x 703 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6]} -x 932 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/un8_write_signal_2_0_a2} -x 704 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/counter[9]} -x 741 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[5]} -x 717 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20]} -x 717 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[6]} -x 706 -y 55
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3]} -x 902 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33]} -x 854 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]} -x 1001 -y 58
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]} -x 653 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[5]} -x 625 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5} -x 824 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8} -x 848 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 728 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[1]} -x 741 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8} -x 799 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 525 -y 118
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13]} -x 575 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8]} -x 660 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]} -x 950 -y 58
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9]} -x 906 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4]} -x 959 -y 42
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]} -x 811 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]} -x 938 -y 61
set_location -inst_name {UART_Protocol_0/mko_0/counter[14]} -x 440 -y 154
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6]} -x 658 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]} -x 950 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1345 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3]} -x 796 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17]} -x 963 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[0]} -x 727 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4]} -x 1097 -y 283
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]} -x 943 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1065 -y 246
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 530 -y 118
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24]} -x 570 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1753 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]} -x 662 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33]} -x 936 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1]} -x 2048 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40]} -x 2174 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7]} -x 884 -y 76
set_location -inst_name {Controler_0/ADI_SPI_0/counter[4]} -x 724 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]} -x 990 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1811 -y 142
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 890 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1776 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1736 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]} -x 932 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 918 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/busy} -x 765 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31]} -x 912 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2]} -x 795 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 875 -y 91
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]} -x 989 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1]} -x 838 -y 84
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1037 -y 244
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1]} -x 1972 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5]} -x 905 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]} -x 792 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18]} -x 1188 -y 175
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12]} -x 695 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54]} -x 504 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 509 -y 115
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5]} -x 929 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[2]} -x 717 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1} -x 724 -y 27
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4]} -x 903 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21]} -x 942 -y 54
set_location -inst_name {UART_Protocol_1/mko_0/counter[13]} -x 613 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]} -x 636 -y 21
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22]} -x 697 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29]} -x 614 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1]} -x 677 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[3]} -x 670 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]} -x 821 -y 42
set_location -inst_name {UART_Protocol_0/mko_0/counter[22]} -x 448 -y 154
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 813 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 724 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E} -x 692 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]} -x 836 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1]} -x 645 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 2122 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1540 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]} -x 589 -y 22
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]} -x 802 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]} -x 679 -y 22
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5]} -x 875 -y 69
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[11]} -x 599 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]} -x 926 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 510 -y 123
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[10]} -x 687 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO} -x 849 -y 99
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]} -x 830 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]} -x 704 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 906 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7]} -x 1395 -y 106
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7]} -x 954 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10]} -x 908 -y 61
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4]} -x 891 -y 72
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 778 -y 43
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[27]} -x 675 -y 7
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]} -x 792 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[7]} -x 733 -y 57
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]} -x 748 -y 58
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter[3]} -x 907 -y 73
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3]} -x 643 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22]} -x 943 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]} -x 773 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 823 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 2155 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]} -x 626 -y 25
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]} -x 912 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i} -x 693 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]} -x 753 -y 48
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1} -x 589 -y 30
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter[0]} -x 756 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/counter[21]} -x 753 -y 61
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16]} -x 886 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8]} -x 663 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 827 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1345 -y 118
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12]} -x 852 -y 180
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2]} -x 916 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24]} -x 922 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0]} -x 777 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]} -x 570 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 815 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]} -x 624 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5]} -x 1239 -y 175
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[10]} -x 1363 -y 106
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2]} -x 1851 -y 303
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]} -x 567 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft} -x 978 -y 58
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0]} -x 842 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0]} -x 779 -y 48
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]} -x 782 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1345 -y 114
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]} -x 919 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]} -x 616 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[13]} -x 701 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[2]} -x 841 -y 337
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[1]} -x 766 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5]} -x 1089 -y 274
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]} -x 940 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12]} -x 780 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]} -x 875 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4]} -x 1354 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 520 -y 127
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18]} -x 872 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1010 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2} -x 821 -y 72
set_location -inst_name {UART_Protocol_0/mko_0/MKO_OUT} -x 421 -y 154
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 826 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5} -x 835 -y 84
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7]} -x 645 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set} -x 1347 -y 118
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[10]} -x 1174 -y 109
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]} -x 612 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 818 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4]} -x 1240 -y 199
set_location -inst_name {Controler_0/gpio_controler_0/un20_write_signal_2} -x 669 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]} -x 573 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 778 -y 123
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[10]} -x 772 -y 61
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 700 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 761 -y 124
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[12]} -x 793 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1} -x 698 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]} -x 818 -y 61
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O} -x 698 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]} -x 669 -y 16
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]} -x 802 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8]} -x 839 -y 75
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5]} -x 882 -y 72
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]} -x 592 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01} -x 767 -y 45
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[5]} -x 844 -y 54
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26]} -x 948 -y 234
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[14]} -x 958 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING} -x 674 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5]} -x 732 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37]} -x 834 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty} -x 830 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2]} -x 1155 -y 151
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1]} -x 929 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]} -x 543 -y 22
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[3]} -x 726 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51} -x 1734 -y 123
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 820 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[0]} -x 410 -y 226
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6} -x 983 -y 60
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]} -x 897 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1866 -y 199
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10]} -x 821 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[7]} -x 788 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[27]} -x 808 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7]} -x 878 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10]} -x 1156 -y 172
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 836 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]} -x 788 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]} -x 816 -y 60
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17]} -x 1147 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]} -x 1002 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10]} -x 838 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1801 -y 142
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3]} -x 710 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[16]} -x 1192 -y 172
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14]} -x 624 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8]} -x 1244 -y 199
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]} -x 544 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3} -x 823 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[0]} -x 735 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]} -x 946 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4} -x 720 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]} -x 847 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs} -x 638 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[7]} -x 668 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1102 -y 282
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[21]} -x 778 -y 34
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1]} -x 603 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]} -x 619 -y 19
set_location -inst_name {UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22} -x 605 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]} -x 954 -y 43
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6]} -x 650 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7]} -x 649 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]} -x 967 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]} -x 787 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0]} -x 809 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7]} -x 639 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]} -x 862 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2} -x 1347 -y 114
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[4]} -x 658 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]} -x 662 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]} -x 834 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 2152 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[8]} -x 602 -y 202
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 829 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1330 -y 117
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14]} -x 1141 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21]} -x 1095 -y 282
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]} -x 705 -y 15
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]} -x 691 -y 21
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10]} -x 674 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N} -x 759 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2} -x 784 -y 69
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3]} -x 601 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11]} -x 1164 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[0]} -x 769 -y 52
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]} -x 881 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[9]} -x 672 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2} -x 517 -y 126
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1]} -x 930 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]} -x 860 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]} -x 830 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]} -x 821 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 903 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8]} -x 1161 -y 151
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[3]} -x 591 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]} -x 954 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 741 -y 123
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]} -x 746 -y 58
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3]} -x 777 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[9]} -x 753 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19]} -x 1146 -y 151
set_location -inst_name {UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16} -x 424 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15]} -x 781 -y 75
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[1]} -x 649 -y 7
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1344 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11]} -x 702 -y 18
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5]} -x 928 -y 57
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9]} -x 948 -y 52
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 824 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0]} -x 643 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1]} -x 894 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 765 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1754 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8]} -x 1557 -y 106
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5} -x 661 -y 9
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]} -x 665 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]} -x 671 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30]} -x 912 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r} -x 550 -y 19
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0} -x 665 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1]} -x 1396 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24} -x 799 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20]} -x 1097 -y 282
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3]} -x 848 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6]} -x 639 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23]} -x 998 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10]} -x 2044 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 877 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[30]} -x 787 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13]} -x 640 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8]} -x 872 -y 79
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34]} -x 1488 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[5]} -x 1092 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1303 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17]} -x 668 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1800 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH} -x 843 -y 96
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[2]} -x 623 -y 220
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]} -x 623 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]} -x 603 -y 16
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16]} -x 1149 -y 144
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]} -x 680 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[4]} -x 647 -y 76
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[0]} -x 753 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]} -x 954 -y 64
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1]} -x 748 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]} -x 846 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]} -x 553 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30]} -x 946 -y 54
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0]} -x 616 -y 33
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]} -x 715 -y 36
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0} -x 762 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10]} -x 833 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 949 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 870 -y 118
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21]} -x 889 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 825 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/ss_n} -x 757 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 2150 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[16]} -x 797 -y 37
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3]} -x 860 -y 73
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0]} -x 1227 -y 198
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]} -x 634 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 2123 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7]} -x 763 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[4]} -x 761 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]} -x 979 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11]} -x 1642 -y 97
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Last_Byte} -x 764 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19]} -x 851 -y 82
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5]} -x 885 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38_5} -x 741 -y 33
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]} -x 572 -y 25
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI} -x 753 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16]} -x 919 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2} -x 820 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10]} -x 690 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]} -x 620 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 726 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 794 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 732 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58]} -x 952 -y 225
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7} -x 560 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last} -x 673 -y 73
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1]} -x 688 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1762 -y 132
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20]} -x 1089 -y 327
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6]} -x 1394 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]} -x 663 -y 18
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]} -x 611 -y 33
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 823 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]} -x 882 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]} -x 872 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32]} -x 862 -y 52
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5]} -x 970 -y 54
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]} -x 981 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39]} -x 711 -y 15
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]} -x 975 -y 70
set_location -inst_name {UART_Protocol_1/mko_0/counter[2]} -x 602 -y 70
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4} -x 650 -y 33
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 733 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[1]} -x 721 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[12]} -x 662 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5]} -x 1170 -y 171
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]} -x 890 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]} -x 636 -y 24
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21]} -x 944 -y 54
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]} -x 969 -y 70
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]} -x 963 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[8]} -x 789 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16]} -x 671 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17]} -x 1230 -y 174
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13]} -x 712 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]} -x 834 -y 55
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55]} -x 434 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8]} -x 914 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO} -x 990 -y 87
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]} -x 613 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[10]} -x 1098 -y 154
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]} -x 763 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[27]} -x 796 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]} -x 868 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[9]} -x 732 -y 54
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2} -x 658 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 615 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13]} -x 775 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29]} -x 923 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[14]} -x 651 -y 73
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13]} -x 557 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3]} -x 1370 -y 106
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[11]} -x 1247 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15]} -x 808 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16} -x 801 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5]} -x 483 -y 175
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11]} -x 687 -y 15
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31]} -x 900 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[11]} -x 768 -y 34
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]} -x 613 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 921 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 2148 -y 63
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter[1]} -x 757 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2]} -x 758 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6} -x 969 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1677 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24]} -x 874 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20]} -x 602 -y 201
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI4BDG} -x 751 -y 36
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1]} -x 1234 -y 189
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8]} -x 1355 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]} -x 689 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23]} -x 998 -y 156
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 918 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3]} -x 1166 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]} -x 835 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[1]} -x 754 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 819 -y 97
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30]} -x 917 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]} -x 564 -y 18
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 819 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[7]} -x 737 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32]} -x 904 -y 49
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]} -x 826 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21} -x 713 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 514 -y 126
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49]} -x 476 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8]} -x 714 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_EXT} -x 698 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1} -x 603 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50]} -x 298 -y 192
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 745 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13]} -x 627 -y 18
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20} -x 588 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18} -x 763 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6]} -x 714 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14]} -x 1005 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 2117 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[2]} -x 655 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 850 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1006 -y 141
set_location -inst_name {Controler_0/Reset_Controler_0/un10_write_signal} -x 668 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]} -x 959 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[4]} -x 624 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30]} -x 898 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 812 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]} -x 820 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]} -x 920 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13]} -x 773 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]} -x 853 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 918 -y 166
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[26]} -x 674 -y 7
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]} -x 661 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8]} -x 631 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31} -x 693 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1348 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 875 -y 117
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0]} -x 1258 -y 198
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]} -x 935 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4]} -x 1245 -y 181
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[9]} -x 618 -y 262
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11]} -x 531 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11]} -x 913 -y 145
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18]} -x 799 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8]} -x 800 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10} -x 589 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 921 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4]} -x 651 -y 46
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7]} -x 686 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[0]} -x 1098 -y 150
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12]} -x 901 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 759 -y 124
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5]} -x 679 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]} -x 614 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1]} -x 667 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4]} -x 656 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35]} -x 832 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11]} -x 730 -y 61
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]} -x 831 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38]} -x 852 -y 48
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2]} -x 1264 -y 193
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22]} -x 695 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]} -x 833 -y 58
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]} -x 826 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2]} -x 727 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]} -x 574 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 524 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[4]} -x 726 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]} -x 825 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[10]} -x 671 -y 55
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 747 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3]} -x 1068 -y 274
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[24]} -x 612 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16]} -x 674 -y 27
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4} -x 559 -y 30
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11]} -x 875 -y 51
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]} -x 787 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0} -x 902 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]} -x 873 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3]} -x 649 -y 60
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50]} -x 152 -y 228
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]} -x 766 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[0]} -x 657 -y 60
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]} -x 823 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]} -x 724 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17]} -x 1150 -y 144
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 715 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 522 -y 114
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]} -x 836 -y 43
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[2]} -x 687 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1296 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 893 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[2]} -x 734 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7]} -x 1756 -y 117
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_rep[2]} -x 1232 -y 190
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0]} -x 790 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 805 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3]} -x 1880 -y 174
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]} -x 823 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7]} -x 809 -y 76
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]} -x 758 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]} -x 641 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1601 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14]} -x 807 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1040 -y 252
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22]} -x 815 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4} -x 729 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0]} -x 913 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]} -x 970 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 837 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7]} -x 659 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]} -x 887 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1} -x 930 -y 61
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1]} -x 889 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1597 -y 115
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14]} -x 904 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1446 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 2048 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 708 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1040 -y 243
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]} -x 842 -y 57
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[13]} -x 601 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22]} -x 707 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs} -x 612 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNIHDCU3[14]} -x 651 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 744 -y 124
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4]} -x 650 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]} -x 666 -y 21
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]} -x 764 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13]} -x 845 -y 82
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[9]} -x 597 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]} -x 1003 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6} -x 851 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]} -x 664 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1]} -x 853 -y 75
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1]} -x 931 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]} -x 944 -y 63
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1]} -x 925 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 2114 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[3]} -x 678 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10]} -x 934 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/busy} -x 756 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1347 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15]} -x 702 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31]} -x 955 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid} -x 753 -y 25
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]} -x 850 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8]} -x 739 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 861 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1605 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]} -x 699 -y 16
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[17]} -x 786 -y 52
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41]} -x 1895 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9]} -x 1349 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 2040 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]} -x 832 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 510 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1038 -y 246
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1} -x 1093 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 825 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12]} -x 660 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[11]} -x 616 -y 235
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18]} -x 693 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1]} -x 921 -y 145
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2]} -x 843 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 511 -y 130
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]} -x 860 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]} -x 530 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa} -x 702 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1388 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]} -x 768 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4]} -x 719 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[5]} -x 671 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11]} -x 1273 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1075 -y 255
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5]} -x 879 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1]} -x 645 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0]} -x 736 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable} -x 787 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29]} -x 945 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1]} -x 1678 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[14]} -x 722 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17]} -x 1133 -y 336
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15]} -x 851 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIOKVG1[4]} -x 751 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23]} -x 1203 -y 282
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20]} -x 865 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 822 -y 97
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31]} -x 907 -y 57
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[5]} -x 844 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[12]} -x 1106 -y 150
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]} -x 695 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26]} -x 917 -y 58
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1]} -x 561 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1754 -y 127
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21]} -x 672 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1752 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 727 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[2]} -x 676 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5]} -x 1158 -y 151
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13} -x 598 -y 54
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8]} -x 674 -y 18
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 779 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1} -x 808 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]} -x 818 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3]} -x 934 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1078 -y 274
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[29]} -x 617 -y 52
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter[4]} -x 900 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2} -x 758 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]} -x 620 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3]} -x 796 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 528 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]} -x 540 -y 25
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5]} -x 875 -y 70
set_location -inst_name {UART_Protocol_1/mko_0/counter[0]} -x 600 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1075 -y 274
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1} -x 861 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 987 -y 141
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[3]} -x 1179 -y 172
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18]} -x 1232 -y 174
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2} -x 685 -y 18
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[31]} -x 619 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[5]} -x 1092 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 512 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[3]} -x 2009 -y 175
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36]} -x 692 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 2156 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1]} -x 847 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]} -x 985 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38_4} -x 720 -y 33
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]} -x 552 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36]} -x 641 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 2153 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 2049 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29]} -x 861 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11]} -x 979 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[10]} -x 684 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO} -x 877 -y 105
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]} -x 772 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2]} -x 925 -y 82
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]} -x 779 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29]} -x 861 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10]} -x 766 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[6]} -x 725 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[5]} -x 774 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]} -x 955 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF} -x 964 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0]} -x 644 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3]} -x 759 -y 82
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[4]} -x 1228 -y 175
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[11]} -x 1101 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 716 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]} -x 972 -y 55
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10]} -x 793 -y 54
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]} -x 824 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1]} -x 1094 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[2]} -x 666 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 776 -y 123
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIH34I[4]} -x 743 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1207 -y 183
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13]} -x 861 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1091 -y 283
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]} -x 544 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 826 -y 97
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]} -x 816 -y 42
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]} -x 867 -y 73
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0]} -x 639 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]} -x 814 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]} -x 995 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]} -x 784 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]} -x 626 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[5]} -x 721 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 511 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 508 -y 126
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]} -x 856 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0]} -x 736 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 865 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]} -x 926 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]} -x 941 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1206 -y 183
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0]} -x 656 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]} -x 829 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1757 -y 133
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24]} -x 792 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3]} -x 680 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0} -x 721 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 508 -y 115
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16} -x 789 -y 33
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]} -x 722 -y 27
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[0]} -x 721 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6]} -x 636 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 699 -y 34
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28]} -x 628 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]} -x 769 -y 22
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0__4_fast[3]} -x 871 -y 78
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0]} -x 1254 -y 198
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6]} -x 1133 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[11]} -x 722 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]} -x 967 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29]} -x 719 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 832 -y 97
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25]} -x 903 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_INT} -x 650 -y 61
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1} -x 682 -y 18
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]} -x 979 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]} -x 627 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13]} -x 861 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]} -x 987 -y 55
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 827 -y 46
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22]} -x 406 -y 327
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]} -x 806 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 537 -y 127
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[3]} -x 714 -y 49
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34]} -x 692 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9]} -x 1247 -y 181
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1676 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1]} -x 2007 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6]} -x 711 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 2042 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8]} -x 924 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]} -x 609 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[2]} -x 1104 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_0} -x 700 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21} -x 765 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6]} -x 732 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0]} -x 793 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28]} -x 860 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1569 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1]} -x 1068 -y 253
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]} -x 798 -y 64
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]} -x 909 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13]} -x 662 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/counter[30]} -x 762 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1033 -y 253
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 527 -y 118
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21]} -x 939 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 529 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]} -x 847 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9]} -x 1447 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1563 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8]} -x 839 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9]} -x 765 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]} -x 826 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12]} -x 1248 -y 199
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]} -x 958 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23} -x 773 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]} -x 825 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]} -x 812 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 776 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 644 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21]} -x 944 -y 49
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]} -x 869 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[1]} -x 682 -y 70
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int} -x 609 -y 34
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27]} -x 911 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14]} -x 621 -y 15
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 752 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]} -x 809 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6]} -x 1770 -y 141
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2]} -x 1236 -y 175
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34]} -x 1525 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14]} -x 717 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]} -x 937 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]} -x 996 -y 60
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3} -x 593 -y 54
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6]} -x 879 -y 72
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]} -x 913 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 511 -y 129
set_location -inst_name {UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14} -x 422 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 744 -y 123
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10]} -x 625 -y 73
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2]} -x 636 -y 19
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[0]} -x 713 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0} -x 945 -y 81
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 775 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[5]} -x 725 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19} -x 798 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]} -x 798 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 881 -y 91
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541[20]} -x 950 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 730 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2]} -x 939 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6]} -x 658 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7]} -x 968 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14]} -x 851 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9]} -x 907 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 821 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1010 -y 142
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3]} -x 912 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[14]} -x 689 -y 58
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]} -x 881 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8]} -x 510 -y 124
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11]} -x 618 -y 75
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37]} -x 2018 -y 174
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0} -x 755 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7]} -x 832 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[3]} -x 728 -y 45
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20]} -x 588 -y 16
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1]} -x 884 -y 54
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39]} -x 2174 -y 117
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2]} -x 865 -y 70
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5]} -x 842 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[4]} -x 708 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[10]} -x 728 -y 69
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]} -x 663 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23]} -x 656 -y 21
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret_RNO} -x 722 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 492 -y 126
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11]} -x 646 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6]} -x 865 -y 106
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]} -x 712 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[9]} -x 747 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7]} -x 637 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13]} -x 1198 -y 175
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 810 -y 43
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]} -x 769 -y 64
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]} -x 722 -y 30
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[1]} -x 1400 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1047 -y 247
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2} -x 784 -y 48
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1} -x 782 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0[4]} -x 735 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]} -x 986 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 947 -y 169
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7]} -x 1237 -y 181
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]} -x 601 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 862 -y 118
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2]} -x 749 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[14]} -x 662 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9]} -x 880 -y 79
set_location -inst_name {UART_Protocol_0/mko_0/counter[17]} -x 443 -y 154
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4} -x 610 -y 30
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48]} -x 216 -y 234
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13]} -x 945 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[3]} -x 667 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]} -x 957 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIV9MC2} -x 830 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]} -x 782 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 2116 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1]} -x 935 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 740 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]} -x 673 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]} -x 838 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1759 -y 127
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[9]} -x 737 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[6]} -x 787 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10]} -x 838 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1676 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1299 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10]} -x 496 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]} -x 932 -y 61
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe} -x 655 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]} -x 924 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0} -x 805 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1]} -x 676 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22]} -x 854 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1381 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5]} -x 1762 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]} -x 685 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3} -x 1100 -y 159
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0]} -x 420 -y 118
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]} -x 872 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14]} -x 912 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_In_Process} -x 1230 -y 190
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2]} -x 1218 -y 174
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10]} -x 803 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]} -x 886 -y 64
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]} -x 719 -y 33
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3]} -x 693 -y 18
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8]} -x 556 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]} -x 669 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10]} -x 833 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 519 -y 114
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17]} -x 1345 -y 363
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 900 -y 52
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]} -x 886 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23]} -x 836 -y 49
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1} -x 670 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 642 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 2152 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 667 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 637 -y 25
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1} -x 676 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 720 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]} -x 918 -y 64
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]} -x 818 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30]} -x 913 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]} -x 1001 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[24]} -x 793 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]} -x 780 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]} -x 711 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4]} -x 930 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34]} -x 855 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[5]} -x 786 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4]} -x 802 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3]} -x 1242 -y 181
set_location -inst_name {Data_Block_0/Communication_Builder_0/event_ram_r_data_status} -x 1210 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set} -x 604 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1710 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]} -x 854 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18]} -x 848 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8]} -x 1218 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1374 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]} -x 807 -y 58
set_location -inst_name {UART_Protocol_1/mko_0/counter[21]} -x 621 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1705 -y 124
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]} -x 788 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8]} -x 1135 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 494 -y 127
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12]} -x 842 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/counter[2]} -x 731 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[8]} -x 1083 -y 153
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]} -x 639 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2} -x 823 -y 60
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[7]} -x 2005 -y 175
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]} -x 802 -y 58
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO} -x 690 -y 18
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx} -x 864 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12]} -x 686 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[15]} -x 748 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[9]} -x 706 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1]} -x 642 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl} -x 750 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft} -x 841 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01} -x 1670 -y 117
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0} -x 751 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]} -x 795 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[2]} -x 1453 -y 58
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21} -x 973 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 944 -y 168
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4]} -x 903 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]} -x 716 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 728 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]} -x 995 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291} -x 905 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 967 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19]} -x 963 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15]} -x 845 -y 52
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21} -x 865 -y 51
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30]} -x 712 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0]} -x 639 -y 45
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6]} -x 1182 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 851 -y 91
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1} -x 910 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1051 -y 247
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]} -x 744 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0]} -x 2050 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1771 -y 138
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[12]} -x 552 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0]} -x 646 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16]} -x 879 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10]} -x 2082 -y 336
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[11]} -x 894 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3]} -x 2103 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]} -x 554 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1371 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]} -x 957 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0} -x 729 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]} -x 639 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4]} -x 1131 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1033 -y 252
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2]} -x 873 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]} -x 631 -y 24
set_location -inst_name {UART_Protocol_0/mko_0/counter[3]} -x 429 -y 154
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[3]} -x 884 -y 73
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9]} -x 2159 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7]} -x 1752 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6]} -x 885 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 2057 -y 69
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[7]} -x 595 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19]} -x 880 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 894 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10]} -x 626 -y 72
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0]} -x 654 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12]} -x 677 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 892 -y 55
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 776 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3]} -x 860 -y 76
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[15]} -x 796 -y 46
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]} -x 668 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14]} -x 1258 -y 174
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10]} -x 1470 -y 198
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36]} -x 1498 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 943 -y 168
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[6]} -x 1966 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1008 -y 141
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter_n3} -x 907 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25]} -x 919 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]} -x 780 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1} -x 1669 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_4[0]} -x 736 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1032 -y 253
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]} -x 946 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6]} -x 1159 -y 151
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24]} -x 825 -y 64
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[2]} -x 590 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2]} -x 1368 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 888 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10]} -x 876 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]} -x 548 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1343 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0]} -x 793 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]} -x 804 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO} -x 816 -y 87
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25]} -x 592 -y 16
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI2FLL} -x 762 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 628 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 716 -y 123
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7]} -x 638 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34]} -x 979 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[15]} -x 752 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]} -x 572 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa} -x 664 -y 60
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21} -x 854 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]} -x 860 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[11]} -x 735 -y 54
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0]} -x 932 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]} -x 621 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3]} -x 2061 -y 315
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1861 -y 183
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[6]} -x 654 -y 7
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[0]} -x 1132 -y 337
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4]} -x 930 -y 48
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0]} -x 882 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]} -x 696 -y 15
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15]} -x 682 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 860 -y 123
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1]} -x 1250 -y 183
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1034 -y 253
set_location -inst_name {Controler_0/Reset_Controler_0/un11_write_signal} -x 699 -y 63
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25]} -x 698 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2]} -x 918 -y 52
set_location -inst_name {UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17} -x 628 -y 69
set_location -inst_name {UART_Protocol_0/mko_0/counter[16]} -x 442 -y 154
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0} -x 762 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1673 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 920 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2} -x 655 -y 48
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]} -x 619 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 717 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 715 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl} -x 656 -y 52
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19]} -x 709 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]} -x 943 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]} -x 805 -y 58
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[7]} -x 745 -y 69
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]} -x 612 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9]} -x 646 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[0]} -x 746 -y 42
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[10]} -x 727 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]} -x 534 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29]} -x 712 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13]} -x 1140 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48]} -x 291 -y 192
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]} -x 885 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[18]} -x 739 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 505 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4]} -x 506 -y 130
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1807 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3]} -x 1861 -y 303
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19]} -x 928 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]} -x 988 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[12]} -x 734 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/counter[8]} -x 740 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8]} -x 630 -y 72
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]} -x 765 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1448 -y 105
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]} -x 799 -y 63
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51]} -x 462 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/Status_Event_WriteDone} -x 1210 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[14]} -x 783 -y 52
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1} -x 657 -y 30
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2[1]} -x 797 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 2107 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13]} -x 653 -y 57
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]} -x 710 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6]} -x 800 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 511 -y 126
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[3]} -x 740 -y 64
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]} -x 908 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 709 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]} -x 882 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19]} -x 708 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7]} -x 1353 -y 106
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]} -x 952 -y 79
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 718 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0]} -x 652 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17]} -x 851 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]} -x 610 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0]} -x 813 -y 109
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_0[7]} -x 1084 -y 153
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]} -x 780 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3]} -x 1177 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[2]} -x 727 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[9]} -x 744 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 833 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13]} -x 1155 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 864 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNIOE531[13]} -x 778 -y 48
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[3]} -x 846 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22]} -x 705 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1]} -x 679 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/counter[6]} -x 735 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[1]} -x 681 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[5]} -x 695 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]} -x 921 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1090 -y 283
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]} -x 697 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2} -x 1012 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1369 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5]} -x 798 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7]} -x 643 -y 70
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1]} -x 932 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2]} -x 1241 -y 181
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]} -x 823 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0]} -x 724 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]} -x 546 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]} -x 614 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 792 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]} -x 662 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 914 -y 60
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[2]} -x 1398 -y 103
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[16]} -x 924 -y 54
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 817 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5]} -x 1108 -y 156
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0]} -x 1883 -y 282
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]} -x 879 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[11]} -x 617 -y 76
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49]} -x 253 -y 90
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]} -x 803 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6]} -x 714 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6]} -x 1183 -y 174
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6]} -x 929 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17} -x 745 -y 63
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]} -x 600 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28]} -x 1088 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1045 -y 247
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13]} -x 701 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22]} -x 934 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 837 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]} -x 918 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3]} -x 966 -y 52
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 740 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15]} -x 782 -y 76
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable} -x 840 -y 42
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23]} -x 651 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[13]} -x 657 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]} -x 824 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]} -x 625 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8]} -x 1131 -y 151
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0]} -x 564 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]} -x 913 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1382 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33]} -x 936 -y 52
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12]} -x 601 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1]} -x 892 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11]} -x 734 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[28]} -x 797 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16]} -x 680 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]} -x 608 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10]} -x 881 -y 76
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]} -x 781 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31]} -x 943 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30]} -x 710 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[7]} -x 788 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]} -x 791 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]} -x 568 -y 19
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[1]} -x 889 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1572 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2} -x 777 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid} -x 629 -y 28
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54]} -x 487 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48]} -x 223 -y 228
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO[13]} -x 635 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNI717O3[0]} -x 654 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]} -x 866 -y 63
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1]} -x 638 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11]} -x 868 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35]} -x 677 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1575 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[1]} -x 376 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 526 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1]} -x 638 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]} -x 945 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13]} -x 702 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13]} -x 916 -y 52
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4]} -x 900 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]} -x 794 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[10]} -x 684 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[2]} -x 767 -y 37
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]} -x 900 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27]} -x 868 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7]} -x 637 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1408 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[4]} -x 679 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1074 -y 256
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 714 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[7]} -x 736 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2} -x 963 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5]} -x 1267 -y 193
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30]} -x 823 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]} -x 610 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 2111 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]} -x 559 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]} -x 715 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]} -x 864 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N} -x 712 -y 75
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]} -x 731 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11]} -x 944 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1043 -y 244
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9]} -x 918 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19]} -x 1151 -y 144
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10]} -x 896 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7]} -x 710 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0} -x 748 -y 24
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8]} -x 649 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 2153 -y 73
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6]} -x 1240 -y 175
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20]} -x 844 -y 342
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 744 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16]} -x 1250 -y 175
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]} -x 660 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 500 -y 127
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[7]} -x 692 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]} -x 810 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1]} -x 663 -y 46
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25]} -x 790 -y 60
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[0]} -x 807 -y 109
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0} -x 756 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8]} -x 764 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4} -x 791 -y 84
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23]} -x 1077 -y 165
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2} -x 749 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0]} -x 950 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14]} -x 769 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]} -x 530 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1395 -y 97
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1]} -x 878 -y 54
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27]} -x 599 -y 16
set_location -inst_name {UART_Protocol_1/mko_0/counter[23]} -x 623 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1]} -x 741 -y 124
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[11]} -x 638 -y 75
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21} -x 860 -y 54
set_location -inst_name {UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1} -x 604 -y 72
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[0]} -x 683 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1757 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7]} -x 753 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns[6]} -x 743 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]} -x 837 -y 55
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 714 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[7]} -x 730 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]} -x 709 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO} -x 839 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1562 -y 117
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9]} -x 675 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2} -x 844 -y 99
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3]} -x 1112 -y 157
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[10]} -x 645 -y 75
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set} -x 914 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO_0[4]} -x 646 -y 75
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0]} -x 881 -y 54
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28]} -x 1088 -y 150
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]} -x 998 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 2129 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1351 -y 115
set_location -inst_name {Controler_0/ADI_SPI_0/counter[1]} -x 732 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7]} -x 673 -y 49
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4]} -x 903 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1074 -y 255
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15]} -x 771 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25]} -x 860 -y 46
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[4]} -x 793 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3]} -x 808 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22]} -x 406 -y 291
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19]} -x 1172 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]} -x 828 -y 43
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns[0]} -x 744 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 889 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[1]} -x 739 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43]} -x 1783 -y 180
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11} -x 830 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11]} -x 669 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 923 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9]} -x 711 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21]} -x 859 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 2040 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1} -x 840 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9]} -x 1185 -y 151
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[25]} -x 613 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 838 -y 96
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18]} -x 844 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]} -x 607 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3]} -x 864 -y 109
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]} -x 944 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18]} -x 606 -y 171
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30]} -x 786 -y 82
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19]} -x 903 -y 69
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter_n2} -x 902 -y 72
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]} -x 688 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[10]} -x 643 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]} -x 801 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa} -x 673 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1574 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 775 -y 123
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]} -x 725 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]} -x 981 -y 58
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 777 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 870 -y 90
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]} -x 801 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]} -x 672 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]} -x 630 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 992 -y 142
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[0]} -x 659 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1760 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24} -x 783 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1448 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9]} -x 857 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa} -x 709 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1584 -y 114
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 716 -y 34
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]} -x 819 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0]} -x 937 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14]} -x 800 -y 73
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]} -x 885 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5]} -x 1181 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2} -x 689 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32]} -x 714 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20]} -x 914 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]} -x 839 -y 84
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9]} -x 921 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]} -x 809 -y 61
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19]} -x 573 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0]} -x 888 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[2]} -x 663 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 825 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9]} -x 869 -y 106
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1]} -x 869 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 2120 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12]} -x 1125 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8]} -x 802 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid} -x 724 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 809 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[18]} -x 787 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52]} -x 506 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1711 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25]} -x 693 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1} -x 817 -y 61
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 742 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5]} -x 725 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1570 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[5]} -x 680 -y 61
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16]} -x 1423 -y 336
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10]} -x 728 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[13]} -x 714 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4]} -x 1130 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7]} -x 659 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]} -x 991 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38]} -x 616 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout} -x 841 -y 96
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]} -x 776 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 821 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]} -x 540 -y 21
set_location -inst_name {UART_Protocol_0/mko_0/counter[20]} -x 446 -y 154
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]} -x 754 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1675 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]} -x 806 -y 28
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29]} -x 945 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35]} -x 678 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 756 -y 123
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]} -x 608 -y 31
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]} -x 686 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20]} -x 680 -y 46
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9]} -x 1221 -y 160
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0]} -x 652 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3]} -x 714 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35]} -x 834 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11]} -x 893 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[2]} -x 730 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[13]} -x 1189 -y 172
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39]} -x 2008 -y 150
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3]} -x 924 -y 82
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6]} -x 915 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]} -x 619 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1346 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M_0[17]} -x 661 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1355 -y 115
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]} -x 892 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 2105 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0} -x 825 -y 88
set_location -inst_name {UART_Protocol_0/mko_0/counter[24]} -x 450 -y 154
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1]} -x 858 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/counter[31]} -x 763 -y 61
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]} -x 723 -y 21
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4]} -x 651 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]} -x 729 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 871 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7]} -x 832 -y 76
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31]} -x 958 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12]} -x 678 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r} -x 881 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]} -x 788 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23]} -x 947 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]} -x 608 -y 33
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3]} -x 884 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23]} -x 653 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10]} -x 899 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[6]} -x 1085 -y 154
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12]} -x 901 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 515 -y 117
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3]} -x 2060 -y 315
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1069 -y 255
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]} -x 946 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22]} -x 1063 -y 165
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]} -x 620 -y 15
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3} -x 704 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[2]} -x 694 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 915 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]} -x 826 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 832 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 996 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15]} -x 1257 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]} -x 979 -y 55
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11]} -x 901 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21]} -x 618 -y 261
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1670 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10]} -x 1070 -y 253
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect} -x 687 -y 19
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[10]} -x 791 -y 37
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2[4]} -x 693 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[0]} -x 656 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20]} -x 863 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/counter[4]} -x 733 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15]} -x 866 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[4]} -x 726 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9]} -x 839 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[3]} -x 700 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16]} -x 931 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0]} -x 653 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3]} -x 1786 -y 277
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1387 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6]} -x 872 -y 91
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17]} -x 782 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]} -x 559 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1776 -y 181
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1732 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20} -x 746 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[2]} -x 731 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 747 -y 123
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4]} -x 1866 -y 303
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0]} -x 691 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]} -x 816 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33]} -x 702 -y 19
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24]} -x 916 -y 57
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Last_Byte} -x 903 -y 73
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2]} -x 644 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1805 -y 142
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3]} -x 744 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1378 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1442 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2} -x 799 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]} -x 782 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8]} -x 1242 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1085 -y 283
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 937 -y 169
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]} -x 770 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]} -x 726 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23]} -x 675 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19]} -x 968 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]} -x 529 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20} -x 776 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34]} -x 623 -y 19
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4} -x 682 -y 6
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24]} -x 652 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa} -x 667 -y 60
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8]} -x 1137 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17]} -x 1254 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 778 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0]} -x 646 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0} -x 821 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4} -x 798 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 527 -y 127
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 792 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 495 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]} -x 770 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]} -x 568 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[27]} -x 808 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3]} -x 696 -y 60
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0]} -x 1233 -y 175
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10]} -x 701 -y 60
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22]} -x 801 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10]} -x 1132 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 2153 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[1]} -x 712 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_24_i} -x 763 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1755 -y 133
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0]} -x 699 -y 27
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 738 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]} -x 665 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6]} -x 802 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[9]} -x 733 -y 69
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0]} -x 874 -y 70
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24]} -x 924 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]} -x 819 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7]} -x 1390 -y 124
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0]} -x 1882 -y 282
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[9]} -x 672 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[9]} -x 720 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]} -x 675 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]} -x 667 -y 16
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5} -x 558 -y 30
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6]} -x 900 -y 78
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7]} -x 897 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[1]} -x 724 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11]} -x 910 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]} -x 681 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4]} -x 916 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/counter[3]} -x 742 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]} -x 800 -y 30
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5]} -x 663 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36]} -x 1414 -y 180
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]} -x 690 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15]} -x 850 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/un3_write_signal} -x 667 -y 72
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter[2]} -x 759 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11]} -x 1796 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6]} -x 1079 -y 253
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3} -x 1230 -y 189
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11]} -x 843 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1717 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 521 -y 118
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[10]} -x 872 -y 109
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31]} -x 920 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1805 -y 141
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[5]} -x 378 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 914 -y 165
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3]} -x 655 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1]} -x 1237 -y 199
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[13]} -x 1112 -y 150
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3]} -x 940 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11]} -x 767 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4]} -x 643 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/counter[23]} -x 755 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[3]} -x 712 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6]} -x 956 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1035 -y 244
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1349 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1809 -y 142
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 793 -y 48
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]} -x 788 -y 63
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20} -x 663 -y 9
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]} -x 871 -y 58
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031} -x 858 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[4]} -x 729 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]} -x 931 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]} -x 1003 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0} -x 767 -y 36
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKV421[7]} -x 765 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1758 -y 133
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40]} -x 2176 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1377 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10]} -x 808 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[0]} -x 675 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[7]} -x 724 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2} -x 965 -y 63
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0]} -x 775 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n} -x 649 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20]} -x 809 -y 55
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22]} -x 909 -y 58
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]} -x 792 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 868 -y 118
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14} -x 803 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0]} -x 735 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7]} -x 2041 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]} -x 832 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4]} -x 1180 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1370 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[3]} -x 648 -y 60
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]} -x 620 -y 33
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]} -x 607 -y 33
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16]} -x 1373 -y 342
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19]} -x 635 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28]} -x 975 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0} -x 814 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]} -x 698 -y 22
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]} -x 713 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 2042 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1082 -y 283
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6]} -x 799 -y 82
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18]} -x 849 -y 336
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]} -x 872 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]} -x 603 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1446 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1407 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2]} -x 680 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 990 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2]} -x 1214 -y 160
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59]} -x 591 -y 234
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11]} -x 668 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6]} -x 740 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8]} -x 1164 -y 171
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]} -x 709 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]} -x 846 -y 43
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12]} -x 935 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5]} -x 828 -y 109
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[29]} -x 798 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]} -x 717 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]} -x 802 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]} -x 934 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]} -x 772 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37]} -x 623 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]} -x 1004 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19]} -x 854 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1870 -y 195
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17} -x 797 -y 33
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]} -x 714 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs} -x 613 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3} -x 1206 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4]} -x 637 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 715 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4} -x 944 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set} -x 707 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21]} -x 857 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 897 -y 55
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21} -x 852 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8]} -x 1030 -y 118
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable} -x 699 -y 24
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]} -x 909 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2} -x 712 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1755 -y 126
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3]} -x 640 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11]} -x 897 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[6]} -x 720 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10]} -x 684 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7]} -x 880 -y 76
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]} -x 902 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3} -x 1089 -y 153
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[3]} -x 674 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5]} -x 1241 -y 199
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[8]} -x 596 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]} -x 642 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19} -x 782 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10]} -x 1367 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1780 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[17]} -x 798 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 507 -y 130
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]} -x 789 -y 25
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]} -x 954 -y 78
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15]} -x 674 -y 28
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18} -x 648 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]} -x 702 -y 15
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]} -x 678 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27]} -x 934 -y 61
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57]} -x 698 -y 201
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int} -x 868 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5]} -x 497 -y 127
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6]} -x 836 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11]} -x 1222 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 518 -y 118
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_9_i_0} -x 747 -y 36
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]} -x 617 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9]} -x 932 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[0]} -x 1882 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[0]} -x 779 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0]} -x 503 -y 127
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2]} -x 784 -y 84
set_location -inst_name {UART_Protocol_1/mko_0/counter[7]} -x 607 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2} -x 797 -y 42
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[0]} -x 724 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[2]} -x 1716 -y 202
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12]} -x 900 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14]} -x 661 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20]} -x 852 -y 82
set_location -inst_name {UART_Protocol_1/mko_0/counter[3]} -x 603 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_i[1]} -x 1092 -y 150
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21} -x 840 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]} -x 814 -y 63
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14]} -x 568 -y 16
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2]} -x 772 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3]} -x 804 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[5]} -x 803 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[4]} -x 844 -y 337
set_location -inst_name {Controler_0/ADI_SPI_1/counter[8]} -x 737 -y 34
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4]} -x 880 -y 72
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3]} -x 962 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14]} -x 624 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0]} -x 683 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6]} -x 1371 -y 118
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1]} -x 1244 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[20]} -x 789 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4} -x 979 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]} -x 603 -y 19
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]} -x 837 -y 43
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]} -x 821 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]} -x 619 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1674 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]} -x 571 -y 25
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[4]} -x 1240 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22]} -x 943 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1676 -y 117
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 697 -y 36
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8]} -x 1236 -y 180
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[4]} -x 1099 -y 153
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]} -x 708 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24]} -x 915 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 796 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23]} -x 848 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs} -x 636 -y 72
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4]} -x 1231 -y 174
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5} -x 835 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[7]} -x 661 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/Perif_BUSY} -x 760 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 509 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]} -x 837 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5]} -x 666 -y 25
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1]} -x 684 -y 15
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31]} -x 900 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]} -x 774 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2} -x 789 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]} -x 644 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 968 -y 63
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]} -x 718 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1341 -y 118
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]} -x 820 -y 37
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2} -x 840 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[1]} -x 738 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16]} -x 848 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7]} -x 638 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0} -x 942 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]} -x 912 -y 60
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3]} -x 788 -y 60
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2]} -x 1722 -y 336
set_location -inst_name {UART_Protocol_0/mko_0/counter[11]} -x 437 -y 154
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28]} -x 951 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]} -x 991 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1757 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out} -x 830 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/counter[22]} -x 754 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26]} -x 895 -y 64
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24]} -x 923 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3]} -x 761 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]} -x 679 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7]} -x 953 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5]} -x 1108 -y 157
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16]} -x 847 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21]} -x 944 -y 55
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9]} -x 2120 -y 123
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNI8KTD2[1]} -x 657 -y 72
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]} -x 615 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1]} -x 1235 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 520 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]} -x 777 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1076 -y 252
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1]} -x 938 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]} -x 824 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIRHVG[0]} -x 732 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[3]} -x 859 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0]} -x 787 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]} -x 566 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]} -x 685 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30]} -x 915 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10]} -x 1246 -y 199
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 2157 -y 69
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2[3]} -x 801 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]} -x 987 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11} -x 767 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]} -x 942 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1373 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 845 -y 124
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14]} -x 910 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[19]} -x 788 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 823 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37]} -x 832 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1570 -y 106
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15]} -x 956 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11]} -x 760 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]} -x 842 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10]} -x 660 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]} -x 952 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]} -x 671 -y 22
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54]} -x 597 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4]} -x 644 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 510 -y 126
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10]} -x 1272 -y 193
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12]} -x 684 -y 25
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2} -x 655 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9]} -x 685 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[2]} -x 735 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33]} -x 853 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]} -x 752 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26]} -x 622 -y 22
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0]} -x 898 -y 72
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541[21]} -x 943 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1078 -y 256
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1344 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 766 -y 124
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[6]} -x 879 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]} -x 813 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1]} -x 930 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 2136 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[14]} -x 664 -y 69
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 750 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]} -x 853 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7]} -x 1046 -y 112
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1753 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]} -x 816 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7]} -x 826 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[14]} -x 751 -y 46
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]} -x 693 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39]} -x 2011 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]} -x 618 -y 18
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24]} -x 921 -y 69
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter_n1} -x 909 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 2157 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14]} -x 838 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]} -x 931 -y 61
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[11]} -x 659 -y 7
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[14]} -x 708 -y 43
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6]} -x 1976 -y 69
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0]} -x 1148 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 700 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26]} -x 1071 -y 151
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[8]} -x 693 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]} -x 613 -y 22
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16]} -x 915 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]} -x 786 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1674 -y 123
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16]} -x 1255 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15]} -x 679 -y 28
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13]} -x 753 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[5]} -x 786 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4]} -x 890 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs} -x 615 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[1]} -x 1967 -y 103
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0]} -x 1187 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25]} -x 818 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0]} -x 655 -y 81
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8]} -x 920 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[2]} -x 730 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 505 -y 129
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]} -x 909 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 2046 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]} -x 994 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4]} -x 690 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11]} -x 767 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1} -x 730 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]} -x 672 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8]} -x 866 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNIQDD81[13]} -x 773 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38]} -x 858 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[15]} -x 692 -y 55
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2} -x 931 -y 57
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]} -x 618 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6]} -x 1236 -y 181
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]} -x 630 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28]} -x 975 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1084 -y 283
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15]} -x 702 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9]} -x 1166 -y 172
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4]} -x 723 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1365 -y 114
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17]} -x 965 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13]} -x 663 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs} -x 678 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[0]} -x 781 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8]} -x 833 -y 109
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14]} -x 851 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13]} -x 785 -y 75
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0]} -x 1260 -y 195
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]} -x 645 -y 28
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]} -x 703 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]} -x 552 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[15]} -x 767 -y 54
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]} -x 825 -y 36
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]} -x 727 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15]} -x 700 -y 60
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59]} -x 641 -y 150
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32]} -x 2275 -y 261
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29]} -x 653 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5]} -x 969 -y 55
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 824 -y 46
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[1]} -x 729 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9} -x 882 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10]} -x 764 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F} -x 845 -y 96
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7]} -x 1761 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[26]} -x 807 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1038 -y 244
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1]} -x 512 -y 118
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14} -x 791 -y 33
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[4]} -x 785 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6]} -x 1396 -y 106
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 717 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[10]} -x 779 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27]} -x 789 -y 60
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty} -x 721 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3} -x 1128 -y 153
set_location -inst_name {Controler_0/Command_Decoder_0/counter[26]} -x 758 -y 61
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8]} -x 1759 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1579 -y 114
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]} -x 880 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 851 -y 124
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[3]} -x 728 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2} -x 766 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8]} -x 751 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0]} -x 669 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4]} -x 889 -y 82
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7]} -x 1758 -y 60
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26]} -x 953 -y 225
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[21]} -x 743 -y 42
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12]} -x 965 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[9]} -x 662 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1040 -y 246
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13]} -x 789 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14]} -x 708 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1076 -y 256
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1759 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1017 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect} -x 901 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2]} -x 1185 -y 175
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]} -x 854 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[2]} -x 677 -y 61
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30]} -x 633 -y 16
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23]} -x 848 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/counter[3]} -x 735 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20]} -x 921 -y 49
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]} -x 687 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[18]} -x 1194 -y 172
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]} -x 703 -y 30
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23]} -x 951 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 847 -y 124
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13]} -x 633 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout} -x 513 -y 126
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2]} -x 735 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 520 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6]} -x 885 -y 82
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25]} -x 329 -y 309
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3]} -x 851 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39]} -x 633 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]} -x 536 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5]} -x 737 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10]} -x 1156 -y 171
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 710 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]} -x 617 -y 19
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10]} -x 1131 -y 150
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3]} -x 847 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4]} -x 718 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNISFD81[14]} -x 750 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1779 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[0]} -x 761 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7]} -x 708 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4]} -x 641 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2]} -x 654 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4} -x 1201 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1769 -y 138
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13]} -x 703 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3} -x 857 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11]} -x 707 -y 18
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]} -x 918 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_5_1[15]} -x 645 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19} -x 772 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35]} -x 2301 -y 255
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33]} -x 1828 -y 180
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26]} -x 1071 -y 150
set_location -inst_name {UART_Protocol_1/mko_0/counter_3_i_0_a2_RNI1QSO[4]} -x 629 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 506 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8]} -x 634 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs} -x 624 -y 78
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11]} -x 910 -y 69
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11]} -x 1134 -y 150
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]} -x 648 -y 33
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17]} -x 877 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9]} -x 1162 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4]} -x 1216 -y 160
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23]} -x 947 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7]} -x 914 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4]} -x 1096 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24]} -x 817 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4]} -x 907 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12]} -x 681 -y 49
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2} -x 841 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13]} -x 700 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6]} -x 2045 -y 124
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11]} -x 633 -y 73
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8]} -x 693 -y 15
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[2]} -x 748 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291} -x 812 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1]} -x 816 -y 76
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1]} -x 657 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1]} -x 742 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8]} -x 837 -y 109
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15]} -x 691 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4]} -x 1157 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]} -x 670 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22} -x 791 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[9]} -x 1094 -y 153
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37]} -x 655 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12} -x 716 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz} -x 1604 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8]} -x 1370 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38]} -x 852 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]} -x 951 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[8]} -x 707 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2]} -x 931 -y 82
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25]} -x 907 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15]} -x 954 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40]} -x 2047 -y 159
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7]} -x 683 -y 64
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]} -x 851 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]} -x 812 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6]} -x 909 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19]} -x 842 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0} -x 699 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7]} -x 839 -y 82
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1]} -x 1281 -y 192
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO} -x 1008 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7]} -x 732 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11]} -x 1375 -y 118
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1]} -x 662 -y 31
set_location -inst_name {Controler_0/Command_Decoder_0/counter[24]} -x 756 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7]} -x 1073 -y 253
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27]} -x 818 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0]} -x 644 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 701 -y 97
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10]} -x 687 -y 30
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6]} -x 1227 -y 189
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3]} -x 657 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4]} -x 1266 -y 193
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24]} -x 921 -y 70
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1]} -x 649 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]} -x 692 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1060 -y 246
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28]} -x 883 -y 52
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3} -x 654 -y 18
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[35]} -x 720 -y 31
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_RNO} -x 755 -y 45
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2]} -x 870 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5]} -x 644 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]} -x 700 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13]} -x 698 -y 15
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5]} -x 1138 -y 150
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]} -x 713 -y 31
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]} -x 701 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41]} -x 2078 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid} -x 843 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 846 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 2156 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_sn_m6} -x 666 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8]} -x 627 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0} -x 755 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT} -x 653 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]} -x 667 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[8]} -x 736 -y 55
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0]} -x 885 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3} -x 866 -y 60
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]} -x 937 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9]} -x 1245 -y 199
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26]} -x 917 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[28]} -x 785 -y 34
set_location -inst_name {UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13} -x 433 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 898 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13]} -x 710 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17]} -x 849 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31]} -x 821 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1606 -y 114
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[5]} -x 674 -y 19
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14]} -x 651 -y 27
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6]} -x 920 -y 58
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 826 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]} -x 990 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]} -x 832 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21]} -x 855 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[6]} -x 724 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]} -x 642 -y 28
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24]} -x 650 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[9]} -x 637 -y 73
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[2]} -x 924 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3]} -x 656 -y 45
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2]} -x 929 -y 82
set_location -inst_name {UART_Protocol_0/mko_0/counter[13]} -x 439 -y 154
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13]} -x 857 -y 55
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0]} -x 1225 -y 189
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30]} -x 898 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]} -x 953 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]} -x 866 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1557 -y 105
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]} -x 879 -y 64
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0]} -x 1881 -y 282
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29]} -x 708 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz} -x 1549 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5]} -x 671 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]} -x 978 -y 55
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int} -x 856 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38]} -x 939 -y 48
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[1]} -x 678 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO} -x 703 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1673 -y 123
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15} -x 802 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 936 -y 169
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[6]} -x 706 -y 54
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]} -x 691 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]} -x 811 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]} -x 638 -y 25
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26]} -x 954 -y 48
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16]} -x 801 -y 58
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41]} -x 2118 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1564 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4} -x 703 -y 42
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0]} -x 741 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1070 -y 255
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]} -x 844 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[3]} -x 743 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[2]} -x 731 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[17]} -x 1193 -y 172
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29]} -x 926 -y 55
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0]} -x 1270 -y 198
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7]} -x 1184 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 820 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[21]} -x 802 -y 46
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]} -x 692 -y 36
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3]} -x 1265 -y 193
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22]} -x 905 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10]} -x 1239 -y 181
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3]} -x 656 -y 24
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0]} -x 852 -y 73
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7} -x 854 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5]} -x 828 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1]} -x 1759 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1773 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1042 -y 243
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13]} -x 943 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO} -x 844 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1040 -y 253
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]} -x 781 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15]} -x 847 -y 82
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0]} -x 761 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAP3R1[4]} -x 983 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6]} -x 643 -y 81
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[11]} -x 870 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1739 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0} -x 918 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 813 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable} -x 735 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 913 -y 166
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22]} -x 882 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11]} -x 704 -y 60
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3]} -x 1179 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1021 -y 243
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft} -x 564 -y 25
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0]} -x 1230 -y 192
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]} -x 697 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 841 -y 123
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0]} -x 658 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK} -x 758 -y 45
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[4]} -x 592 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 2154 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9]} -x 930 -y 76
set_location -inst_name {UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22} -x 423 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31]} -x 787 -y 82
set_location -inst_name {UART_Protocol_1/OR2_0} -x 631 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2} -x 906 -y 48
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3]} -x 872 -y 70
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22]} -x 934 -y 48
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12]} -x 678 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58]} -x 851 -y 228
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23]} -x 938 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0]} -x 793 -y 73
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12]} -x 552 -y 24
set_location -inst_name {UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16} -x 603 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36]} -x 691 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10]} -x 881 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]} -x 881 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]} -x 688 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]} -x 973 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[2]} -x 686 -y 51
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1} -x 844 -y 46
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18]} -x 1145 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13]} -x 769 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9]} -x 632 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[2]} -x 738 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 746 -y 123
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1]} -x 664 -y 33
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]} -x 865 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]} -x 547 -y 19
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[26]} -x 614 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]} -x 624 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4]} -x 1135 -y 160
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[2]} -x 1094 -y 160
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2]} -x 1283 -y 192
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4]} -x 1222 -y 292
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13]} -x 689 -y 15
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2} -x 600 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out} -x 755 -y 82
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4} -x 663 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[10]} -x 684 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6]} -x 716 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[5]} -x 663 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14]} -x 928 -y 60
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26]} -x 794 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]} -x 694 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]} -x 565 -y 25
set_location -inst_name {UART_Protocol_0/mko_0/counter[0]} -x 426 -y 154
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[4]} -x 693 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]} -x 953 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set} -x 805 -y 49
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17]} -x 1279 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 771 -y 43
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2} -x 927 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5]} -x 757 -y 52
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[0]} -x 722 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]} -x 927 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[14]} -x 647 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]} -x 557 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]} -x 1006 -y 58
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 822 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/counter[0]} -x 748 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]} -x 801 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[3]} -x 653 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[18]} -x 775 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[8]} -x 728 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1]} -x 1879 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/counter[3]} -x 733 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8]} -x 916 -y 55
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0]} -x 648 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3} -x 705 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16]} -x 917 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]} -x 556 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6]} -x 642 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]} -x 562 -y 16
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6]} -x 717 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]} -x 770 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]} -x 936 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14]} -x 910 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[4]} -x 726 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1761 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11]} -x 822 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid} -x 908 -y 49
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4} -x 603 -y 30
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10]} -x 688 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]} -x 809 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26]} -x 921 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A} -x 657 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM} -x 603 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14]} -x 751 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 2047 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]} -x 958 -y 64
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[0]} -x 755 -y 52
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[0]} -x 811 -y 109
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3]} -x 617 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1038 -y 253
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17]} -x 931 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[7]} -x 436 -y 70
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 770 -y 43
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20]} -x 715 -y 21
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[1]} -x 933 -y 57
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0} -x 602 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]} -x 808 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24} -x 771 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8]} -x 1184 -y 151
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[31]} -x 812 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3]} -x 1784 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[0]} -x 757 -y 34
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30]} -x 800 -y 54
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]} -x 824 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2]} -x 659 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23]} -x 938 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/counter[6]} -x 738 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8]} -x 900 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[11]} -x 1000 -y 157
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15]} -x 678 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5]} -x 917 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1350 -y 117
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_11_1} -x 740 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]} -x 811 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20]} -x 813 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/un15_write_signal_0_a2} -x 667 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[3]} -x 737 -y 42
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]} -x 788 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1735 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38]} -x 939 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1]} -x 682 -y 43
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[13]} -x 661 -y 7
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27]} -x 971 -y 49
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7]} -x 782 -y 60
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]} -x 774 -y 57
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[4]} -x 830 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1]} -x 1114 -y 157
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 836 -y 96
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]} -x 983 -y 55
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter[3]} -x 758 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9]} -x 908 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]} -x 737 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3} -x 827 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]} -x 606 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6]} -x 938 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/counter[7]} -x 736 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3]} -x 958 -y 79
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7]} -x 652 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO} -x 604 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]} -x 621 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI0DLL} -x 756 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5]} -x 1128 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 859 -y 123
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27]} -x 871 -y 51
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27]} -x 688 -y 16
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6]} -x 727 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22]} -x 680 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4]} -x 611 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25]} -x 1070 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1088 -y 283
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2} -x 764 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 517 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1019 -y 141
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[3]} -x 697 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3]} -x 1419 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 711 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid} -x 811 -y 49
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 751 -y 28
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]} -x 884 -y 69
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36]} -x 694 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37]} -x 973 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6]} -x 703 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11]} -x 696 -y 54
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24]} -x 639 -y 270
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25]} -x 700 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15]} -x 1249 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17]} -x 810 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21]} -x 942 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27]} -x 1091 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9]} -x 934 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]} -x 810 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M[17]} -x 665 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 527 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 878 -y 51
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0]} -x 655 -y 33
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]} -x 941 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1393 -y 97
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18]} -x 685 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56]} -x 614 -y 234
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[11]} -x 1099 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[3]} -x 695 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13]} -x 628 -y 81
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4]} -x 806 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27]} -x 783 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10]} -x 860 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3]} -x 794 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]} -x 865 -y 57
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59]} -x 739 -y 255
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1410 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4]} -x 810 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[4]} -x 695 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9]} -x 853 -y 145
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]} -x 951 -y 58
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[25]} -x 673 -y 7
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 493 -y 126
set_location -inst_name {Controler_0/gpio_controler_0/un16_write_signal_2} -x 686 -y 69
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable} -x 723 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0]} -x 855 -y 75
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[31]} -x 679 -y 7
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]} -x 972 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1672 -y 123
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[33]} -x 727 -y 31
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter_n2} -x 759 -y 63
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]} -x 819 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38]} -x 618 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 507 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8]} -x 828 -y 81
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[3]} -x 2009 -y 307
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]} -x 818 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[0]} -x 724 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15} -x 790 -y 33
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]} -x 571 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]} -x 944 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/counter_RNO[0]} -x 748 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1587 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 524 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL} -x 806 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9]} -x 720 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1]} -x 712 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19]} -x 682 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9]} -x 758 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 774 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_rep[11]} -x 1095 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32]} -x 937 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]} -x 786 -y 31
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 706 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4]} -x 1391 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]} -x 990 -y 57
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse} -x 871 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2_0} -x 822 -y 87
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]} -x 800 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2]} -x 893 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16]} -x 918 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]} -x 549 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1758 -y 142
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]} -x 557 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 874 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1760 -y 141
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]} -x 783 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1375 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 937 -y 168
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7]} -x 1756 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2]} -x 937 -y 54
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i} -x 664 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0]} -x 1379 -y 118
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[11]} -x 745 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10]} -x 871 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[7]} -x 729 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]} -x 829 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3]} -x 656 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[4]} -x 723 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]} -x 794 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1372 -y 115
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8]} -x 929 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 514 -y 130
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6]} -x 838 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]} -x 694 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[1]} -x 745 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8]} -x 829 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5]} -x 892 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]} -x 644 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]} -x 701 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 936 -y 168
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]} -x 819 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1052 -y 247
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]} -x 940 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 2043 -y 145
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28]} -x 596 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[10]} -x 613 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7]} -x 1243 -y 199
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10]} -x 563 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[7]} -x 718 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2} -x 798 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9]} -x 739 -y 55
set_location -inst_name {UART_Protocol_1/mko_0/counter_5_axb_4} -x 627 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]} -x 705 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/busy} -x 764 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4]} -x 743 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[10]} -x 690 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1]} -x 817 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20]} -x 865 -y 54
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3]} -x 637 -y 19
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[0]} -x 768 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13]} -x 854 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37]} -x 983 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[4]} -x 634 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10]} -x 1771 -y 139
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[11]} -x 704 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]} -x 600 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2]} -x 745 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6]} -x 1164 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25]} -x 876 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4]} -x 683 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1752 -y 133
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28]} -x 605 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]} -x 643 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27]} -x 1091 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]} -x 545 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5]} -x 730 -y 57
set_location -inst_name {UART_Protocol_0/OR2_0} -x 589 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[1]} -x 750 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1]} -x 663 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3]} -x 736 -y 124
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]} -x 821 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13} -x 796 -y 42
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[1]} -x 589 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]} -x 925 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28]} -x 976 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0} -x 685 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 2158 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 825 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ} -x 819 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]} -x 778 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit} -x 655 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9]} -x 814 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2]} -x 1110 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 907 -y 90
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]} -x 709 -y 18
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]} -x 731 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 900 -y 51
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 822 -y 49
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5} -x 595 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]} -x 924 -y 70
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0} -x 554 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 619 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1]} -x 696 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 914 -y 166
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6]} -x 828 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3]} -x 955 -y 226
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[6]} -x 638 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 498 -y 126
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNI8COE1[16]} -x 656 -y 72
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[1]} -x 693 -y 43
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]} -x 817 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]} -x 703 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21]} -x 682 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[11]} -x 713 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[0]} -x 766 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34]} -x 855 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1349 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1} -x 698 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31} -x 766 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 898 -y 51
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[0]} -x 887 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22]} -x 778 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[15]} -x 724 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[13]} -x 642 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]} -x 805 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[0]} -x 657 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13]} -x 861 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T} -x 700 -y 45
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]} -x 699 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1327 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1032 -y 252
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12]} -x 1246 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 514 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[4]} -x 1507 -y 310
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28]} -x 866 -y 51
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28]} -x 907 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[5]} -x 723 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6} -x 608 -y 21
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2]} -x 1726 -y 336
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0]} -x 566 -y 15
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]} -x 971 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]} -x 802 -y 28
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret} -x 722 -y 43
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2]} -x 646 -y 19
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 818 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[8]} -x 777 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 722 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]} -x 711 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]} -x 847 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 2046 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[4]} -x 727 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5]} -x 801 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]} -x 861 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27]} -x 859 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[12]} -x 664 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6]} -x 1175 -y 172
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1009 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]} -x 825 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9]} -x 804 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 944 -y 169
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031} -x 961 -y 51
set_location -inst_name {UART_Protocol_0/mko_0/counter[7]} -x 433 -y 154
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C} -x 780 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21]} -x 942 -y 49
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0]} -x 874 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]} -x 667 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12]} -x 684 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11]} -x 840 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1]} -x 929 -y 55
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 702 -y 34
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4]} -x 659 -y 19
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_1dflt} -x 715 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9} -x 708 -y 48
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[4]} -x 877 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1042 -y 253
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_5dflt} -x 717 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 927 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]} -x 613 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 833 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25]} -x 407 -y 291
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[13]} -x 1107 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 2164 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10]} -x 625 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[23]} -x 804 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1387 -y 114
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[0]} -x 687 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/counter[25]} -x 757 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16} -x 829 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]} -x 919 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1565 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14} -x 814 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]} -x 926 -y 61
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16]} -x 1134 -y 336
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2]} -x 933 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]} -x 543 -y 21
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIJNTP3[12]} -x 663 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8} -x 732 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]} -x 947 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2} -x 750 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8]} -x 1241 -y 153
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[11]} -x 1187 -y 172
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24]} -x 1079 -y 150
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]} -x 973 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]} -x 615 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12]} -x 679 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs} -x 678 -y 69
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]} -x 761 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1602 -y 115
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10]} -x 933 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 876 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[5]} -x 723 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO} -x 697 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28} -x 770 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11]} -x 679 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 494 -y 126
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[4]} -x 1096 -y 160
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[3]} -x 1224 -y 175
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]} -x 728 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[0]} -x 671 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]} -x 877 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]} -x 864 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]} -x 547 -y 21
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8} -x 855 -y 72
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]} -x 718 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]} -x 822 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37]} -x 658 -y 21
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]} -x 612 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 752 -y 27
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23]} -x 651 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2} -x 914 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4]} -x 628 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1572 -y 115
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER} -x 689 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]} -x 563 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]} -x 945 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15]} -x 1154 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]} -x 868 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[6]} -x 709 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[8]} -x 714 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[15]} -x 1191 -y 172
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 883 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8]} -x 564 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]} -x 632 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2]} -x 1238 -y 199
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1]} -x 846 -y 99
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]} -x 950 -y 79
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa} -x 671 -y 30
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49]} -x 179 -y 150
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2]} -x 1131 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 510 -y 129
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[0]} -x 755 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 942 -y 169
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[2]} -x 1083 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9]} -x 1243 -y 175
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15]} -x 572 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12]} -x 922 -y 45
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]} -x 872 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[14]} -x 662 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]} -x 669 -y 18
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0} -x 787 -y 42
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6]} -x 918 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]} -x 1000 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[4]} -x 692 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 2167 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]} -x 836 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1600 -y 115
set_location -inst_name {UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14} -x 602 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 505 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8]} -x 717 -y 25
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]} -x 827 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]} -x 977 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1567 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[14]} -x 764 -y 54
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i} -x 750 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39]} -x 828 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[5]} -x 762 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12]} -x 773 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_11_i_0} -x 761 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11]} -x 850 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]} -x 668 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13]} -x 853 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1752 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1761 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1077 -y 256
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]} -x 702 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1} -x 713 -y 96
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]} -x 690 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO} -x 944 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]} -x 618 -y 15
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10]} -x 654 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 802 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[11]} -x 749 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22]} -x 861 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 2112 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15]} -x 699 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_sn_N_5_i_i_o2} -x 694 -y 75
set_location -inst_name {UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18} -x 453 -y 153
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 879 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32]} -x 946 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59]} -x 676 -y 153
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[3]} -x 440 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1039 -y 253
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[3]} -x 759 -y 42
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6} -x 699 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6]} -x 1183 -y 175
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16]} -x 886 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14]} -x 1250 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNICEDJ1[0]} -x 798 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 858 -y 117
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M} -x 653 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]} -x 669 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10]} -x 860 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15]} -x 678 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12]} -x 838 -y 49
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[24]} -x 672 -y 7
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Enable} -x 1078 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]} -x 1236 -y 199
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24]} -x 506 -y 309
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1]} -x 826 -y 76
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11]} -x 777 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24]} -x 924 -y 49
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2]} -x 896 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8]} -x 626 -y 78
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2]} -x 695 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[9]} -x 2002 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[28]} -x 809 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]} -x 638 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]} -x 989 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0]} -x 1129 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO} -x 721 -y 42
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14]} -x 957 -y 51
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8]} -x 878 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19]} -x 712 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]} -x 619 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]} -x 543 -y 19
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34]} -x 1455 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]} -x 752 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27]} -x 707 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 505 -y 117
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 919 -y 48
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6]} -x 1218 -y 160
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35]} -x 937 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7]} -x 1074 -y 150
set_location -inst_name {UART_Protocol_1/mko_0/counter[6]} -x 606 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]} -x 786 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable} -x 710 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7]} -x 658 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27]} -x 610 -y 19
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0]} -x 1260 -y 192
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8} -x 911 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 892 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4} -x 747 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 874 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 703 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5]} -x 917 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28]} -x 862 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[23]} -x 734 -y 43
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0]} -x 1225 -y 198
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[6]} -x 680 -y 76
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]} -x 923 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31]} -x 708 -y 15
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13]} -x 790 -y 75
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0} -x 903 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]} -x 575 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1752 -y 141
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]} -x 656 -y 33
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19]} -x 886 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO} -x 701 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0]} -x 855 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13]} -x 1145 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4]} -x 644 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0} -x 718 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1346 -y 114
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8]} -x 1164 -y 172
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[6]} -x 1098 -y 160
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6]} -x 803 -y 55
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3]} -x 885 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1]} -x 1399 -y 103
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33]} -x 853 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]} -x 799 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3]} -x 681 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10]} -x 686 -y 64
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2]} -x 890 -y 72
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4]} -x 657 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18]} -x 974 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14]} -x 646 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0]} -x 794 -y 81
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53]} -x 101 -y 192
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1401 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl} -x 701 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0} -x 842 -y 96
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]} -x 608 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[1]} -x 676 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 2046 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 793 -y 60
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[0]} -x 809 -y 109
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_3dflt} -x 714 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[0]} -x 781 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14]} -x 668 -y 27
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25]} -x 902 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]} -x 828 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 2151 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]} -x 773 -y 28
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10]} -x 908 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]} -x 869 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9]} -x 2051 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]} -x 558 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4]} -x 896 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29]} -x 1090 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8]} -x 916 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10]} -x 2170 -y 64
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[12]} -x 931 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13]} -x 703 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]} -x 859 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18]} -x 894 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[4]} -x 785 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3]} -x 926 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]} -x 634 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2]} -x 703 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29]} -x 785 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1085 -y 274
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3]} -x 694 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 895 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[0]} -x 692 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 2147 -y 70
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[4]} -x 866 -y 109
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter[4]} -x 763 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1]} -x 929 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/un16_write_signal_0_a2} -x 666 -y 63
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25]} -x 933 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12]} -x 662 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[5]} -x 722 -y 49
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1]} -x 1760 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]} -x 638 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[3]} -x 764 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4]} -x 716 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1]} -x 758 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]} -x 612 -y 19
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]} -x 719 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1571 -y 96
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]} -x 787 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]} -x 788 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26]} -x 1076 -y 150
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0]} -x 924 -y 79
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4} -x 621 -y 33
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1} -x 601 -y 30
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4]} -x 910 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 773 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0]} -x 949 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4]} -x 678 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO} -x 655 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11]} -x 1639 -y 234
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1356 -y 115
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2]} -x 919 -y 72
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7]} -x 895 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1754 -y 132
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[10]} -x 748 -y 49
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17]} -x 571 -y 16
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[1]} -x 757 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14]} -x 690 -y 57
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9]} -x 930 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4]} -x 764 -y 45
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0]} -x 1229 -y 192
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2]} -x 681 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0} -x 907 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 2156 -y 72
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]} -x 705 -y 30
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16]} -x 1278 -y 193
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7]} -x 645 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52]} -x 469 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 492 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout} -x 752 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1386 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[34]} -x 728 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2} -x 783 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1342 -y 118
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[13]} -x 657 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 720 -y 123
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 823 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1362 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1369 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1366 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]} -x 702 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4]} -x 942 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo} -x 1128 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1754 -y 123
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7]} -x 1160 -y 151
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[20]} -x 608 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[8]} -x 613 -y 235
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2]} -x 917 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]} -x 665 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]} -x 822 -y 57
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27]} -x 784 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24]} -x 657 -y 21
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37]} -x 2046 -y 201
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 902 -y 91
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0]} -x 768 -y 60
set_location -inst_name {UART_Protocol_0/mko_0/counter[4]} -x 430 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_0[0]} -x 1096 -y 150
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[13]} -x 674 -y 55
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]} -x 782 -y 57
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/STX_Detect} -x 562 -y 28
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0]} -x 901 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1063 -y 246
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3]} -x 656 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 997 -y 142
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6]} -x 682 -y 64
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter_n1} -x 757 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341} -x 723 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0} -x 694 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1383 -y 115
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[17]} -x 798 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9]} -x 647 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4]} -x 1169 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 842 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29]} -x 1090 -y 150
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4} -x 613 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17]} -x 1138 -y 336
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0} -x 947 -y 60
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21]} -x 1082 -y 261
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]} -x 541 -y 22
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2]} -x 897 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[9]} -x 731 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_RNO[2]} -x 665 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20]} -x 718 -y 22
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[10]} -x 658 -y 7
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26]} -x 866 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[1]} -x 772 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 726 -y 123
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13]} -x 689 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_7dflt} -x 718 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16]} -x 1031 -y 336
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8]} -x 792 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[13]} -x 712 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3]} -x 681 -y 78
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36]} -x 1497 -y 180
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25]} -x 906 -y 69
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19]} -x 781 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1035 -y 247
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0]} -x 1186 -y 174
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10]} -x 707 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1} -x 657 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15} -x 813 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[11]} -x 1633 -y 235
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15]} -x 699 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 771 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]} -x 839 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32]} -x 715 -y 19
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3]} -x 1130 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1671 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]} -x 639 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11]} -x 679 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3]} -x 1373 -y 118
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14]} -x 1248 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1367 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1083 -y 274
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i} -x 1091 -y 153
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13]} -x 560 -y 24
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[30]} -x 708 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29]} -x 861 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8]} -x 819 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1360 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[19]} -x 1195 -y 172
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1444 -y 105
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 918 -y 51
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[17]} -x 605 -y 52
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54]} -x 634 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 2048 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1567 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1864 -y 183
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11]} -x 618 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29]} -x 884 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer_Z[5]} -x 778 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]} -x 938 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1043 -y 253
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1297 -y 115
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17} -x 597 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer_Z[5]} -x 773 -y 49
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]} -x 619 -y 31
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13]} -x 768 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 843 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15]} -x 637 -y 27
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1} -x 741 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3]} -x 737 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6]} -x 656 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24]} -x 864 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]} -x 560 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[0]} -x 1081 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 698 -y 97
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]} -x 699 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]} -x 770 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10]} -x 1824 -y 253
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]} -x 631 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15]} -x 850 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34]} -x 873 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17} -x 757 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 820 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17]} -x 908 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[18]} -x 739 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7]} -x 1147 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]} -x 719 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2} -x 1041 -y 246
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]} -x 636 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1381 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1076 -y 255
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable} -x 791 -y 85
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0} -x 781 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 919 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18]} -x 615 -y 15
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 942 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12]} -x 679 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7]} -x 807 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1704 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24]} -x 916 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 606 -y 19
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22]} -x 569 -y 16
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0} -x 780 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7]} -x 933 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]} -x 636 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0]} -x 1233 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 933 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]} -x 643 -y 27
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35]} -x 2298 -y 255
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 880 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5]} -x 762 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5]} -x 2152 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 699 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]} -x 840 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]} -x 949 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 739 -y 123
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29]} -x 771 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19]} -x 929 -y 61
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11]} -x 783 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy} -x 651 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO} -x 654 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]} -x 824 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0]} -x 777 -y 76
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31]} -x 921 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1735 -y 114
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2]} -x 668 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 666 -y 169
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]} -x 669 -y 27
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0} -x 756 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5]} -x 630 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 704 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[21]} -x 743 -y 43
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]} -x 782 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4]} -x 1335 -y 91
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]} -x 843 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect} -x 839 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]} -x 695 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4]} -x 637 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20]} -x 808 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8} -x 848 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]} -x 925 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22]} -x 798 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1077 -y 252
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1} -x 563 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0]} -x 808 -y 109
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]} -x 720 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11]} -x 841 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 919 -y 166
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4} -x 655 -y 30
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23]} -x 1202 -y 261
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1]} -x 758 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]} -x 572 -y 19
set_location -inst_name {UART_Protocol_0/mko_0/counter[21]} -x 447 -y 154
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N} -x 695 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10]} -x 823 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6]} -x 720 -y 55
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]} -x 919 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 984 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 2148 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNIU4K11} -x 759 -y 48
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10]} -x 904 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37]} -x 653 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5]} -x 729 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]} -x 690 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]} -x 809 -y 63
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21]} -x 1205 -y 261
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO} -x 553 -y 27
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[5]} -x 864 -y 79
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[6]} -x 1170 -y 109
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[3]} -x 1167 -y 109
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]} -x 691 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3]} -x 655 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[7]} -x 658 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[8]} -x 688 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6]} -x 1034 -y 256
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[5]} -x 926 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 852 -y 91
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0]} -x 899 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[11]} -x 619 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26]} -x 867 -y 55
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable} -x 731 -y 27
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[3]} -x 784 -y 37
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19]} -x 957 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19]} -x 1197 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 2115 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20]} -x 679 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0]} -x 735 -y 42
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i} -x 606 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 2103 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27]} -x 969 -y 48
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2]} -x 867 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3} -x 653 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 898 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3} -x 652 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1302 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect} -x 833 -y 85
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5]} -x 642 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[8]} -x 1754 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]} -x 798 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9]} -x 811 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]} -x 841 -y 70
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2]} -x 1239 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[11]} -x 691 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4]} -x 753 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs} -x 625 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 505 -y 150
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2]} -x 648 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]} -x 926 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]} -x 819 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[12]} -x 663 -y 76
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[0]} -x 716 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset} -x 768 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30]} -x 645 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3]} -x 767 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14]} -x 716 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO} -x 901 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0} -x 864 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17]} -x 851 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]} -x 961 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]} -x 689 -y 21
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]} -x 887 -y 73
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[3]} -x 777 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]} -x 553 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid} -x 626 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4]} -x 852 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20]} -x 914 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[15]} -x 715 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[6]} -x 660 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O} -x 504 -y 126
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[3]} -x 749 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9]} -x 645 -y 72
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0]} -x 882 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]} -x 638 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0]} -x 652 -y 60
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]} -x 743 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame} -x 856 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]} -x 960 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10]} -x 2271 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3]} -x 978 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2} -x 791 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23]} -x 855 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1]} -x 1170 -y 174
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26]} -x 970 -y 234
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer_Z[4]} -x 777 -y 49
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1]} -x 1213 -y 160
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer_Z[4]} -x 769 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8]} -x 680 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]} -x 787 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 530 -y 127
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]} -x 601 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[11]} -x 1639 -y 208
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[5]} -x 633 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[14]} -x 640 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1]} -x 660 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/counter[19]} -x 751 -y 61
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541[23]} -x 841 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36]} -x 974 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[13]} -x 715 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21]} -x 774 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4]} -x 1216 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16]} -x 918 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 2134 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14]} -x 685 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6]} -x 812 -y 109
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]} -x 850 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]} -x 885 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12]} -x 935 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 2158 -y 73
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27]} -x 1024 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9]} -x 849 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1205 -y 183
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4} -x 622 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22]} -x 882 -y 48
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 773 -y 43
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5]} -x 652 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2} -x 837 -y 96
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[6]} -x 594 -y 52
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]} -x 942 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 801 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5]} -x 647 -y 52
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]} -x 913 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]} -x 625 -y 22
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0} -x 564 -y 27
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37]} -x 2265 -y 198
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]} -x 792 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]} -x 985 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/un7_read_signal} -x 663 -y 72
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2} -x 552 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]} -x 863 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1752 -y 132
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1015 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1]} -x 654 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]} -x 542 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]} -x 645 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13]} -x 689 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2]} -x 926 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2} -x 747 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]} -x 672 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 891 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[3]} -x 664 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2]} -x 819 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21]} -x 601 -y 172
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10]} -x 827 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 919 -y 144
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4]} -x 561 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1753 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer_Z[6]} -x 754 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 913 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1337 -y 118
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer_Z[6]} -x 750 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 870 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33]} -x 697 -y 19
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 705 -y 34
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14]} -x 655 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[11]} -x 681 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]} -x 680 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2} -x 2122 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9]} -x 606 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1541 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]} -x 574 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]} -x 549 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]} -x 618 -y 25
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]} -x 657 -y 33
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4]} -x 1718 -y 363
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10]} -x 692 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[8]} -x 2011 -y 175
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]} -x 979 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/un14_write_signal_0_a2} -x 665 -y 63
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28]} -x 806 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 2113 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[1]} -x 1234 -y 190
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[5]} -x 1169 -y 109
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]} -x 851 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1343 -y 118
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16]} -x 922 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0]} -x 687 -y 31
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO} -x 694 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI1EQS} -x 748 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0]} -x 1269 -y 198
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]} -x 939 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r} -x 602 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11]} -x 819 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1199 -y 184
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37]} -x 2149 -y 165
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26]} -x 913 -y 57
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23]} -x 949 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22]} -x 260 -y 291
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23]} -x 915 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]} -x 989 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_RNO[3]} -x 674 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1057 -y 247
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20]} -x 914 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38} -x 743 -y 33
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36]} -x 687 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 946 -y 169
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[23]} -x 734 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24]} -x 863 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1100 -y 282
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg} -x 721 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[2]} -x 762 -y 49
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58]} -x 956 -y 225
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 869 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14]} -x 669 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1]} -x 719 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]} -x 607 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6]} -x 2004 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1]} -x 785 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1294 -y 115
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13]} -x 558 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38]} -x 958 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4]} -x 821 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1760 -y 127
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]} -x 823 -y 63
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]} -x 942 -y 70
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1} -x 912 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQ83R1[0]} -x 957 -y 69
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[1]} -x 748 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[16]} -x 797 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4]} -x 690 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39]} -x 2049 -y 159
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1545 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1} -x 780 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[11]} -x 679 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16]} -x 646 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7]} -x 872 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11]} -x 1786 -y 181
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28]} -x 972 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14]} -x 668 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26]} -x 663 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]} -x 859 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]} -x 644 -y 25
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031} -x 958 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]} -x 975 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5} -x 743 -y 63
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]} -x 779 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[7]} -x 1756 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1569 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2} -x 818 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/write_read_buffer} -x 763 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/counter[1]} -x 733 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[6]} -x 664 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39]} -x 631 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 856 -y 91
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13]} -x 814 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34]} -x 695 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs} -x 637 -y 72
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1]} -x 654 -y 25
set_location -inst_name {UART_Protocol_0/mko_0/counter[5]} -x 431 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1382 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50]} -x 217 -y 255
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0]} -x 842 -y 100
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]} -x 822 -y 43
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3]} -x 609 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18]} -x 846 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11]} -x 614 -y 18
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i} -x 660 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23]} -x 939 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22]} -x 404 -y 291
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]} -x 887 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]} -x 797 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6]} -x 717 -y 22
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]} -x 702 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]} -x 1002 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]} -x 851 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15]} -x 1196 -y 175
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1]} -x 645 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[1]} -x 771 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31]} -x 915 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23]} -x 683 -y 52
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY} -x 667 -y 31
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[6]} -x 730 -y 49
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]} -x 818 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5]} -x 766 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9]} -x 1138 -y 154
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6]} -x 681 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5]} -x 801 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[8]} -x 1080 -y 153
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21]} -x 601 -y 171
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1} -x 853 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3} -x 692 -y 45
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1]} -x 654 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/un1_re_set6_i_o2} -x 849 -y 96
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]} -x 771 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11]} -x 628 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNI6ITD2[0]} -x 649 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 877 -y 43
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[1]} -x 932 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6]} -x 1242 -y 199
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1334 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]} -x 779 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1293 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0]} -x 793 -y 82
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3]} -x 935 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 863 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4} -x 840 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[9]} -x 706 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/counter[2]} -x 734 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 850 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0} -x 628 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]} -x 820 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31]} -x 858 -y 46
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4]} -x 902 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0]} -x 695 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]} -x 961 -y 70
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]} -x 820 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]} -x 617 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1758 -y 126
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5]} -x 775 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]} -x 859 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0]} -x 709 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5]} -x 837 -y 82
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]} -x 973 -y 70
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[7]} -x 559 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 2047 -y 144
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 890 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10]} -x 793 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[8]} -x 692 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30]} -x 853 -y 46
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 772 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7]} -x 1034 -y 247
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12]} -x 804 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32]} -x 858 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]} -x 822 -y 64
set_location -inst_name {UART_Protocol_0/mko_0/counter[23]} -x 449 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6]} -x 867 -y 91
set_location -inst_name {UART_Protocol_1/mko_0/counter[8]} -x 608 -y 70
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2]} -x 653 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 709 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9} -x 850 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1339 -y 91
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5]} -x 970 -y 55
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2} -x 571 -y 27
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[3]} -x 691 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24]} -x 864 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5]} -x 792 -y 73
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4]} -x 1723 -y 336
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]} -x 830 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1808 -y 141
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22]} -x 936 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 890 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0]} -x 692 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 897 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14]} -x 730 -y 70
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[0]} -x 554 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]} -x 845 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1787 -y 180
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30]} -x 853 -y 45
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5]} -x 1642 -y 234
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 899 -y 91
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]} -x 620 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1031 -y 244
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 901 -y 91
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]} -x 604 -y 34
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12]} -x 687 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10]} -x 809 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10]} -x 1244 -y 175
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17]} -x 684 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]} -x 835 -y 82
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[15]} -x 761 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[1]} -x 1177 -y 172
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15]} -x 1277 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 2102 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0]} -x 930 -y 52
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0]} -x 560 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 896 -y 91
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]} -x 945 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1016 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10]} -x 1102 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 2118 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]} -x 802 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 820 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1]} -x 655 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]} -x 836 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[10]} -x 641 -y 78
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21]} -x 590 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]} -x 624 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4]} -x 570 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 900 -y 91
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0} -x 813 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5]} -x 879 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]} -x 846 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13]} -x 939 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4]} -x 680 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1704 -y 124
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]} -x 835 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16]} -x 1135 -y 363
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4]} -x 680 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8]} -x 2230 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7]} -x 648 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5]} -x 1214 -y 118
set_location -inst_name {Controler_0/gpio_controler_0/un11_read_signal_4_0_a2} -x 706 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8} -x 972 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[0]} -x 747 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 2133 -y 64
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24]} -x 515 -y 309
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1716 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO} -x 722 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1573 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2]} -x 721 -y 57
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[5]} -x 744 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 938 -y 169
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28]} -x 697 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5]} -x 1728 -y 135
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20]} -x 951 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1391 -y 114
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[1]} -x 782 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9]} -x 955 -y 78
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28]} -x 935 -y 55
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]} -x 834 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14]} -x 846 -y 82
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[30]} -x 678 -y 7
set_location -inst_name {Controler_0/gpio_controler_0/un23_read_signal_0_a2} -x 668 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0]} -x 709 -y 61
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8]} -x 926 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]} -x 542 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]} -x 835 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 711 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8]} -x 647 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0]} -x 799 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r} -x 852 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9]} -x 1448 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[4]} -x 1101 -y 153
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16]} -x 686 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1388 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29]} -x 884 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1]} -x 849 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]} -x 997 -y 61
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[19]} -x 667 -y 7
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[12]} -x 686 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]} -x 943 -y 60
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19]} -x 690 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 495 -y 126
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]} -x 921 -y 72
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54]} -x 472 -y 126
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]} -x 978 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11]} -x 1755 -y 142
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[10]} -x 701 -y 61
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19]} -x 955 -y 225
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1761 -y 127
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns[0]} -x 684 -y 51
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]} -x 652 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 861 -y 118
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[4]} -x 1357 -y 106
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[15]} -x 737 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1075 -y 256
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2} -x 614 -y 27
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5]} -x 937 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]} -x 861 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]} -x 966 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[23]} -x 1199 -y 172
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3]} -x 514 -y 151
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11]} -x 783 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[10]} -x 850 -y 208
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 769 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[13]} -x 766 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[14]} -x 661 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12]} -x 630 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6} -x 599 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]} -x 617 -y 22
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1]} -x 695 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11]} -x 1035 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8]} -x 1173 -y 171
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49]} -x 268 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[5]} -x 640 -y 78
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1} -x 848 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16]} -x 772 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[11]} -x 792 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition} -x 863 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8]} -x 551 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12]} -x 671 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23]} -x 833 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28]} -x 869 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5]} -x 1227 -y 174
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[10]} -x 721 -y 69
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]} -x 689 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12]} -x 694 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29]} -x 923 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[24]} -x 805 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6]} -x 655 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]} -x 955 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15]} -x 961 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0]} -x 1878 -y 235
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14]} -x 803 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3} -x 852 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9]} -x 1271 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 770 -y 124
set_location -inst_name {UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15} -x 425 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 2116 -y 70
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26]} -x 795 -y 58
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx} -x 745 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs} -x 625 -y 75
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8]} -x 906 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 2119 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14]} -x 815 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2} -x 739 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[2]} -x 685 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 2049 -y 124
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]} -x 620 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[10]} -x 1186 -y 172
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0]} -x 1231 -y 189
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5]} -x 1078 -y 253
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 872 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]} -x 633 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8]} -x 713 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27]} -x 927 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]} -x 821 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11]} -x 687 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1590 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 899 -y 118
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[13]} -x 753 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1081 -y 274
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[3]} -x 722 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0]} -x 945 -y 42
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]} -x 923 -y 73
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[18]} -x 666 -y 7
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]} -x 876 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31]} -x 715 -y 18
set_location -inst_name {Controler_0/Command_Decoder_0/counter[17]} -x 749 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_2dflt} -x 714 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]} -x 950 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]} -x 917 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 729 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]} -x 638 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]} -x 916 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]} -x 569 -y 19
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9]} -x 2156 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1599 -y 115
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[0]} -x 1224 -y 190
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3]} -x 686 -y 46
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2} -x 851 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12]} -x 849 -y 78
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0} -x 599 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 853 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1} -x 626 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 810 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12]} -x 786 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27]} -x 929 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1004 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6]} -x 802 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7]} -x 919 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21]} -x 681 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2]} -x 803 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2} -x 763 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 871 -y 90
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4} -x 662 -y 33
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 895 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 710 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12]} -x 830 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31]} -x 858 -y 45
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2]} -x 1133 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[25]} -x 716 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3} -x 944 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO} -x 714 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1336 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]} -x 878 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[31]} -x 800 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[13]} -x 766 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[5]} -x 666 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[7]} -x 1201 -y 262
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2]} -x 791 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29]} -x 927 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10} -x 978 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27]} -x 870 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6]} -x 923 -y 49
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13]} -x 1275 -y 193
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8} -x 661 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9]} -x 2080 -y 166
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8]} -x 642 -y 76
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28]} -x 810 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]} -x 607 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]} -x 883 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[3]} -x 670 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[11]} -x 678 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 897 -y 118
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22]} -x 889 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 891 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4]} -x 943 -y 109
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0]} -x 912 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8]} -x 642 -y 24
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]} -x 784 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 936 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1286 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10]} -x 912 -y 145
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16]} -x 683 -y 27
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[3]} -x 678 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 514 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 512 -y 150
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[0]} -x 657 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6]} -x 654 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12]} -x 1165 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1787 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[6]} -x 729 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 795 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2} -x 691 -y 45
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26]} -x 670 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1675 -y 117
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]} -x 918 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30]} -x 717 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[6]} -x 639 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4]} -x 905 -y 64
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[2]} -x 677 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1} -x 843 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 774 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]} -x 865 -y 58
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0]} -x 906 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty} -x 901 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5]} -x 1213 -y 118
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[2]} -x 675 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[6]} -x 606 -y 172
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1]} -x 826 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0]} -x 895 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]} -x 688 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5]} -x 667 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27]} -x 704 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0]} -x 1256 -y 198
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]} -x 785 -y 31
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]} -x 801 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34]} -x 980 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i} -x 1280 -y 192
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[2]} -x 654 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0]} -x 797 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3]} -x 1175 -y 174
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18]} -x 848 -y 336
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19]} -x 883 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb_2} -x 728 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]} -x 925 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2]} -x 657 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]} -x 686 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[3]} -x 723 -y 43
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]} -x 720 -y 18
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6]} -x 802 -y 54
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0} -x 695 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 877 -y 117
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32]} -x 904 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6]} -x 788 -y 81
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16]} -x 1143 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/un9_write_signal_1} -x 706 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3]} -x 832 -y 84
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36]} -x 978 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[7]} -x 684 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[7]} -x 1090 -y 153
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[1]} -x 1100 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 2117 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2]} -x 648 -y 21
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[4]} -x 933 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 849 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2]} -x 661 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[1]} -x 776 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0]} -x 671 -y 46
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27]} -x 954 -y 192
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22]} -x 930 -y 166
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 511 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5]} -x 965 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1372 -y 117
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13]} -x 704 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]} -x 775 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12]} -x 786 -y 76
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4]} -x 901 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]} -x 808 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6} -x 921 -y 75
set_location -inst_name {UART_Protocol_0/mko_0/counter_5_axb_4} -x 420 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]} -x 833 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6]} -x 835 -y 75
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1]} -x 573 -y 28
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0} -x 781 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 735 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10]} -x 620 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34]} -x 1468 -y 69
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0]} -x 613 -y 33
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37]} -x 831 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12]} -x 679 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1548 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3]} -x 652 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO} -x 1150 -y 150
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[22]} -x 610 -y 52
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]} -x 622 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[3]} -x 1113 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]} -x 799 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]} -x 921 -y 63
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ} -x 728 -y 28
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]} -x 617 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse} -x 706 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8]} -x 801 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[6]} -x 716 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25]} -x 924 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 627 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39]} -x 932 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11]} -x 534 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]} -x 811 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 2146 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 853 -y 117
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10]} -x 1825 -y 252
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27]} -x 820 -y 79
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0]} -x 1240 -y 192
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r} -x 940 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]} -x 962 -y 57
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]} -x 658 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]} -x 686 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[0]} -x 1877 -y 253
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4_0_a2} -x 919 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]} -x 877 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9]} -x 1137 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]} -x 921 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15]} -x 670 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18]} -x 846 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 828 -y 97
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1} -x 642 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13]} -x 894 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2} -x 744 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1194 -y 184
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[5]} -x 730 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]} -x 612 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23]} -x 787 -y 64
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21} -x 948 -y 48
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1} -x 844 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1556 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0]} -x 590 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1056 -y 247
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23]} -x 1101 -y 282
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30]} -x 799 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[8]} -x 626 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1} -x 845 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]} -x 549 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0]} -x 844 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]} -x 986 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8]} -x 1555 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]} -x 996 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid} -x 970 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]} -x 947 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[2]} -x 783 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38]} -x 661 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[9]} -x 644 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]} -x 780 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9]} -x 666 -y 49
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11]} -x 898 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9]} -x 1077 -y 253
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]} -x 544 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12]} -x 1139 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9]} -x 646 -y 72
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7]} -x 931 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty} -x 844 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 867 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14]} -x 656 -y 28
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[4]} -x 760 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[6]} -x 667 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11]} -x 1042 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25]} -x 827 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[15]} -x 689 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[4]} -x 1495 -y 184
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1]} -x 891 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11]} -x 968 -y 52
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO_0[10]} -x 749 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9]} -x 710 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]} -x 914 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18]} -x 848 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[3]} -x 859 -y 181
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18]} -x 692 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ} -x 1037 -y 246
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]} -x 995 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5]} -x 664 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 754 -y 123
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input} -x 671 -y 79
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]} -x 617 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11]} -x 822 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0} -x 959 -y 60
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[6]} -x 1460 -y 58
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]} -x 663 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0]} -x 697 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]} -x 999 -y 58
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20]} -x 808 -y 54
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]} -x 795 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]} -x 574 -y 19
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13]} -x 1247 -y 175
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38]} -x 938 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22]} -x 930 -y 165
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3]} -x 836 -y 109
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]} -x 533 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2]} -x 923 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]} -x 992 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/busy} -x 758 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1377 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]} -x 793 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[1]} -x 1082 -y 151
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[11]} -x 969 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5]} -x 794 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1547 -y 106
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8]} -x 948 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3]} -x 1095 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1084 -y 274
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[0]} -x 746 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19} -x 798 -y 33
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26]} -x 660 -y 24
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0} -x 560 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15]} -x 788 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs} -x 650 -y 69
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1]} -x 843 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3]} -x 878 -y 76
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]} -x 620 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3]} -x 1129 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[0]} -x 753 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]} -x 793 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/write_read_buffer} -x 756 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[15]} -x 669 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9]} -x 407 -y 292
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1058 -y 247
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1863 -y 256
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10]} -x 1164 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[9]} -x 686 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8]} -x 726 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]} -x 870 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]} -x 791 -y 31
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12]} -x 556 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21]} -x 946 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r} -x 822 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[4]} -x 767 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[14]} -x 1190 -y 172
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26]} -x 866 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1566 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 882 -y 117
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5]} -x 1217 -y 160
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]} -x 869 -y 64
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]} -x 770 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]} -x 541 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3]} -x 649 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]} -x 956 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20]} -x 922 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[4]} -x 692 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4]} -x 806 -y 76
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38]} -x 1467 -y 99
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22]} -x 941 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26]} -x 989 -y 261
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]} -x 856 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5]} -x 679 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[7]} -x 739 -y 49
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10]} -x 599 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3]} -x 505 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]} -x 612 -y 16
set_location -inst_name {UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13} -x 601 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9]} -x 1166 -y 171
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24]} -x 792 -y 58
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17]} -x 667 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6]} -x 543 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]} -x 795 -y 22
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2]} -x 655 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12]} -x 1189 -y 175
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39]} -x 712 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 918 -y 165
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27]} -x 700 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36]} -x 1522 -y 180
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18]} -x 966 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3]} -x 650 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14]} -x 818 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1444 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3} -x 782 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12]} -x 829 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1870 -y 196
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1]} -x 794 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[11]} -x 735 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12]} -x 678 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]} -x 642 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]} -x 988 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_1} -x 664 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1191 -y 184
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16]} -x 687 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]} -x 779 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]} -x 948 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7]} -x 926 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[8]} -x 638 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]} -x 927 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0} -x 760 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]} -x 828 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14]} -x 644 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 2162 -y 64
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17]} -x 681 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]} -x 631 -y 21
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1]} -x 845 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 2166 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 2057 -y 85
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10} -x 841 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[14]} -x 668 -y 75
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1]} -x 914 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1292 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5]} -x 797 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/un1_write_signal_4} -x 663 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2]} -x 643 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9]} -x 845 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18]} -x 615 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4]} -x 813 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]} -x 663 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[4]} -x 719 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[3]} -x 1095 -y 160
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[23]} -x 707 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]} -x 982 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7]} -x 1397 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6]} -x 766 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14]} -x 772 -y 76
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 710 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1} -x 706 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14]} -x 638 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10]} -x 764 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[8]} -x 737 -y 49
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]} -x 888 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22]} -x 704 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO} -x 817 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/counter[7]} -x 727 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]} -x 949 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]} -x 683 -y 25
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15]} -x 956 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[6]} -x 768 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2]} -x 718 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 844 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/un9_write_signal} -x 707 -y 63
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[8]} -x 1172 -y 109
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid} -x 831 -y 64
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2]} -x 865 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1804 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1036 -y 244
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[2]} -x 725 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]} -x 884 -y 64
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]} -x 782 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[7]} -x 708 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57]} -x 640 -y 198
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7]} -x 723 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[1]} -x 692 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24]} -x 915 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0} -x 867 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]} -x 985 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[32]} -x 710 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]} -x 666 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1552 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1]} -x 776 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[13]} -x 794 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]} -x 948 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_1[0]} -x 723 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5]} -x 846 -y 58
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]} -x 556 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9]} -x 1178 -y 175
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]} -x 800 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3]} -x 1173 -y 106
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12]} -x 1274 -y 193
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28]} -x 607 -y 18
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]} -x 787 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 500 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25]} -x 934 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8]} -x 679 -y 48
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2]} -x 796 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]} -x 749 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14]} -x 644 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8]} -x 1165 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[7]} -x 669 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]} -x 569 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[0]} -x 731 -y 46
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]} -x 817 -y 36
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[36]} -x 722 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 2168 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]} -x 783 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1389 -y 114
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]} -x 604 -y 33
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 709 -y 34
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1]} -x 619 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1594 -y 115
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56]} -x 593 -y 234
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[4]} -x 725 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1032 -y 244
set_location -inst_name {Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0} -x 670 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2]} -x 775 -y 48
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]} -x 612 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27]} -x 953 -y 52
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0]} -x 571 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15]} -x 1267 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 506 -y 117
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14]} -x 846 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1078 -y 252
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[29]} -x 810 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[10]} -x 654 -y 58
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31} -x 591 -y 54
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24]} -x 1069 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1803 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4]} -x 760 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 772 -y 124
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38]} -x 1462 -y 96
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55]} -x 436 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 915 -y 166
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[20]} -x 760 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7]} -x 805 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3} -x 1211 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[5]} -x 720 -y 69
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[2]} -x 848 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8]} -x 663 -y 48
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13]} -x 692 -y 15
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[3]} -x 784 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]} -x 995 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13]} -x 776 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17]} -x 903 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout} -x 908 -y 51
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23]} -x 1092 -y 279
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]} -x 718 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[9]} -x 665 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]} -x 1006 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]} -x 548 -y 24
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set} -x 841 -y 46
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9]} -x 673 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[1]} -x 662 -y 55
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]} -x 822 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 890 -y 55
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]} -x 686 -y 19
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3} -x 636 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0]} -x 1101 -y 159
set_location -inst_name {UART_Protocol_0/mko_0/counter[6]} -x 432 -y 154
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]} -x 756 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3]} -x 924 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU} -x 755 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]} -x 811 -y 57
set_location -inst_name {UART_Protocol_1/mko_0/counter[15]} -x 615 -y 70
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]} -x 920 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]} -x 926 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 879 -y 52
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[6]} -x 865 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]} -x 819 -y 36
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18]} -x 565 -y 16
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30]} -x 595 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1]} -x 925 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[2]} -x 694 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]} -x 810 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20]} -x 776 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1036 -y 253
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid} -x 841 -y 97
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3]} -x 649 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12]} -x 666 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i} -x 765 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[4]} -x 693 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1033 -y 244
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1]} -x 649 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 885 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]} -x 857 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0} -x 1224 -y 189
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6]} -x 559 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0} -x 788 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]} -x 703 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1340 -y 118
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0]} -x 655 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[7]} -x 1183 -y 172
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0]} -x 945 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 627 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13]} -x 633 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1_1} -x 841 -y 90
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]} -x 800 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18]} -x 1098 -y 282
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]} -x 839 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 510 -y 130
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[7]} -x 718 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]} -x 621 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4} -x 827 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13]} -x 629 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26]} -x 952 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 896 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2]} -x 797 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13]} -x 768 -y 64
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]} -x 762 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9]} -x 1082 -y 154
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22]} -x 629 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18]} -x 960 -y 54
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[10]} -x 555 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1083 -y 283
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11]} -x 825 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53]} -x 300 -y 180
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4]} -x 652 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]} -x 875 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1]} -x 884 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26]} -x 660 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING} -x 675 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1]} -x 1394 -y 103
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21]} -x 853 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12]} -x 622 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5]} -x 902 -y 78
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[8]} -x 919 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]} -x 555 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 726 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6]} -x 1939 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]} -x 555 -y 16
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[18]} -x 799 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1]} -x 1384 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1808 -y 142
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21]} -x 857 -y 46
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]} -x 796 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[22]} -x 733 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ} -x 651 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2} -x 826 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10]} -x 1558 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]} -x 632 -y 18
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]} -x 696 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]} -x 951 -y 43
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1]} -x 790 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38]} -x 938 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2]} -x 922 -y 145
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]} -x 721 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 945 -y 169
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18]} -x 882 -y 315
set_location -inst_name {Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2} -x 795 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2]} -x 954 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24]} -x 1069 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3]} -x 656 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0]} -x 932 -y 55
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNO[5]} -x 926 -y 57
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 701 -y 34
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20]} -x 863 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3]} -x 774 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16]} -x 1145 -y 154
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[11]} -x 638 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22]} -x 861 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]} -x 666 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15]} -x 782 -y 75
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25]} -x 926 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]} -x 563 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5]} -x 818 -y 81
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6]} -x 799 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 2043 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]} -x 796 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11]} -x 624 -y 72
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]} -x 735 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15]} -x 788 -y 75
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]} -x 698 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_5_0} -x 690 -y 69
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11]} -x 868 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8]} -x 753 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5]} -x 960 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[8]} -x 641 -y 75
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4} -x 667 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8]} -x 804 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5]} -x 875 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 880 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36]} -x 917 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]} -x 915 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 519 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 817 -y 96
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]} -x 620 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7]} -x 665 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[5]} -x 1097 -y 160
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]} -x 789 -y 57
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17]} -x 963 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21]} -x 636 -y 27
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33]} -x 1849 -y 180
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38]} -x 613 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 727 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0]} -x 881 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1373 -y 117
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[13]} -x 731 -y 54
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2]} -x 649 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26]} -x 943 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24]} -x 668 -y 18
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3} -x 570 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32]} -x 714 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o3} -x 858 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0} -x 609 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2} -x 749 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO} -x 901 -y 51
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5]} -x 899 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7]} -x 1168 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 893 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]} -x 915 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]} -x 858 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[4]} -x 773 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[5]} -x 723 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2]} -x 654 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3]} -x 1112 -y 156
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4]} -x 686 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs} -x 643 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39]} -x 961 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50]} -x 296 -y 192
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa} -x 1102 -y 153
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]} -x 554 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4]} -x 637 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[10]} -x 656 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1]} -x 736 -y 64
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5} -x 680 -y 6
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16]} -x 1257 -y 183
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]} -x 973 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22]} -x 916 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9]} -x 814 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1560 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0} -x 719 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17]} -x 641 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1042 -y 246
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]} -x 541 -y 25
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[5]} -x 553 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]} -x 843 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6]} -x 547 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49]} -x 250 -y 150
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12]} -x 688 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/un10_write_signal_0_0} -x 661 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[4]} -x 649 -y 64
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13]} -x 659 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36]} -x 917 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 891 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]} -x 793 -y 28
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4]} -x 767 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26]} -x 862 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 713 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14]} -x 794 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21]} -x 859 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1361 -y 115
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7]} -x 650 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10]} -x 620 -y 76
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0]} -x 949 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13]} -x 990 -y 157
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIB57O3[1]} -x 655 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[2]} -x 746 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1567 -y 115
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs} -x 639 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[5]} -x 1181 -y 172
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20]} -x 914 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8]} -x 549 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[1]} -x 732 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/counter[6]} -x 726 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15]} -x 865 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1543 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1081 -y 283
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]} -x 823 -y 36
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[1]} -x 556 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9]} -x 914 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0} -x 745 -y 36
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3]} -x 597 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4]} -x 1172 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1189 -y 184
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[21]} -x 609 -y 52
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[0]} -x 669 -y 10
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]} -x 992 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34]} -x 981 -y 49
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1]} -x 690 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1} -x 630 -y 27
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[15]} -x 949 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0]} -x 1224 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10]} -x 748 -y 48
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]} -x 700 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1396 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19]} -x 952 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect} -x 849 -y 100
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36]} -x 1495 -y 180
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2} -x 606 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2]} -x 649 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 2130 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[5]} -x 733 -y 48
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]} -x 710 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9]} -x 1352 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10]} -x 733 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]} -x 874 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24]} -x 645 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO} -x 674 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]} -x 912 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29]} -x 697 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 2140 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 895 -y 52
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32]} -x 2406 -y 255
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]} -x 778 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2]} -x 830 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7]} -x 800 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4]} -x 735 -y 64
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2} -x 819 -y 48
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11]} -x 889 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]} -x 675 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1} -x 1868 -y 184
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1202 -y 184
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 518 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15]} -x 1251 -y 199
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23]} -x 1277 -y 336
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[2]} -x 687 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0} -x 856 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 874 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_i_a2[13]} -x 630 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15]} -x 681 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 825 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3} -x 641 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 517 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]} -x 986 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]} -x 985 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26]} -x 858 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2]} -x 721 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 879 -y 91
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]} -x 963 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 890 -y 91
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4]} -x 880 -y 73
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0]} -x 803 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1592 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 802 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[16]} -x 759 -y 55
set_location -inst_name {UART_Protocol_0/mko_0/counter_3_i_0_a2_RNI1QSO[4]} -x 421 -y 153
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs} -x 614 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer_Z[3]} -x 770 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 738 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33]} -x 2181 -y 180
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28]} -x 817 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer_Z[3]} -x 774 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38]} -x 1440 -y 105
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13} -x 803 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3]} -x 1219 -y 174
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9]} -x 676 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17]} -x 668 -y 22
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4]} -x 693 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6]} -x 798 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3]} -x 1132 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[12]} -x 1188 -y 172
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[6]} -x 657 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1} -x 761 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[19]} -x 698 -y 52
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]} -x 916 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 719 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r} -x 936 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2]} -x 883 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]} -x 561 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39]} -x 710 -y 21
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6]} -x 785 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[5]} -x 757 -y 43
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns[4]} -x 1233 -y 189
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14]} -x 694 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1562 -y 115
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_1[6]} -x 740 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]} -x 768 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid} -x 723 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 524 -y 127
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5]} -x 837 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11]} -x 877 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9]} -x 676 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]} -x 675 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1729 -y 124
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3]} -x 642 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10]} -x 635 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]} -x 786 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1026 -y 244
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16} -x 800 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r} -x 826 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]} -x 697 -y 30
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29]} -x 771 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1075 -y 252
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1575 -y 105
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4]} -x 911 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15]} -x 956 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 858 -y 91
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5]} -x 1562 -y 234
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0]} -x 767 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 828 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]} -x 798 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26]} -x 944 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]} -x 614 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19]} -x 970 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4]} -x 683 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid} -x 964 -y 64
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]} -x 709 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7]} -x 1184 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2]} -x 1526 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]} -x 852 -y 58
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0]} -x 1969 -y 282
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[10]} -x 890 -y 73
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9]} -x 918 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25]} -x 941 -y 60
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18]} -x 734 -y 342
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19]} -x 710 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13]} -x 714 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7]} -x 955 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 725 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2} -x 764 -y 60
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]} -x 712 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 850 -y 91
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0]} -x 1227 -y 192
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[1]} -x 782 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[6]} -x 740 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]} -x 812 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1381 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]} -x 959 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]} -x 810 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5]} -x 833 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2} -x 746 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 878 -y 43
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0]} -x 594 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 2135 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2]} -x 837 -y 84
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]} -x 974 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 510 -y 117
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5]} -x 1186 -y 175
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17]} -x 1170 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15]} -x 775 -y 55
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26]} -x 919 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 2154 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[30]} -x 811 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]} -x 564 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2} -x 800 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7]} -x 1377 -y 106
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2]} -x 796 -y 55
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]} -x 962 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1800 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]} -x 838 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]} -x 984 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]} -x 801 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]} -x 1002 -y 61
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa} -x 607 -y 30
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[4]} -x 673 -y 19
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2} -x 864 -y 69
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF6TP2[12]} -x 665 -y 75
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]} -x 720 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[1]} -x 715 -y 55
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0]} -x 751 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1576 -y 105
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[3]} -x 740 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[10]} -x 640 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]} -x 794 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 916 -y 166
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0]} -x 934 -y 57
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21} -x 953 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2} -x 744 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8]} -x 684 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33]} -x 701 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1030 -y 244
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8]} -x 796 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18]} -x 774 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]} -x 861 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13]} -x 1248 -y 193
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[1]} -x 723 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0]} -x 851 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]} -x 792 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1055 -y 247
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1285 -y 115
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1]} -x 679 -y 69
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]} -x 721 -y 30
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18]} -x 870 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[7]} -x 658 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_Z[6]} -x 762 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[24]} -x 715 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8]} -x 1270 -y 193
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[8]} -x 867 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1190 -y 184
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25]} -x 401 -y 291
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13]} -x 625 -y 19
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29]} -x 890 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]} -x 965 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0} -x 716 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15]} -x 666 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19]} -x 968 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0]} -x 1781 -y 181
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 2128 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28]} -x 810 -y 55
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3]} -x 888 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[9]} -x 673 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4]} -x 743 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1086 -y 273
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]} -x 780 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[0]} -x 652 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2]} -x 659 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[7]} -x 660 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25]} -x 876 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1563 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1072 -y 256
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]} -x 778 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]} -x 964 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7]} -x 741 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14]} -x 640 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[6]} -x 650 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13]} -x 690 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2} -x 1095 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15]} -x 695 -y 49
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int} -x 588 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[9]} -x 656 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1734 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9]} -x 931 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39]} -x 631 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]} -x 976 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11]} -x 958 -y 226
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5]} -x 872 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18]} -x 1147 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1544 -y 108
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12]} -x 1141 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1762 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1758 -y 141
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]} -x 640 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs} -x 627 -y 78
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0} -x 790 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 727 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]} -x 947 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1]} -x 1182 -y 175
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]} -x 782 -y 30
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]} -x 899 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23]} -x 835 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]} -x 1007 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1068 -y 273
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19} -x 773 -y 75
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4} -x 651 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]} -x 813 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_CDb} -x 709 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 2041 -y 124
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[5]} -x 882 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[7]} -x 731 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26]} -x 986 -y 234
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17]} -x 684 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[4]} -x 714 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[23]} -x 804 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[15]} -x 739 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]} -x 557 -y 22
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3]} -x 902 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1]} -x 1136 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4} -x 710 -y 48
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0]} -x 684 -y 19
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[12]} -x 743 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 918 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4]} -x 1352 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[4]} -x 373 -y 157
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_HMC_Reset_N} -x 709 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[8]} -x 765 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0]} -x 948 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1563 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3]} -x 1792 -y 133
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 702 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55]} -x 440 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1} -x 1786 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11]} -x 1135 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]} -x 689 -y 43
set_location -inst_name {UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18} -x 633 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1595 -y 115
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[0]} -x 713 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0]} -x 756 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 889 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[20]} -x 702 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]} -x 853 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid} -x 815 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1558 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8]} -x 721 -y 64
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]} -x 723 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]} -x 825 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6]} -x 643 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1400 -y 97
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]} -x 669 -y 19
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[12]} -x 660 -y 7
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1394 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1087 -y 283
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 895 -y 37
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[1]} -x 1402 -y 103
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37]} -x 656 -y 22
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]} -x 619 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5]} -x 1091 -y 274
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4]} -x 813 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]} -x 881 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[31]} -x 788 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[9]} -x 778 -y 52
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[9]} -x 1173 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13]} -x 702 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14]} -x 642 -y 70
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[2]} -x 846 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1380 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]} -x 564 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]} -x 796 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1} -x 911 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9]} -x 758 -y 76
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[1]} -x 720 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]} -x 853 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1000 -y 142
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[6]} -x 795 -y 100
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[3]} -x 792 -y 100
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]} -x 631 -y 25
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[29]} -x 786 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]} -x 985 -y 64
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7} -x 680 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41]} -x 2077 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_11_i_0} -x 757 -y 48
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32]} -x 2292 -y 255
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10]} -x 675 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]} -x 791 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 910 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3]} -x 1171 -y 106
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa} -x 761 -y 63
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]} -x 781 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0]} -x 1134 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18]} -x 1153 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23]} -x 643 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10]} -x 674 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1} -x 720 -y 96
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1]} -x 1759 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12]} -x 784 -y 76
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]} -x 897 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6]} -x 1467 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17]} -x 664 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1760 -y 132
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5]} -x 773 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23]} -x 837 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[11]} -x 639 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]} -x 833 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1553 -y 105
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3]} -x 650 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 2157 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[4]} -x 655 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6} -x 839 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21]} -x 672 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12]} -x 630 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15]} -x 767 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[5]} -x 766 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[18]} -x 696 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[3]} -x 772 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31]} -x 887 -y 49
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]} -x 955 -y 79
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5]} -x 621 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 523 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 2165 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs} -x 675 -y 78
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 853 -y 91
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11]} -x 558 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8]} -x 840 -y 82
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_communication_req} -x 720 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2]} -x 1098 -y 283
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]} -x 645 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]} -x 780 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]} -x 565 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27]} -x 859 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[1]} -x 665 -y 60
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43]} -x 1718 -y 201
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14]} -x 661 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 920 -y 166
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]} -x 672 -y 22
set_location -inst_name {Controler_0/Command_Decoder_0/counter[5]} -x 737 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 856 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 730 -y 124
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7]} -x 683 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7]} -x 839 -y 85
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_Z[5]} -x 766 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 857 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 817 -y 48
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12]} -x 589 -y 16
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[1]} -x 737 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[7]} -x 776 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[19]} -x 756 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25]} -x 781 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]} -x 939 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27]} -x 789 -y 61
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1} -x 614 -y 33
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDP11[4]} -x 971 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 509 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32]} -x 858 -y 48
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]} -x 691 -y 42
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5} -x 669 -y 30
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1]} -x 568 -y 28
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[18]} -x 606 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG} -x 1586 -y 114
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_1} -x 698 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 728 -y 123
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]} -x 954 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 919 -y 165
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data_3_0_a2} -x 749 -y 36
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[17]} -x 765 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0]} -x 750 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[14]} -x 774 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]} -x 808 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9]} -x 850 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/counter[4]} -x 736 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1403 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4]} -x 1727 -y 336
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24]} -x 920 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14]} -x 1144 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 763 -y 124
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY} -x 610 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]} -x 561 -y 22
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]} -x 653 -y 31
set_location -inst_name {Controler_0/ADI_SPI_1/counter[1]} -x 722 -y 34
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8]} -x 920 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13]} -x 806 -y 79
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[2]} -x 930 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31]} -x 716 -y 18
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7]} -x 557 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23]} -x 836 -y 48
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56]} -x 695 -y 234
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1} -x 847 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 537 -y 126
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10]} -x 686 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2]} -x 917 -y 55
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIETO11[0]} -x 948 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_RNO[0]} -x 663 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]} -x 930 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4]} -x 816 -y 81
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25]} -x 857 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30]} -x 876 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 511 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]} -x 715 -y 42
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse} -x 843 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0]} -x 916 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0]} -x 1096 -y 283
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16]} -x 877 -y 49
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2]} -x 896 -y 70
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17]} -x 1138 -y 342
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1]} -x 672 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]} -x 975 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5]} -x 1212 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]} -x 805 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]} -x 846 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]} -x 555 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1724 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]} -x 623 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1342 -y 91
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0]} -x 917 -y 70
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4} -x 672 -y 18
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]} -x 700 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[2]} -x 783 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3]} -x 855 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6]} -x 900 -y 79
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15]} -x 950 -y 70
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]} -x 823 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12]} -x 808 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12]} -x 783 -y 76
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed} -x 662 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1]} -x 1403 -y 103
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[5]} -x 794 -y 100
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]} -x 588 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17]} -x 1261 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk} -x 707 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 522 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[9]} -x 684 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0} -x 752 -y 63
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42]} -x 1421 -y 207
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[23]} -x 611 -y 52
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]} -x 980 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2]} -x 867 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[21]} -x 1197 -y 172
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1605 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]} -x 923 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1398 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6]} -x 707 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[6]} -x 681 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20]} -x 921 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1} -x 906 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 849 -y 124
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16]} -x 686 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1561 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1]} -x 667 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0]} -x 630 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19]} -x 1253 -y 175
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0]} -x 790 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]} -x 968 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs} -x 632 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8]} -x 627 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34]} -x 860 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20]} -x 813 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14]} -x 959 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29]} -x 697 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout} -x 838 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30]} -x 718 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]} -x 624 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[19]} -x 776 -y 34
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[1]} -x 841 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30]} -x 711 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29]} -x 926 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1566 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1761 -y 133
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[12]} -x 693 -y 76
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17]} -x 904 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18} -x 794 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIN92P2[7]} -x 648 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[3]} -x 682 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11]} -x 749 -y 55
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33]} -x 1966 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1387 -y 123
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17]} -x 1194 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1]} -x 757 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25]} -x 625 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3} -x 691 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 930 -y 51
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[6]} -x 928 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1]} -x 653 -y 79
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2]} -x 561 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]} -x 630 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[14]} -x 757 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27]} -x 870 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0} -x 744 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 2138 -y 70
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1]} -x 1226 -y 189
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20]} -x 679 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert} -x 936 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/counter[18]} -x 750 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[13]} -x 657 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18]} -x 799 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 722 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]} -x 571 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3]} -x 696 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[4]} -x 767 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16} -x 801 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1]} -x 829 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11]} -x 970 -y 51
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21]} -x 1206 -y 261
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 912 -y 61
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]} -x 623 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11]} -x 1178 -y 174
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10]} -x 821 -y 75
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6]} -x 930 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20]} -x 698 -y 21
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7} -x 681 -y 6
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7]} -x 949 -y 78
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0]} -x 779 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[5]} -x 710 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]} -x 973 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 731 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[4]} -x 796 -y 49
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[4]} -x 863 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10]} -x 766 -y 73
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0]} -x 888 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]} -x 724 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2} -x 727 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]} -x 974 -y 54
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]} -x 762 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle} -x 804 -y 48
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]} -x 662 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9]} -x 951 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[5]} -x 661 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1863 -y 255
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]} -x 696 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]} -x 835 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1779 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6]} -x 406 -y 292
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3]} -x 697 -y 60
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]} -x 852 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1286 -y 115
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]} -x 614 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9]} -x 1752 -y 123
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13} -x 668 -y 9
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59]} -x 473 -y 234
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8]} -x 553 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[7]} -x 1099 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8]} -x 1053 -y 112
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8]} -x 714 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8]} -x 914 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14]} -x 1276 -y 193
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]} -x 660 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 2118 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6]} -x 551 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 2156 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]} -x 944 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 508 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 505 -y 126
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[3]} -x 680 -y 78
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6]} -x 788 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[3]} -x 722 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]} -x 646 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[0]} -x 711 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 2043 -y 124
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1} -x 606 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 938 -y 168
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]} -x 961 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 501 -y 127
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]} -x 838 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12]} -x 830 -y 49
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9]} -x 709 -y 24
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5} -x 748 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14]} -x 656 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9]} -x 905 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 509 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9]} -x 512 -y 130
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4]} -x 619 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1035 -y 253
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[11]} -x 688 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]} -x 611 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]} -x 810 -y 27
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2]} -x 554 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51]} -x 561 -y 141
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3]} -x 624 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]} -x 924 -y 69
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIATCE1[6]} -x 756 -y 42
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[11]} -x 687 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]} -x 546 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 687 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8]} -x 884 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9]} -x 547 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7]} -x 763 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18]} -x 812 -y 64
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7]} -x 764 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4]} -x 718 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24]} -x 655 -y 22
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0]} -x 565 -y 28
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter_n4} -x 763 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10]} -x 655 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17]} -x 1253 -y 199
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1069 -y 256
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2]} -x 955 -y 58
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30]} -x 891 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29]} -x 885 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI29DG} -x 754 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[21]} -x 802 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]} -x 938 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 834 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11]} -x 915 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11]} -x 676 -y 154
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[4]} -x 746 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]} -x 829 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8]} -x 714 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]} -x 922 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]} -x 959 -y 64
set_location -inst_name {UART_Protocol_1/mko_0/counter[1]} -x 601 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2} -x 749 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 516 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_a2[4]} -x 691 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5]} -x 729 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14]} -x 1143 -y 154
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]} -x 993 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[14]} -x 731 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]} -x 858 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14]} -x 909 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 894 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]} -x 832 -y 64
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24]} -x 913 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3]} -x 962 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[2]} -x 771 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[20]} -x 760 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4]} -x 689 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8]} -x 797 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7]} -x 542 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[3]} -x 676 -y 75
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2]} -x 925 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]} -x 873 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19]} -x 673 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2} -x 512 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 897 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1079 -y 256
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[12]} -x 670 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24]} -x 668 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[0]} -x 752 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29]} -x 614 -y 15
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11]} -x 705 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21]} -x 777 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 876 -y 117
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7]} -x 808 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2]} -x 712 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[19]} -x 756 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9]} -x 812 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14]} -x 770 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 712 -y 34
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27]} -x 1022 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1079 -y 274
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[2]} -x 799 -y 49
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]} -x 716 -y 30
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26]} -x 919 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1082 -y 274
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[7]} -x 641 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/counter[5]} -x 734 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[14]} -x 795 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[2]} -x 753 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2]} -x 676 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2]} -x 662 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3]} -x 847 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15]} -x 964 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1379 -y 117
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28]} -x 954 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]} -x 854 -y 57
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[13]} -x 936 -y 54
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]} -x 718 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_0} -x 819 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7]} -x 738 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNIGJ4S2[15]} -x 671 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[3]} -x 767 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55]} -x 390 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]} -x 844 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8]} -x 713 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[8]} -x 637 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28]} -x 964 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]} -x 954 -y 57
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32]} -x 1782 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]} -x 752 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13]} -x 815 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 845 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 881 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 2139 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]} -x 849 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17]} -x 786 -y 64
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3} -x 671 -y 9
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42]} -x 1777 -y 180
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6]} -x 768 -y 57
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0]} -x 1225 -y 174
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10]} -x 641 -y 76
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10]} -x 947 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1} -x 1102 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18]} -x 846 -y 75
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0]} -x 612 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIHC4R1[2]} -x 830 -y 84
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35]} -x 613 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25]} -x 1075 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[12]} -x 740 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37]} -x 661 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6]} -x 1268 -y 193
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[9]} -x 691 -y 19
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[12]} -x 734 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0]} -x 1130 -y 159
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_2[0]} -x 738 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]} -x 774 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[1]} -x 754 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]} -x 639 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1574 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]} -x 884 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit} -x 703 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22]} -x 681 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[12]} -x 750 -y 46
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]} -x 668 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 512 -y 115
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6]} -x 2046 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]} -x 633 -y 22
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[6]} -x 1242 -y 100
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[3]} -x 1239 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[10]} -x 1095 -y 154
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]} -x 816 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty} -x 961 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5]} -x 941 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18]} -x 850 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/un4_write_signal_0_a2_1} -x 705 -y 51
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0]} -x 606 -y 34
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]} -x 826 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[5]} -x 637 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]} -x 647 -y 16
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[4]} -x 878 -y 73
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]} -x 622 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 515 -y 115
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1} -x 658 -y 33
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24]} -x 650 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 517 -y 115
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10]} -x 1824 -y 252
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[6]} -x 1087 -y 154
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[2]} -x 649 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7]} -x 874 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 515 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 847 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5} -x 967 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11]} -x 884 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[5]} -x 684 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKSCN[6]} -x 762 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17]} -x 668 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4]} -x 815 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15]} -x 722 -y 64
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1]} -x 790 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 706 -y 97
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19]} -x 963 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18]} -x 907 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1544 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7]} -x 1669 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8]} -x 793 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[8]} -x 755 -y 55
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31]} -x 955 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15]} -x 666 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]} -x 540 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37]} -x 972 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9]} -x 632 -y 73
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[7]} -x 955 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7]} -x 931 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14]} -x 912 -y 51
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]} -x 798 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13]} -x 665 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4]} -x 1179 -y 174
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3]} -x 555 -y 27
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11]} -x 564 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31]} -x 620 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10]} -x 932 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 513 -y 130
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6]} -x 890 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]} -x 781 -y 21
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/STX_Detect} -x 685 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23]} -x 1000 -y 156
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11]} -x 668 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 909 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6]} -x 908 -y 78
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/memre_i_o2} -x 922 -y 75
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]} -x 780 -y 61
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21]} -x 936 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3]} -x 703 -y 57
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4} -x 650 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]} -x 779 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6]} -x 682 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9]} -x 802 -y 79
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i} -x 610 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7]} -x 1369 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]} -x 812 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]} -x 785 -y 22
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18]} -x 685 -y 24
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4]} -x 774 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/counter[10]} -x 742 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 866 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 887 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4]} -x 940 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 708 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9]} -x 662 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 714 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 899 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[8]} -x 685 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37]} -x 920 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]} -x 854 -y 61
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28]} -x 699 -y 18
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]} -x 795 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 2047 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25]} -x 487 -y 309
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[4]} -x 724 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]} -x 836 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[14]} -x 675 -y 55
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]} -x 821 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53]} -x 295 -y 192
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[5]} -x 661 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[38]} -x 726 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 811 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5]} -x 644 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]} -x 958 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]} -x 696 -y 22
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31} -x 662 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1866 -y 198
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 850 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1722 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]} -x 683 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 880 -y 43
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5]} -x 649 -y 30
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]} -x 621 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9]} -x 871 -y 106
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6]} -x 1973 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[13]} -x 772 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 2154 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0]} -x 790 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIDDJ32[3]} -x 843 -y 87
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6]} -x 719 -y 51
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2} -x 893 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9]} -x 2227 -y 46
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[17]} -x 665 -y 7
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[15]} -x 676 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]} -x 1002 -y 58
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2} -x 745 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9]} -x 685 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7]} -x 540 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3]} -x 827 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]} -x 606 -y 22
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7]} -x 954 -y 70
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17} -x 665 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1198 -y 184
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]} -x 787 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12]} -x 688 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10]} -x 1385 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 711 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9} -x 748 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5]} -x 639 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1074 -y 252
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4]} -x 813 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 854 -y 91
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]} -x 612 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5]} -x 1185 -y 174
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21]} -x 648 -y 16
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]} -x 719 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0]} -x 1175 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25]} -x 816 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1]} -x 649 -y 82
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19]} -x 954 -y 168
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[11]} -x 778 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 845 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1]} -x 820 -y 75
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[6]} -x 728 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[0]} -x 654 -y 73
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14]} -x 1152 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16]} -x 863 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8]} -x 922 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[12]} -x 771 -y 55
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]} -x 705 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58]} -x 847 -y 228
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25]} -x 816 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1} -x 819 -y 64
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24]} -x 932 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 807 -y 43
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]} -x 833 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[10]} -x 928 -y 202
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa} -x 1108 -y 150
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[25]} -x 806 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14]} -x 625 -y 24
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[5]} -x 1241 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8]} -x 1762 -y 135
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3]} -x 787 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10]} -x 888 -y 48
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6]} -x 906 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]} -x 677 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1387 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0} -x 730 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0} -x 904 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2]} -x 1474 -y 165
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]} -x 605 -y 21
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40]} -x 2228 -y 201
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[20]} -x 777 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]} -x 712 -y 31
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53]} -x 292 -y 180
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[7]} -x 652 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]} -x 541 -y 24
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[0]} -x 928 -y 58
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter_n3} -x 758 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[10]} -x 742 -y 54
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]} -x 944 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP} -x 826 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14]} -x 830 -y 52
set_location -inst_name {UART_Protocol_0/INV_0} -x 771 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29]} -x 719 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13]} -x 924 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]} -x 559 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]} -x 835 -y 57
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 816 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8]} -x 1760 -y 168
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3]} -x 679 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]} -x 529 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9]} -x 1136 -y 145
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0]} -x 949 -y 58
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25]} -x 673 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]} -x 625 -y 25
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4]} -x 1791 -y 336
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1]} -x 670 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[17]} -x 700 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 534 -y 127
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11]} -x 1246 -y 181
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 865 -y 90
set_location -inst_name {UART_Protocol_1/mko_0/counter[25]} -x 625 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]} -x 716 -y 36
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[7]} -x 765 -y 43
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6]} -x 654 -y 30
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51]} -x 450 -y 114
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[21]} -x 705 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 524 -y 114
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2]} -x 648 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1013 -y 142
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39]} -x 835 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 721 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]} -x 692 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5]} -x 794 -y 75
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9]} -x 946 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2]} -x 673 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1291 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30]} -x 876 -y 49
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8]} -x 920 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91} -x 696 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1024 -y 244
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7]} -x 893 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20]} -x 846 -y 336
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 913 -y 165
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1348 -y 115
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]} -x 717 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]} -x 776 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 832 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34]} -x 872 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[12]} -x 693 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE} -x 1066 -y 246
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8} -x 590 -y 27
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6]} -x 590 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10]} -x 690 -y 31
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14} -x 814 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9]} -x 661 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[4]} -x 685 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]} -x 976 -y 55
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int} -x 671 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0]} -x 1213 -y 174
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int} -x 752 -y 58
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4]} -x 657 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29]} -x 794 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31]} -x 910 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]} -x 788 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18]} -x 695 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29]} -x 926 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[10]} -x 659 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7]} -x 658 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]} -x 687 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4]} -x 1170 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2]} -x 657 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]} -x 804 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]} -x 990 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22]} -x 928 -y 201
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]} -x 914 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]} -x 997 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21]} -x 675 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5]} -x 681 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24]} -x 920 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]} -x 936 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]} -x 680 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12]} -x 925 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19]} -x 877 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 752 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15]} -x 697 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[13]} -x 745 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[24]} -x 805 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0]} -x 431 -y 118
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 707 -y 33
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56]} -x 622 -y 234
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2} -x 822 -y 81
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1]} -x 845 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[6]} -x 760 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0} -x 685 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[9]} -x 670 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1287 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 737 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10]} -x 953 -y 226
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]} -x 601 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23]} -x 938 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10]} -x 859 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 884 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]} -x 957 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1} -x 709 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1451 -y 106
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]} -x 730 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]} -x 850 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 734 -y 97
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32]} -x 717 -y 18
set_location -inst_name {Controler_0/gpio_controler_0/un13_write_signal_1115_tz} -x 661 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1671 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7]} -x 978 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0} -x 750 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt} -x 726 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]} -x 554 -y 19
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5} -x 621 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0]} -x 1251 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]} -x 826 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1049 -y 247
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 821 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10]} -x 1537 -y 106
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]} -x 820 -y 42
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2} -x 876 -y 72
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]} -x 766 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 914 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1005 -y 142
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[10]} -x 645 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 942 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2]} -x 661 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2]} -x 659 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15]} -x 1195 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26]} -x 663 -y 22
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2]} -x 898 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8]} -x 2047 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 506 -y 150
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541[20]} -x 918 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9]} -x 665 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1378 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28]} -x 953 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5]} -x 797 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20]} -x 718 -y 21
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]} -x 713 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5]} -x 1673 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2} -x 817 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32]} -x 710 -y 16
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[1]} -x 645 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5]} -x 710 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1359 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6]} -x 1399 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[1]} -x 655 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1397 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 818 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 511 -y 117
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]} -x 708 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]} -x 807 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[1]} -x 720 -y 45
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17]} -x 1131 -y 363
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H} -x 1669 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 807 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4]} -x 801 -y 100
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]} -x 702 -y 30
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1]} -x 562 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]} -x 664 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[6]} -x 654 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13]} -x 628 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[10]} -x 767 -y 34
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 887 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9]} -x 773 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16]} -x 689 -y 28
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4} -x 604 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_5[15]} -x 689 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19]} -x 673 -y 52
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6]} -x 651 -y 31
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0} -x 648 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 816 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30]} -x 862 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1752 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26]} -x 954 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1041 -y 253
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]} -x 637 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1395 -y 90
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541[22]} -x 904 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[1]} -x 721 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]} -x 962 -y 61
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]} -x 688 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[8]} -x 644 -y 75
set_location -inst_name {UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15} -x 600 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13]} -x 1166 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8]} -x 704 -y 57
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]} -x 595 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14]} -x 795 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 520 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1} -x 746 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17]} -x 849 -y 72
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]} -x 729 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO} -x 908 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 525 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]} -x 783 -y 22
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]} -x 820 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2} -x 759 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[12]} -x 687 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1041 -y 243
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]} -x 994 -y 55
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52]} -x 336 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9]} -x 1770 -y 144
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[7]} -x 1171 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[4]} -x 649 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[6]} -x 710 -y 69
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4]} -x 1132 -y 150
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]} -x 694 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]} -x 882 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4]} -x 1345 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3]} -x 857 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36]} -x 675 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4]} -x 941 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2]} -x 726 -y 57
set_location -inst_name {UART_Protocol_1/mko_0/counter[4]} -x 604 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25]} -x 919 -y 45
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[11]} -x 800 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28]} -x 698 -y 19
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[4]} -x 709 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP} -x 898 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO} -x 675 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31]} -x 716 -y 19
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[4]} -x 724 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1068 -y 256
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18]} -x 688 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 519 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0]} -x 757 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11]} -x 839 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32]} -x 858 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6]} -x 1135 -y 154
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1} -x 913 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[1]} -x 653 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10]} -x 823 -y 75
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6]} -x 892 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5]} -x 670 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 2145 -y 70
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43]} -x 1786 -y 180
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4]} -x 684 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]} -x 662 -y 19
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[19]} -x 800 -y 37
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[9]} -x 892 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4]} -x 738 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNIUHD81[15]} -x 747 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7]} -x 808 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]} -x 989 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3]} -x 870 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1} -x 738 -y 51
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[8]} -x 797 -y 100
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]} -x 847 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[1]} -x 699 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1671 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26]} -x 955 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0]} -x 685 -y 31
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6]} -x 716 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14]} -x 646 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6} -x 766 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39]} -x 711 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38]} -x 666 -y 19
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2]} -x 870 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14]} -x 666 -y 79
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25]} -x 251 -y 309
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12]} -x 804 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]} -x 712 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 2153 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 2141 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[2]} -x 726 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33]} -x 860 -y 52
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]} -x 836 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6]} -x 1766 -y 141
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2]} -x 651 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 2043 -y 123
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10]} -x 914 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22]} -x 936 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20]} -x 903 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]} -x 775 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20]} -x 600 -y 172
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22]} -x 889 -y 64
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9]} -x 789 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 917 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[3]} -x 692 -y 52
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[16]} -x 664 -y 7
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2]} -x 791 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1796 -y 132
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 738 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4]} -x 691 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa} -x 768 -y 75
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe} -x 604 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/un3_write_signal_RNIDQ4U1} -x 660 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]} -x 834 -y 82
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5]} -x 901 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8]} -x 761 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0} -x 962 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23]} -x 678 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11]} -x 672 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[2]} -x 748 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[1]} -x 770 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[13]} -x 636 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 842 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 2151 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39]} -x 2044 -y 159
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]} -x 984 -y 55
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29]} -x 926 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10]} -x 914 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0} -x 887 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39]} -x 910 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]} -x 855 -y 64
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[11]} -x 884 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIR5U01[12]} -x 777 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1351 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2} -x 652 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2]} -x 649 -y 70
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2} -x 886 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]} -x 915 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4]} -x 1245 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11]} -x 883 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]} -x 794 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1]} -x 772 -y 48
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18]} -x 1252 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value} -x 712 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[13]} -x 763 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4]} -x 640 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7]} -x 952 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19]} -x 682 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid} -x 903 -y 52
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[14]} -x 602 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2} -x 770 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1670 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10]} -x 1777 -y 181
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9]} -x 871 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30]} -x 827 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2]} -x 1110 -y 157
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[15]} -x 682 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1]} -x 853 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 920 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13]} -x 787 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]} -x 558 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5]} -x 1401 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]} -x 951 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17} -x 803 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8]} -x 1756 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 499 -y 126
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[2]} -x 883 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10]} -x 1163 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7]} -x 718 -y 57
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8]} -x 1758 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1447 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5]} -x 870 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[11]} -x 704 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 2115 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]} -x 839 -y 55
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3} -x 553 -y 24
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[7]} -x 888 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30]} -x 888 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[11]} -x 680 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2]} -x 771 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14]} -x 725 -y 64
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6]} -x 863 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 917 -y 166
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10]} -x 674 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2} -x 1120 -y 153
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT} -x 705 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7]} -x 545 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9]} -x 665 -y 57
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2]} -x 1852 -y 303
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17} -x 789 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33]} -x 696 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1332 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1411 -y 96
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]} -x 562 -y 22
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]} -x 792 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[6]} -x 775 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 2109 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1]} -x 711 -y 55
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]} -x 684 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1804 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[11]} -x 652 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]} -x 833 -y 64
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0} -x 684 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23]} -x 779 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1195 -y 184
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 943 -y 169
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8]} -x 692 -y 268
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7]} -x 902 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 980 -y 52
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]} -x 891 -y 73
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]} -x 870 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13]} -x 710 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[22]} -x 703 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1]} -x 672 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4]} -x 647 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]} -x 982 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7]} -x 1136 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5]} -x 1444 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18]} -x 870 -y 52
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3]} -x 659 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5]} -x 688 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16]} -x 1169 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO} -x 961 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1723 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7]} -x 891 -y 49
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31]} -x 780 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1025 -y 244
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11]} -x 824 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]} -x 814 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns[2]} -x 799 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set} -x 933 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7]} -x 650 -y 27
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21]} -x 939 -y 69
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]} -x 699 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]} -x 788 -y 21
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[26]} -x 714 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1409 -y 96
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]} -x 638 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]} -x 637 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10]} -x 1398 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20]} -x 600 -y 171
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]} -x 618 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51} -x 1020 -y 243
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21]} -x 936 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11]} -x 617 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]} -x 805 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0]} -x 650 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]} -x 928 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[2]} -x 658 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1561 -y 106
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[6]} -x 832 -y 106
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[3]} -x 829 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[13]} -x 625 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4]} -x 628 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO} -x 930 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5]} -x 761 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1} -x 1064 -y 247
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]} -x 815 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5]} -x 1132 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0]} -x 806 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E} -x 954 -y 141
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26]} -x 597 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 509 -y 151
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32]} -x 601 -y 19
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8]} -x 1760 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]} -x 914 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1382 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 705 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1070 -y 256
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]} -x 775 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1758 -y 132
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13]} -x 790 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1} -x 1348 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 942 -y 168
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2]} -x 297 -y 193
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 824 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1} -x 943 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]} -x 571 -y 18
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1]} -x 648 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]} -x 870 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 733 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[6]} -x 660 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]} -x 644 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4]} -x 778 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNI3U7O3[7]} -x 653 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 736 -y 123
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2]} -x 610 -y 28
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19]} -x 880 -y 54
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2]} -x 1174 -y 171
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]} -x 982 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19]} -x 929 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1673 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]} -x 570 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12]} -x 650 -y 79
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[19]} -x 607 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 960 -y 48
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector7} -x 851 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36]} -x 875 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5]} -x 648 -y 46
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]} -x 834 -y 43
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10]} -x 899 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]} -x 970 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]} -x 565 -y 18
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[12]} -x 746 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[7]} -x 712 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2]} -x 1677 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]} -x 980 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[8]} -x 1083 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN} -x 1550 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[28]} -x 809 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]} -x 616 -y 15
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i} -x 659 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2]} -x 703 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 2056 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]} -x 698 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0} -x 768 -y 36
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9]} -x 919 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 516 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25]} -x 928 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0]} -x 770 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3]} -x 770 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i} -x 652 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a6_0_0[1]} -x 1243 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1719 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]} -x 791 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set} -x 506 -y 127
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15]} -x 845 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8]} -x 956 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]} -x 992 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/counter[11]} -x 743 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]} -x 781 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9]} -x 918 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30]} -x 912 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[8]} -x 659 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[10]} -x 656 -y 58
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg[0]} -x 877 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17]} -x 931 -y 51
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]} -x 708 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[13]} -x 632 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[20]} -x 1196 -y 172
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]} -x 996 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[37]} -x 721 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1306 -y 114
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1]} -x 1128 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3} -x 690 -y 45
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5} -x 679 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0]} -x 292 -y 193
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7]} -x 777 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19]} -x 903 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 831 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6]} -x 929 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1]} -x 698 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]} -x 551 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0} -x 939 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]} -x 924 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 810 -y 58
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Other_Detect} -x 553 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10]} -x 835 -y 109
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]} -x 918 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 764 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 493 -y 127
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]} -x 618 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1]} -x 1756 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2]} -x 781 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 806 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2} -x 611 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14]} -x 848 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[6]} -x 720 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0]} -x 998 -y 60
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12]} -x 655 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8]} -x 945 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0]} -x 1154 -y 171
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1353 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[12]} -x 1109 -y 150
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0]} -x 1238 -y 181
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27]} -x 955 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11]} -x 1633 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16]} -x 919 -y 76
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]} -x 725 -y 31
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20]} -x 809 -y 54
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]} -x 832 -y 43
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]} -x 719 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]} -x 844 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29]} -x 707 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[6]} -x 719 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2]} -x 678 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO} -x 2100 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13]} -x 924 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1346 -y 91
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[3]} -x 689 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[8]} -x 644 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8]} -x 684 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 2056 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 935 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]} -x 949 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 703 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20]} -x 608 -y 171
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 731 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]} -x 804 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23]} -x 642 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6]} -x 915 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 513 -y 127
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8]} -x 926 -y 76
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0]} -x 895 -y 72
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21]} -x 1317 -y 261
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6]} -x 906 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3]} -x 722 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[24]} -x 781 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]} -x 785 -y 25
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[5]} -x 831 -y 106
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10]} -x 896 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_RNO[1]} -x 682 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0]} -x 806 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[6]} -x 657 -y 64
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3]} -x 666 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]} -x 825 -y 42
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[2]} -x 745 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]} -x 947 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1739 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3]} -x 983 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17]} -x 849 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11]} -x 1247 -y 199
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]} -x 843 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 525 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1783 -y 181
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1188 -y 180
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56]} -x 507 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1549 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14]} -x 806 -y 81
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[10]} -x 799 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2]} -x 771 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1200 -y 184
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 994 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6]} -x 659 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0]} -x 1175 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]} -x 716 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 715 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4]} -x 1402 -y 109
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0[9]} -x 1093 -y 153
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0]} -x 1226 -y 192
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[10]} -x 733 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1027 -y 244
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1037 -y 253
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6} -x 672 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 693 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14]} -x 957 -y 52
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13]} -x 944 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5]} -x 653 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 871 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF} -x 831 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]} -x 780 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3]} -x 798 -y 75
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]} -x 956 -y 78
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[3]} -x 729 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]} -x 693 -y 22
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed} -x 591 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]} -x 622 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1578 -y 114
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[16]} -x 759 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl} -x 755 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0]} -x 802 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21]} -x 676 -y 28
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[2]} -x 561 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15]} -x 867 -y 49
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8} -x 623 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect} -x 834 -y 85
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1]} -x 755 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14]} -x 1270 -y 174
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0]} -x 715 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 2046 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]} -x 569 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[4]} -x 629 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33]} -x 702 -y 16
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2]} -x 649 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7]} -x 883 -y 58
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4]} -x 805 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[10]} -x 1841 -y 298
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 921 -y 166
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15]} -x 945 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 916 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[6]} -x 713 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22]} -x 680 -y 51
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22]} -x 890 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1]} -x 677 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6]} -x 515 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 501 -y 126
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 805 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7]} -x 652 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[9]} -x 1100 -y 153
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 806 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1086 -y 283
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 725 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1350 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1073 -y 274
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]} -x 888 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[3]} -x 797 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[11]} -x 1099 -y 151
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 834 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10]} -x 833 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9]} -x 722 -y 97
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector8} -x 843 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNISI531[15]} -x 746 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13]} -x 639 -y 82
set_location -inst_name {UART_Protocol_1/mko_0/counter_5_s_25_RNO} -x 630 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17} -x 769 -y 36
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]} -x 722 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7]} -x 1269 -y 193
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18]} -x 938 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18]} -x 661 -y 52
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0} -x 552 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5]} -x 847 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[0]} -x 730 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12]} -x 848 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[11]} -x 741 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]} -x 788 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31]} -x 878 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21]} -x 682 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 813 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]} -x 864 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[2]} -x 1233 -y 190
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]} -x 954 -y 61
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7]} -x 1212 -y 174
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[9]} -x 950 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R} -x 829 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37]} -x 834 -y 48
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[6]} -x 879 -y 82
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[3]} -x 876 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1]} -x 923 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 2049 -y 145
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33]} -x 947 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1335 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2]} -x 846 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1389 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 707 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]} -x 709 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 663 -y 28
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2]} -x 677 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1]} -x 1395 -y 103
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4} -x 592 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22]} -x 706 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[4]} -x 728 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[27]} -x 784 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8]} -x 1400 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]} -x 700 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0} -x 822 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1388 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]} -x 812 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]} -x 676 -y 25
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]} -x 784 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]} -x 785 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8]} -x 716 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4]} -x 652 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20]} -x 691 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8]} -x 631 -y 78
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0]} -x 793 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6]} -x 642 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]} -x 771 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12]} -x 1255 -y 193
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29]} -x 971 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]} -x 556 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 2057 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9} -x 945 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1361 -y 96
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[8]} -x 1244 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[13]} -x 1107 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[4]} -x 683 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]} -x 684 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12]} -x 727 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9]} -x 1223 -y 174
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[12]} -x 687 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 830 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free} -x 1209 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]} -x 799 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1568 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]} -x 984 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14]} -x 1191 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27]} -x 966 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 862 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31]} -x 613 -y 18
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[5]} -x 709 -y 43
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0]} -x 776 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 522 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28]} -x 880 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 506 -y 115
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[26]} -x 783 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20]} -x 680 -y 45
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57]} -x 624 -y 198
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30]} -x 1072 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11]} -x 706 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 2144 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12]} -x 784 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 885 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 909 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 512 -y 124
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0]} -x 662 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7]} -x 805 -y 100
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]} -x 596 -y 34
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9]} -x 1780 -y 123
set_location -inst_name {Controler_0/ADI_SPI_0/counter[8]} -x 728 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 529 -y 127
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 704 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1301 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19]} -x 1148 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13]} -x 990 -y 156
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13]} -x 787 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5]} -x 1443 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[13]} -x 794 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[4]} -x 665 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]} -x 600 -y 34
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]} -x 859 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3]} -x 801 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]} -x 1004 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[14]} -x 771 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 892 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0]} -x 1878 -y 234
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[7]} -x 1084 -y 154
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 798 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3]} -x 964 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 708 -y 123
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6]} -x 746 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[5]} -x 1097 -y 154
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[8]} -x 732 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 941 -y 169
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11]} -x 834 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[9]} -x 667 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF97O3[2]} -x 658 -y 72
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28]} -x 963 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3]} -x 962 -y 58
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[10]} -x 733 -y 54
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0]} -x 575 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36]} -x 688 -y 25
set_location -inst_name {UART_Protocol_1/mko_0/counter[12]} -x 612 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15]} -x 748 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16]} -x 919 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9]} -x 629 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35]} -x 676 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[3]} -x 667 -y 76
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10]} -x 1215 -y 174
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6]} -x 681 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10]} -x 1165 -y 109
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33]} -x 632 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1]} -x 1130 -y 154
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5]} -x 681 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0} -x 763 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2} -x 761 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34]} -x 911 -y 48
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2} -x 704 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]} -x 670 -y 22
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[10]} -x 883 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]} -x 820 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7]} -x 1139 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 2133 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]} -x 566 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[6]} -x 1227 -y 190
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]} -x 690 -y 36
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1} -x 710 -y 43
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[21]} -x 669 -y 7
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1]} -x 783 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0} -x 828 -y 63
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIEHJ6[12]} -x 728 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1001 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[1]} -x 715 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1412 -y 96
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[3]} -x 924 -y 58
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]} -x 716 -y 31
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable} -x 846 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO} -x 689 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8]} -x 548 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/un8_write_signal} -x 703 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10]} -x 540 -y 19
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12]} -x 746 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12]} -x 940 -y 60
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26]} -x 892 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[11]} -x 745 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2]} -x 792 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5]} -x 679 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[10]} -x 616 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1062 -y 246
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1384 -y 114
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_a2_2} -x 827 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[30]} -x 799 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8]} -x 849 -y 64
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5} -x 606 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25]} -x 860 -y 45
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2} -x 883 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2]} -x 792 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4]} -x 1133 -y 154
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42]} -x 1493 -y 180
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1]} -x 666 -y 27
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]} -x 915 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid} -x 827 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1333 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1]} -x 2041 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1340 -y 91
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]} -x 991 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1408 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 513 -y 133
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[7]} -x 650 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1569 -y 106
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]} -x 937 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11]} -x 806 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2]} -x 640 -y 22
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse} -x 752 -y 57
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[5]} -x 878 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]} -x 601 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10]} -x 910 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[13]} -x 690 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6]} -x 759 -y 58
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[9]} -x 798 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[9]} -x 666 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 829 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]} -x 588 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25]} -x 790 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12]} -x 804 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[4]} -x 725 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29]} -x 708 -y 18
set_location -inst_name {UART_Protocol_0/mko_0/counter[15]} -x 441 -y 154
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9]} -x 748 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]} -x 618 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17]} -x 660 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[2]} -x 1178 -y 172
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u} -x 657 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]} -x 776 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2]} -x 731 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]} -x 605 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24]} -x 856 -y 82
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]} -x 730 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]} -x 786 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1445 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4]} -x 828 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9]} -x 677 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37]} -x 2007 -y 180
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert} -x 881 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1073 -y 252
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[17]} -x 774 -y 34
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]} -x 570 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1337 -y 90
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17]} -x 965 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27]} -x 966 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 751 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1577 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[10]} -x 1471 -y 199
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[10]} -x 684 -y 58
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7]} -x 612 -y 31
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2]} -x 914 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 2127 -y 63
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7]} -x 864 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]} -x 829 -y 55
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]} -x 891 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_1_1} -x 660 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9]} -x 789 -y 64
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]} -x 827 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7]} -x 1238 -y 100
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]} -x 652 -y 31
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1]} -x 656 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[0]} -x 1101 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1044 -y 247
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]} -x 866 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0]} -x 701 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0]} -x 710 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[0]} -x 734 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]} -x 784 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4]} -x 875 -y 109
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5]} -x 662 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]} -x 974 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[16]} -x 773 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3]} -x 657 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 804 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23]} -x 816 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32]} -x 710 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1335 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0]} -x 683 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[8]} -x 727 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r} -x 790 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1203 -y 184
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23]} -x 787 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[2]} -x 724 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1717 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1716 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 926 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18]} -x 779 -y 318
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[12]} -x 689 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 854 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 507 -y 129
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[9]} -x 1100 -y 154
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3]} -x 847 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 513 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[11]} -x 672 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]} -x 644 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1792 -y 132
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]} -x 813 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]} -x 836 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25]} -x 628 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[15]} -x 770 -y 55
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNIVUTH[2]} -x 847 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 889 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36]} -x 864 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2]} -x 680 -y 42
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[7]} -x 742 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO} -x 840 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[4]} -x 743 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[0]} -x 668 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17]} -x 639 -y 21
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]} -x 780 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23]} -x 652 -y 21
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43]} -x 1674 -y 282
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]} -x 919 -y 61
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[6]} -x 868 -y 109
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[3]} -x 865 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 723 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2]} -x 771 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5]} -x 1241 -y 196
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i} -x 766 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30]} -x 646 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13]} -x 862 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4]} -x 1401 -y 109
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]} -x 932 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 712 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39]} -x 905 -y 49
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r} -x 948 -y 82
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2]} -x 648 -y 82
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6]} -x 1138 -y 151
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1]} -x 567 -y 28
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0]} -x 1238 -y 189
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1760 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26]} -x 943 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO} -x 948 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1038 -y 252
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16]} -x 1190 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_4dflt} -x 709 -y 51
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16]} -x 930 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[13]} -x 718 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9]} -x 1393 -y 106
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10]} -x 769 -y 60
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25]} -x 907 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO} -x 659 -y 51
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21]} -x 774 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1450 -y 106
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8]} -x 566 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30]} -x 946 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13]} -x 662 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39]} -x 929 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3]} -x 794 -y 72
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10} -x 618 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1068 -y 255
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_8dflt} -x 708 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[4]} -x 761 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]} -x 714 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1} -x 1012 -y 142
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7]} -x 710 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5]} -x 645 -y 81
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[4]} -x 728 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_err} -x 744 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10]} -x 751 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14]} -x 795 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data} -x 765 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]} -x 980 -y 58
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 743 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21]} -x 641 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23]} -x 951 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5]} -x 648 -y 45
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[5]} -x 967 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO} -x 657 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]} -x 773 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]} -x 567 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]} -x 709 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2]} -x 1178 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12]} -x 1189 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11]} -x 1671 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11]} -x 834 -y 109
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIT4661[12]} -x 769 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 855 -y 91
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]} -x 779 -y 61
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10]} -x 563 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36]} -x 859 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[6]} -x 651 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7]} -x 861 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]} -x 673 -y 21
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1]} -x 894 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]} -x 861 -y 61
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9]} -x 574 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2]} -x 1172 -y 171
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]} -x 557 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o4} -x 829 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]} -x 800 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0} -x 702 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 721 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1447 -y 105
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54]} -x 511 -y 144
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 896 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30]} -x 912 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set} -x 902 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8]} -x 878 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[3]} -x 1115 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14]} -x 769 -y 55
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0]} -x 776 -y 57
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29]} -x 895 -y 57
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5]} -x 773 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1565 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set} -x 1672 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10]} -x 1166 -y 109
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25]} -x 901 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[0]} -x 738 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1761 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 2048 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 768 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14]} -x 1250 -y 199
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21} -x 979 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy} -x 697 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17]} -x 903 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[7]} -x 725 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]} -x 571 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]} -x 568 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4]} -x 803 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27]} -x 704 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[2]} -x 651 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]} -x 991 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1442 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2} -x 1005 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8]} -x 1759 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1]} -x 1099 -y 283
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16]} -x 809 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41} -x 1014 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18]} -x 811 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 644 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[2]} -x 740 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 507 -y 126
set_location -inst_name {UART_Protocol_1/INV_0} -x 868 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17]} -x 864 -y 181
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23]} -x 915 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9]} -x 728 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_RNO[5]} -x 690 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10]} -x 670 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[8]} -x 720 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2} -x 765 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 946 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3]} -x 658 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3]} -x 1376 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]} -x 800 -y 61
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29]} -x 971 -y 54
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16]} -x 1143 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set} -x 754 -y 25
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[15]} -x 603 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[4]} -x 759 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]} -x 535 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 912 -y 166
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2]} -x 649 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i} -x 825 -y 87
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[5]} -x 867 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 922 -y 166
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10]} -x 818 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 896 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_RNO} -x 752 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3]} -x 795 -y 76
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0]} -x 648 -y 25
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa} -x 908 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5]} -x 539 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9]} -x 827 -y 78
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11]} -x 868 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 513 -y 129
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[1]} -x 721 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27]} -x 822 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8]} -x 740 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 2134 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15]} -x 1142 -y 151
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]} -x 805 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1339 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15]} -x 691 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33]} -x 624 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41]} -x 2114 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34]} -x 662 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 981 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 873 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[11]} -x 792 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6]} -x 991 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0} -x 650 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27]} -x 859 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]} -x 550 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19]} -x 877 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]} -x 617 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/un16_write_signal} -x 695 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24]} -x 913 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10]} -x 684 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[2]} -x 667 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[1]} -x 1093 -y 160
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]} -x 645 -y 22
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_3[0]} -x 734 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8]} -x 1353 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5]} -x 1403 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0[8]} -x 1081 -y 153
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7]} -x 641 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout} -x 811 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14]} -x 830 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1762 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9]} -x 1752 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1} -x 648 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1720 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22]} -x 909 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18]} -x 661 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]} -x 666 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 800 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11]} -x 859 -y 78
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32]} -x 852 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8]} -x 834 -y 57
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10]} -x 2085 -y 315
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4} -x 611 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11]} -x 2044 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11]} -x 824 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2]} -x 771 -y 28
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12]} -x 691 -y 15
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2} -x 815 -y 48
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15]} -x 843 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15]} -x 961 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 896 -y 49
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0]} -x 887 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1028 -y 244
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7]} -x 1757 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]} -x 685 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa} -x 692 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0]} -x 539 -y 25
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]} -x 849 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r} -x 971 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[23]} -x 780 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3]} -x 796 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1050 -y 247
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[0]} -x 1154 -y 172
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0]} -x 1261 -y 192
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_3[0]} -x 732 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i} -x 706 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]} -x 997 -y 57
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]} -x 589 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[10]} -x 755 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5]} -x 967 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15]} -x 783 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0]} -x 658 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2]} -x 854 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i} -x 656 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[17]} -x 765 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 941 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]} -x 784 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1]} -x 865 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1007 -y 141
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35]} -x 840 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3]} -x 784 -y 58
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1]} -x 656 -y 31
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1]} -x 861 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1]} -x 1182 -y 174
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_rep[8]} -x 1089 -y 154
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3]} -x 1244 -y 180
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19]} -x 812 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/counter[7]} -x 739 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0]} -x 678 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36]} -x 1622 -y 168
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26]} -x 895 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_status_err} -x 729 -y 31
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]} -x 1003 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4]} -x 928 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 939 -y 169
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[3]} -x 871 -y 79
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0]} -x 694 -y 15
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[6]} -x 679 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13]} -x 1197 -y 174
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9]} -x 884 -y 58
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7]} -x 1762 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39]} -x 855 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0]} -x 789 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]} -x 993 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16]} -x 863 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_RNO} -x 750 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27]} -x 1066 -y 150
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9]} -x 1137 -y 150
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19]} -x 703 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[9]} -x 667 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2]} -x 1825 -y 280
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8]} -x 914 -y 45
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35]} -x 2229 -y 255
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 735 -y 123
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9]} -x 728 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39]} -x 716 -y 15
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7]} -x 1219 -y 160
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[14]} -x 754 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2} -x 516 -y 126
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]} -x 823 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10]} -x 662 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 734 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5]} -x 812 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[7]} -x 746 -y 49
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]} -x 839 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[29]} -x 714 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 2123 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 857 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13]} -x 649 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24]} -x 916 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7]} -x 807 -y 76
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[0]} -x 729 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[12]} -x 670 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13]} -x 1256 -y 174
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2]} -x 661 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16]} -x 675 -y 28
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[0]} -x 594 -y 55
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1]} -x 555 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1]} -x 659 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18]} -x 982 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11]} -x 633 -y 72
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[23]} -x 671 -y 7
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4]} -x 724 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0]} -x 786 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[2]} -x 753 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]} -x 705 -y 16
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0} -x 799 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9]} -x 666 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[0]} -x 734 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55]} -x 441 -y 96
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8]} -x 924 -y 76
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9]} -x 892 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2} -x 817 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 922 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8]} -x 664 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO} -x 938 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20]} -x 875 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39]} -x 633 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1443 -y 106
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1]} -x 1263 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3]} -x 1442 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10]} -x 956 -y 226
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft} -x 793 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37]} -x 615 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10]} -x 692 -y 27
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[7]} -x 866 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[0]} -x 743 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 819 -y 52
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11]} -x 771 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[8]} -x 742 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4]} -x 1003 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1290 -y 115
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2]} -x 730 -y 55
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]} -x 702 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 523 -y 127
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1]} -x 780 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[4]} -x 901 -y 78
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[9]} -x 1245 -y 100
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31]} -x 878 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15]} -x 791 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8]} -x 715 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14]} -x 764 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]} -x 917 -y 64
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[8]} -x 834 -y 106
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43]} -x 1899 -y 261
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[22]} -x 1198 -y 172
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[6]} -x 754 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[15]} -x 721 -y 63
set_location -inst_name {UART_Protocol_1/mko_0/counter[19]} -x 619 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32]} -x 611 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[9]} -x 1185 -y 172
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0]} -x 855 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3]} -x 844 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13]} -x 690 -y 48
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]} -x 697 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3]} -x 1176 -y 174
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5]} -x 1665 -y 234
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1043 -y 246
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34]} -x 695 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35]} -x 632 -y 24
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]} -x 806 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[3]} -x 648 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8]} -x 969 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2]} -x 1397 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[2]} -x 771 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6]} -x 711 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]} -x 769 -y 21
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]} -x 817 -y 43
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]} -x 816 -y 43
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0]} -x 857 -y 73
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]} -x 728 -y 18
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14} -x 617 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[0]} -x 687 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21]} -x 942 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6]} -x 1454 -y 144
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1]} -x 884 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]} -x 823 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1]} -x 769 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 886 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1019 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQCCE1[2]} -x 739 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2]} -x 637 -y 46
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5]} -x 889 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0]} -x 805 -y 109
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9]} -x 951 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[9]} -x 645 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 2131 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[12]} -x 673 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[30]} -x 811 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[13]} -x 770 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 733 -y 123
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[9]} -x 766 -y 34
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3]} -x 1860 -y 303
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 512 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]} -x 860 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk} -x 657 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]} -x 665 -y 28
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[5]} -x 733 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12]} -x 829 -y 48
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13]} -x 769 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6]} -x 943 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6]} -x 1760 -y 142
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 978 -y 51
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3]} -x 886 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]} -x 987 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]} -x 807 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16]} -x 638 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9]} -x 1668 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15]} -x 962 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11]} -x 687 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12]} -x 750 -y 45
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 822 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 736 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 521 -y 127
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5]} -x 739 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28]} -x 704 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8]} -x 792 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]} -x 845 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs} -x 656 -y 69
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]} -x 816 -y 36
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1]} -x 876 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 848 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]} -x 790 -y 22
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2]} -x 642 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8]} -x 504 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7]} -x 1183 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0]} -x 923 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 710 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 521 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3]} -x 679 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17]} -x 843 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11]} -x 1638 -y 207
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11]} -x 624 -y 73
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]} -x 597 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5]} -x 1236 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[3]} -x 760 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 2143 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]} -x 866 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[15]} -x 796 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0]} -x 952 -y 58
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10]} -x 2058 -y 315
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16]} -x 1096 -y 282
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[4]} -x 733 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31]} -x 907 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO} -x 624 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]} -x 668 -y 28
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0]} -x 653 -y 25
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[4]} -x 555 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 2110 -y 70
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19]} -x 781 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]} -x 980 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 729 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14]} -x 1192 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 915 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38]} -x 852 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41} -x 2132 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7]} -x 697 -y 57
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]} -x 593 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8]} -x 698 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15]} -x 626 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1} -x 2101 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[8]} -x 740 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]} -x 937 -y 64
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1]} -x 659 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_RNO[4]} -x 695 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1} -x 870 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[1]} -x 676 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3]} -x 741 -y 64
set_location -inst_name {UART_Protocol_1/mko_0/counter[5]} -x 605 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1397 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[7]} -x 764 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[11]} -x 704 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]} -x 983 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29} -x 790 -y 72
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21} -x 959 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28]} -x 696 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2} -x 1064 -y 246
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17]} -x 1146 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1386 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty} -x 624 -y 28
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3} -x 686 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8]} -x 1769 -y 139
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5]} -x 942 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1]} -x 1177 -y 151
set_location -inst_name {UART_Protocol_1/mko_0/counter_3_i_0_a2[4]} -x 626 -y 69
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[10]} -x 836 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11]} -x 1179 -y 175
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[8]} -x 651 -y 61
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable} -x 842 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34]} -x 618 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 709 -y 123
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10]} -x 1180 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1539 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]} -x 534 -y 24
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14]} -x 654 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0]} -x 686 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7]} -x 952 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid} -x 908 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5]} -x 1134 -y 154
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]} -x 774 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3} -x 704 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10]} -x 803 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9]} -x 705 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[1]} -x 680 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 894 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo} -x 1086 -y 154
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0]} -x 1260 -y 193
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4} -x 946 -y 81
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12]} -x 768 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 531 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4} -x 588 -y 27
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11]} -x 705 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12]} -x 677 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1669 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD} -x 1868 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]} -x 837 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0]} -x 711 -y 60
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[4]} -x 932 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[13]} -x 730 -y 64
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26]} -x 949 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[3]} -x 1113 -y 150
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30]} -x 1072 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3]} -x 682 -y 25
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[5]} -x 770 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4]} -x 928 -y 79
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0} -x 688 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13]} -x 775 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 807 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1352 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[0]} -x 702 -y 49
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]} -x 829 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1192 -y 184
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]} -x 1005 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/sclk_4} -x 762 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 814 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2]} -x 916 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[12]} -x 660 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[28]} -x 715 -y 31
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31]} -x 598 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/un11_write_signal_2_0_a2} -x 671 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]} -x 616 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[14]} -x 795 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa} -x 762 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13} -x 744 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48]} -x 297 -y 192
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11]} -x 663 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4]} -x 546 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19]} -x 922 -y 79
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26]} -x 686 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4]} -x 1672 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty} -x 726 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2]} -x 761 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1376 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28]} -x 883 -y 51
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 818 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15]} -x 1168 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]} -x 921 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1003 -y 142
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns[0]} -x 689 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38]} -x 1349 -y 15
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[0]} -x 731 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]} -x 799 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO} -x 1862 -y 183
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34]} -x 686 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32]} -x 858 -y 52
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6]} -x 713 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35]} -x 835 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1725 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5]} -x 836 -y 51
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1]} -x 842 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[0]} -x 659 -y 64
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]} -x 822 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]} -x 989 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35]} -x 940 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1]} -x 662 -y 60
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]} -x 829 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1]} -x 774 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4]} -x 804 -y 28
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13]} -x 939 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27]} -x 932 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21]} -x 607 -y 171
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18]} -x 896 -y 171
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[1]} -x 682 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2} -x 791 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0]} -x 697 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[9]} -x 739 -y 57
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8]} -x 865 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[14]} -x 669 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 662 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0]} -x 622 -y 16
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0]} -x 849 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0]} -x 882 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12]} -x 722 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3} -x 910 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1]} -x 696 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4} -x 711 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1721 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38]} -x 667 -y 19
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[8]} -x 881 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2]} -x 955 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[12]} -x 668 -y 57
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14]} -x 794 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 811 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[7]} -x 642 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 846 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i} -x 761 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]} -x 920 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12]} -x 662 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9]} -x 811 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]} -x 792 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[3]} -x 763 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25]} -x 924 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 737 -y 97
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4]} -x 861 -y 73
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 774 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[11]} -x 615 -y 76
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9]} -x 905 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5]} -x 612 -y 21
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31]} -x 791 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5]} -x 811 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17]} -x 925 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35]} -x 681 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13]} -x 913 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1733 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]} -x 643 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5]} -x 906 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9]} -x 777 -y 25
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18]} -x 891 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8]} -x 854 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7]} -x 2049 -y 160
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]} -x 678 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0]} -x 756 -y 82
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40]} -x 2045 -y 159
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11]} -x 672 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14]} -x 661 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1354 -y 115
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13]} -x 629 -y 81
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0} -x 621 -y 30
set_location -inst_name {Controler_0/Command_Decoder_0/counter[29]} -x 761 -y 61
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]} -x 615 -y 30
set_location -inst_name {UART_Protocol_1/mko_0/counter[18]} -x 618 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs} -x 636 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 894 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]} -x 694 -y 43
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[2]} -x 918 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7]} -x 785 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set} -x 2100 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1197 -y 184
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1334 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38} -x 730 -y 36
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1]} -x 1226 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]} -x 786 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 762 -y 124
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51]} -x 559 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15]} -x 771 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10]} -x 707 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 814 -y 52
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0} -x 873 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19]} -x 841 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7]} -x 671 -y 28
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[1]} -x 745 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 931 -y 63
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14]} -x 904 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[22]} -x 803 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[13]} -x 636 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18]} -x 799 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 532 -y 127
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3]} -x 915 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1383 -y 123
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[6]} -x 1359 -y 106
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[3]} -x 1356 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12]} -x 780 -y 76
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17]} -x 908 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]} -x 602 -y 16
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[6]} -x 729 -y 48
set_location -inst_name {UART_Protocol_0/mko_0/counter_3_i_0_a2[4]} -x 454 -y 153
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[2]} -x 736 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9]} -x 631 -y 73
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9]} -x 1262 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 995 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19]} -x 1146 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16]} -x 809 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35]} -x 632 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]} -x 800 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24} -x 794 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 2155 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6]} -x 713 -y 16
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30]} -x 915 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[5]} -x 723 -y 69
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15]} -x 656 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]} -x 789 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 918 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]} -x 968 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16]} -x 922 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4]} -x 852 -y 46
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34]} -x 1526 -y 123
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNIVUTH[2]} -x 930 -y 57
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 751 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 694 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10]} -x 827 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 891 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4]} -x 810 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 519 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 688 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]} -x 685 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[2]} -x 726 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5]} -x 723 -y 57
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[0]} -x 934 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 923 -y 166
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11]} -x 1138 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6]} -x 632 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7]} -x 1168 -y 171
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data_RNILHCU3[15]} -x 669 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20]} -x 811 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23]} -x 673 -y 45
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]} -x 830 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 2137 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2} -x 698 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[5]} -x 637 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8]} -x 1004 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[29]} -x 810 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12]} -x 740 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[9]} -x 650 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0} -x 766 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8]} -x 906 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36]} -x 673 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]} -x 792 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1]} -x 956 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17]} -x 933 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]} -x 974 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_RNO} -x 651 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11]} -x 508 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3]} -x 1451 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7]} -x 825 -y 61
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4]} -x 843 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15]} -x 731 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_a6_0_2} -x 817 -y 87
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]} -x 609 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 760 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13]} -x 745 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10]} -x 839 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1054 -y 247
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11]} -x 1643 -y 234
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6]} -x 919 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28]} -x 907 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4]} -x 759 -y 51
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[7]} -x 796 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17]} -x 1194 -y 174
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[7]} -x 636 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3]} -x 987 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2} -x 744 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0]} -x 686 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3]} -x 681 -y 79
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[18]} -x 961 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1]} -x 717 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1551 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_INT} -x 648 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 806 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2]} -x 678 -y 73
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[2]} -x 759 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 896 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]} -x 773 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33]} -x 635 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11]} -x 868 -y 106
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5]} -x 880 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23]} -x 948 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[11]} -x 711 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0} -x 764 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N} -x 654 -y 63
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock} -x 623 -y 31
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[5]} -x 653 -y 7
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1]} -x 1114 -y 156
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]} -x 874 -y 72
set_location -inst_name {UART_Protocol_0/mko_0/counter[9]} -x 435 -y 154
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4} -x 691 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26]} -x 782 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14]} -x 769 -y 76
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[3]} -x 717 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17]} -x 935 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2]} -x 1393 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[12]} -x 728 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[14]} -x 689 -y 57
set_location -inst_name {UART_Protocol_0/mko_0/counter[1]} -x 427 -y 154
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[0]} -x 690 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1288 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24]} -x 935 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30]} -x 674 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[5]} -x 725 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 825 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36]} -x 975 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15]} -x 859 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33]} -x 860 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO} -x 1067 -y 246
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30]} -x 674 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8]} -x 630 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1388 -y 114
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0]} -x 658 -y 31
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2]} -x 651 -y 34
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6]} -x 1133 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_5} -x 729 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22]} -x 223 -y 288
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]} -x 781 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0} -x 633 -y 24
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3]} -x 774 -y 58
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8} -x 609 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8]} -x 793 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12]} -x 1141 -y 151
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]} -x 689 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]} -x 986 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4]} -x 647 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13]} -x 806 -y 57
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 771 -y 46
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32]} -x 2266 -y 261
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26]} -x 956 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[1]} -x 742 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7]} -x 882 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2} -x 2101 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 674 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[0]} -x 639 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]} -x 789 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11]} -x 834 -y 76
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[5]} -x 1358 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23]} -x 938 -y 51
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6]} -x 890 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14]} -x 909 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11]} -x 1140 -y 154
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17]} -x 843 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[14]} -x 708 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[8]} -x 722 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[4]} -x 743 -y 49
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15]} -x 950 -y 69
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7} -x 620 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect} -x 855 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30]} -x 913 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 889 -y 91
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3]} -x 623 -y 33
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1]} -x 930 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1411 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12]} -x 1242 -y 180
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16]} -x 690 -y 28
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[8]} -x 752 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 841 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_0[10]} -x 1095 -y 153
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0]} -x 932 -y 81
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_0dflt} -x 716 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1603 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10]} -x 684 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6]} -x 1094 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1072 -y 252
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4]} -x 990 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 2149 -y 70
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[4]} -x 925 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]} -x 994 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22]} -x 886 -y 49
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541[23]} -x 940 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 518 -y 124
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 770 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36]} -x 643 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1]} -x 822 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1034 -y 252
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3]} -x 559 -y 24
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3} -x 596 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0} -x 833 -y 84
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0]} -x 1679 -y 124
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[8]} -x 870 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7]} -x 1102 -y 283
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1029 -y 244
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[6]} -x 1087 -y 153
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[15]} -x 682 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[12]} -x 1106 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5]} -x 1736 -y 135
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]} -x 812 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18]} -x 966 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7]} -x 615 -y 28
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock} -x 871 -y 73
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48]} -x 188 -y 228
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0]} -x 882 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16]} -x 667 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]} -x 610 -y 22
set_location -inst_name {UART_Protocol_1/mko_0/MKO_OUT} -x 629 -y 70
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17]} -x 887 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[14]} -x 720 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9]} -x 907 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 935 -y 70
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]} -x 953 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39]} -x 711 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1]} -x 913 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9]} -x 816 -y 64
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]} -x 620 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4]} -x 1135 -y 159
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8]} -x 916 -y 54
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4]} -x 786 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36]} -x 639 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 844 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[20]} -x 801 -y 46
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541[22]} -x 927 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 835 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty} -x 727 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2]} -x 862 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1196 -y 184
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9]} -x 736 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1043 -y 243
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35]} -x 835 -y 52
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[1]} -x 933 -y 54
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43]} -x 1888 -y 261
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]} -x 705 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0]} -x 1865 -y 184
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 718 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6]} -x 939 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1039 -y 246
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0]} -x 1246 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5]} -x 894 -y 82
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57]} -x 665 -y 180
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11]} -x 1634 -y 234
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19]} -x 929 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 818 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 2048 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35]} -x 1784 -y 180
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]} -x 958 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15]} -x 946 -y 70
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[9]} -x 835 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35]} -x 677 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1036 -y 246
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23} -x 789 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4]} -x 772 -y 25
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[20]} -x 668 -y 7
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3]} -x 868 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27]} -x 911 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11} -x 808 -y 48
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41]} -x 2104 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]} -x 617 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38]} -x 669 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM} -x 746 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]} -x 553 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/counter[5]} -x 725 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11]} -x 666 -y 46
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[4]} -x 841 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35]} -x 613 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13]} -x 1142 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 2142 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4]} -x 1864 -y 184
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[9]} -x 732 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29]} -x 946 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]} -x 819 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 513 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 2127 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[18]} -x 799 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13]} -x 701 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 852 -y 124
set_location -inst_name {UART_Protocol_1/mko_0/counter[22]} -x 622 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37]} -x 615 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4]} -x 678 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1061 -y 246
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6} -x 671 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]} -x 787 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17]} -x 637 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7]} -x 831 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15]} -x 858 -y 180
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[9]} -x 669 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/counter[13]} -x 745 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[12]} -x 673 -y 78
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]} -x 877 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_i[5]} -x 1088 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1} -x 986 -y 142
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]} -x 719 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36]} -x 859 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 508 -y 117
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 846 -y 100
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5]} -x 649 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3]} -x 810 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1577 -y 114
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5]} -x 630 -y 79
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[27]} -x 615 -y 52
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10]} -x 896 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0} -x 971 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0]} -x 836 -y 84
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 2114 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1576 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 706 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i} -x 705 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19]} -x 674 -y 52
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg[13]} -x 692 -y 16
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[9]} -x 741 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2} -x 753 -y 123
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0} -x 688 -y 45
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5]} -x 765 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO} -x 712 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3} -x 935 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1289 -y 115
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11]} -x 1639 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10]} -x 1676 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect} -x 830 -y 85
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4]} -x 1399 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1]} -x 1392 -y 103
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter[0]} -x 901 -y 73
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40]} -x 2221 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 507 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_1[5]} -x 712 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11]} -x 1128 -y 169
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse} -x 913 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1570 -y 115
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 884 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1]} -x 875 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12]} -x 933 -y 52
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]} -x 696 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[5]} -x 1097 -y 153
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33]} -x 861 -y 52
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]} -x 732 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]} -x 872 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]} -x 797 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs} -x 648 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]} -x 567 -y 19
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1]} -x 648 -y 31
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24]} -x 922 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1} -x 686 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[12]} -x 672 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0]} -x 759 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 2041 -y 144
set_location -inst_name {Controler_0/ADI_SPI_1/ss_n} -x 761 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1344 -y 115
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3]} -x 1237 -y 175
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9]} -x 879 -y 58
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[9]} -x 561 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7]} -x 626 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3]} -x 2112 -y 342
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 920 -y 165
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6]} -x 806 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[4]} -x 1085 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3]} -x 682 -y 78
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10]} -x 935 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2} -x 649 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1295 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1} -x 1011 -y 141
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31]} -x 938 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5} -x 715 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0]} -x 829 -y 84
set_location -inst_name {Controler_0/Command_Decoder_0/counter[27]} -x 759 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11]} -x 874 -y 106
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]} -x 701 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9]} -x 562 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30]} -x 827 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0} -x 656 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1]} -x 847 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]} -x 685 -y 36
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[11]} -x 1175 -y 109
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[16]} -x 604 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1022 -y 243
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13]} -x 901 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid} -x 842 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9]} -x 1366 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8]} -x 836 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9]} -x 541 -y 21
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[4]} -x 772 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set} -x 1862 -y 184
set_location -inst_name {UART_Protocol_1/mko_0/counter[10]} -x 610 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14]} -x 657 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8]} -x 796 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3]} -x 870 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4]} -x 919 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52]} -x 515 -y 129
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[7]} -x 747 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4J7S[8]} -x 863 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[3]} -x 700 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3]} -x 776 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0]} -x 840 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22]} -x 674 -y 46
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2} -x 848 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[13]} -x 651 -y 57
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31]} -x 958 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10]} -x 674 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8]} -x 1675 -y 124
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]} -x 591 -y 34
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3]} -x 757 -y 58
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27]} -x 784 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7]} -x 793 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[4]} -x 651 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12]} -x 965 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14]} -x 717 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[2]} -x 731 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1011 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19]} -x 1196 -y 174
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7]} -x 1268 -y 174
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13]} -x 901 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 498 -y 127
set_location -inst_name {UART_Protocol_1/mko_0/counter[14]} -x 614 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16]} -x 877 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6]} -x 627 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20]} -x 912 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[0]} -x 752 -y 76
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30]} -x 888 -y 63
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2} -x 556 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22]} -x 626 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 914 -y 51
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3]} -x 616 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[12]} -x 686 -y 75
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16]} -x 567 -y 16
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_4} -x 731 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]} -x 619 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]} -x 863 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]} -x 887 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]} -x 858 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 2040 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3]} -x 1670 -y 124
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15]} -x 783 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29]} -x 805 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1} -x 953 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17]} -x 842 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10]} -x 927 -y 79
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55]} -x 442 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_807_i} -x 767 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 523 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2]} -x 825 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 889 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11]} -x 687 -y 73
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23]} -x 949 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2} -x 785 -y 84
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]} -x 813 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10]} -x 889 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1039 -y 243
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]} -x 723 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1759 -y 126
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[1]} -x 662 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9]} -x 738 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset} -x 785 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20]} -x 629 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38]} -x 671 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1]} -x 476 -y 124
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0]} -x 1833 -y 282
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]} -x 956 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]} -x 781 -y 31
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_6dflt} -x 713 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8]} -x 713 -y 57
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42]} -x 1384 -y 141
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9]} -x 781 -y 64
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8]} -x 900 -y 57
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4} -x 562 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM17I} -x 750 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1]} -x 528 -y 24
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]} -x 817 -y 42
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7]} -x 591 -y 16
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15]} -x 940 -y 70
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3]} -x 933 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data} -x 749 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 834 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1564 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0]} -x 873 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 883 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7]} -x 756 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11]} -x 705 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0]} -x 751 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9]} -x 744 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1193 -y 184
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[27]} -x 717 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]} -x 819 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7]} -x 887 -y 79
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[3]} -x 651 -y 7
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4]} -x 650 -y 45
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]} -x 928 -y 64
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2} -x 777 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4]} -x 937 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1358 -y 115
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3]} -x 872 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7]} -x 848 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]} -x 681 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[2]} -x 775 -y 49
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10]} -x 689 -y 18
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]} -x 754 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1380 -y 123
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6]} -x 654 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 2160 -y 64
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1]} -x 778 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/counter[12]} -x 744 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1368 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6]} -x 1375 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]} -x 707 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26]} -x 621 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9]} -x 515 -y 118
set_location -inst_name {UART_Protocol_0/mko_0/counter[2]} -x 428 -y 154
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11]} -x 1237 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[14]} -x 730 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0]} -x 841 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61} -x 838 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5]} -x 828 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[14]} -x 669 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 894 -y 49
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6]} -x 920 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 862 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO} -x 880 -y 60
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52]} -x 297 -y 141
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 837 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2} -x 1364 -y 114
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2} -x 1123 -y 153
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1]} -x 605 -y 30
set_location -inst_name {Controler_0/ADI_SPI_0/counter[0]} -x 734 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 732 -y 123
set_location -inst_name {UART_Protocol_0/mko_0/counter_5_s_25_RNO} -x 455 -y 153
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0]} -x 658 -y 70
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[9]} -x 882 -y 82
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]} -x 703 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[8]} -x 669 -y 55
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[7]} -x 1243 -y 100
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30]} -x 799 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3]} -x 856 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9]} -x 602 -y 18
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10]} -x 675 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8]} -x 800 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4]} -x 655 -y 63
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21} -x 849 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1]} -x 927 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 999 -y 142
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[5]} -x 643 -y 75
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18]} -x 850 -y 82
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27]} -x 864 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 2132 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5} -x 915 -y 75
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21} -x 978 -y 48
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 753 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10]} -x 1238 -y 180
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[2]} -x 686 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 2157 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11]} -x 1129 -y 166
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5]} -x 1440 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1301 -y 114
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5]} -x 720 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23]} -x 818 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28]} -x 600 -y 19
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50]} -x 106 -y 228
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11]} -x 804 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]} -x 622 -y 25
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0]} -x 881 -y 72
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29]} -x 772 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0]} -x 1130 -y 160
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2]} -x 859 -y 73
set_location -inst_name {UART_Protocol_0/mko_0/counter[25]} -x 451 -y 154
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8]} -x 916 -y 69
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[15]} -x 663 -y 7
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37]} -x 849 -y 52
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]} -x 613 -y 31
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0]} -x 702 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]} -x 919 -y 73
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8]} -x 1220 -y 160
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0} -x 649 -y 51
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter_c1} -x 906 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11]} -x 677 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[0]} -x 1096 -y 151
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9]} -x 856 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[13]} -x 687 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 531 -y 127
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27]} -x 953 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7]} -x 1344 -y 106
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11]} -x 786 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/Perif_BUSY_5} -x 765 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]} -x 958 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35]} -x 945 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2} -x 686 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0} -x 789 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 834 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6]} -x 826 -y 81
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]} -x 991 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8]} -x 886 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]} -x 856 -y 61
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19]} -x 953 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[5]} -x 757 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1677 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35]} -x 953 -y 49
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13]} -x 685 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[1]} -x 1100 -y 151
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/counter[1]} -x 909 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14]} -x 803 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4]} -x 952 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16]} -x 930 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16]} -x 921 -y 165
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs} -x 677 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0]} -x 623 -y 25
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Other_Detect} -x 690 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]} -x 943 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[8]} -x 627 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[2]} -x 735 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 506 -y 123
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31]} -x 912 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/counter[16]} -x 748 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1048 -y 247
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u} -x 707 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]} -x 565 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 897 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[8]} -x 1184 -y 172
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12]} -x 844 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[8]} -x 684 -y 43
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]} -x 666 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11]} -x 1069 -y 253
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1063 -y 247
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9]} -x 699 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]} -x 572 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 840 -y 100
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39]} -x 828 -y 49
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_a2[5]} -x 702 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[5]} -x 695 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0} -x 757 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0]} -x 536 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]} -x 878 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1385 -y 114
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13]} -x 719 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 504 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]} -x 668 -y 16
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14]} -x 831 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 830 -y 97
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31]} -x 791 -y 64
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8]} -x 908 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17]} -x 660 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]} -x 956 -y 43
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38]} -x 1462 -y 36
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2]} -x 649 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1]} -x 956 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1]} -x 824 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1867 -y 199
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]} -x 556 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 511 -y 150
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5]} -x 811 -y 64
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2]} -x 763 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]} -x 566 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1]} -x 816 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 985 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7]} -x 654 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5]} -x 1240 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[12]} -x 747 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 809 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15]} -x 691 -y 73
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13]} -x 683 -y 18
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 746 -y 27
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18]} -x 692 -y 49
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]} -x 703 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 2156 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1]} -x 654 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]} -x 952 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[1]} -x 758 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25]} -x 901 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7]} -x 756 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3]} -x 679 -y 73
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[11]} -x 1364 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24]} -x 928 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6} -x 803 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]} -x 850 -y 70
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2} -x 778 -y 57
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58]} -x 807 -y 234
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7]} -x 944 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1071 -y 252
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1} -x 1383 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39]} -x 932 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21]} -x 937 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[10]} -x 721 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 882 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 514 -y 127
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36]} -x 864 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 2155 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13]} -x 913 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12]} -x 678 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1668 -y 123
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9]} -x 720 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1379 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19]} -x 708 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15]} -x 781 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7]} -x 1374 -y 106
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2]} -x 611 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1046 -y 247
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34]} -x 980 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7]} -x 1139 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1564 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[7]} -x 702 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[2]} -x 675 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27]} -x 706 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 914 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7]} -x 835 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1} -x 752 -y 37
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C} -x 894 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 2121 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[11]} -x 729 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7]} -x 650 -y 28
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3]} -x 742 -y 51
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4]} -x 569 -y 28
set_location -inst_name {Controler_0/ADI_SPI_1/sclk} -x 762 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 899 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 509 -y 130
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]} -x 876 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5]} -x 847 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2]} -x 745 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[6]} -x 763 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3]} -x 936 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1} -x 512 -y 127
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]} -x 959 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]} -x 966 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[3]} -x 730 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set} -x 745 -y 124
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10]} -x 660 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19]} -x 633 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13]} -x 726 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]} -x 848 -y 70
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[1]} -x 1103 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_a2[4]} -x 688 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 891 -y 118
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9]} -x 718 -y 24
set_location -inst_name {Controler_0/Command_Decoder_0/counter[14]} -x 746 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0]} -x 684 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 2125 -y 64
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4]} -x 805 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[9]} -x 735 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18} -x 793 -y 33
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34]} -x 618 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 913 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14]} -x 685 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1]} -x 699 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 526 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]} -x 936 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6]} -x 918 -y 48
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[9]} -x 657 -y 7
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]} -x 844 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2} -x 845 -y 99
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]} -x 566 -y 22
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14]} -x 959 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1449 -y 106
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23]} -x 593 -y 16
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2} -x 760 -y 48
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]} -x 653 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10} -x 828 -y 78
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 817 -y 52
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13]} -x 1229 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/Perif_BUSY_4} -x 764 -y 51
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]} -x 704 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1037 -y 247
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1071 -y 256
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9]} -x 765 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 841 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]} -x 981 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7]} -x 560 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16]} -x 840 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57]} -x 513 -y 132
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[9]} -x 871 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1040 -y 247
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0} -x 966 -y 63
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39]} -x 2115 -y 150
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]} -x 715 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10]} -x 1139 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7]} -x 877 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8]} -x 1175 -y 106
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0]} -x 648 -y 24
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[4]} -x 761 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1728 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25} -x 767 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 849 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1338 -y 118
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 773 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1370 -y 115
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18]} -x 692 -y 48
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26]} -x 921 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1]} -x 537 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 808 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8]} -x 1379 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15]} -x 640 -y 28
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]} -x 824 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22]} -x 628 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 888 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10]} -x 922 -y 82
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[11]} -x 683 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34]} -x 685 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 882 -y 91
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[9]} -x 773 -y 61
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11]} -x 1754 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1070 -y 252
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0]} -x 1148 -y 145
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]} -x 874 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7]} -x 895 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[2]} -x 747 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12]} -x 852 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[9]} -x 790 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51]} -x 283 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]} -x 937 -y 61
set_location -inst_name {Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4} -x 1087 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO} -x 785 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[2]} -x 1111 -y 151
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[9]} -x 868 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]} -x 858 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16]} -x 639 -y 27
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2]} -x 611 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[3]} -x 742 -y 33
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1} -x 845 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[8]} -x 658 -y 60
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[29]} -x 677 -y 7
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1]} -x 874 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]} -x 917 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1069 -y 252
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[2]} -x 723 -y 45
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42]} -x 1490 -y 180
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25]} -x 705 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]} -x 782 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 934 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]} -x 786 -y 25
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]} -x 828 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[14]} -x 691 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3]} -x 2051 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11]} -x 1135 -y 166
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]} -x 726 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31]} -x 717 -y 19
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[22]} -x 779 -y 34
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19]} -x 1138 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 893 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3]} -x 650 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6]} -x 714 -y 15
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11]} -x 819 -y 76
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8]} -x 1220 -y 174
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[15]} -x 698 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4]} -x 899 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28]} -x 821 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20]} -x 920 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO} -x 750 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5]} -x 550 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53]} -x 483 -y 174
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]} -x 835 -y 43
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]} -x 709 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 847 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16]} -x 1252 -y 199
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]} -x 549 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6]} -x 1174 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 2108 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3]} -x 674 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1405 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[12]} -x 727 -y 58
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[5]} -x 1086 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0]} -x 1126 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14]} -x 850 -y 207
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[11]} -x 837 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[9]} -x 666 -y 76
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 528 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N} -x 1432 -y 135
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1[3]} -x 1115 -y 150
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]} -x 782 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[6]} -x 727 -y 51
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8]} -x 772 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1018 -y 141
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5]} -x 798 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4]} -x 878 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24]} -x 925 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11]} -x 616 -y 16
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2]} -x 1129 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO} -x 986 -y 141
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2} -x 773 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15]} -x 1144 -y 154
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28]} -x 862 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1364 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1} -x 1082 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9]} -x 910 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31]} -x 824 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO} -x 855 -y 78
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8]} -x 925 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9]} -x 677 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13]} -x 1249 -y 199
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[8]} -x 1361 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]} -x 573 -y 22
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]} -x 994 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 838 -y 36
set_location -inst_name {Controler_0/ADI_SPI_0/sclk} -x 763 -y 43
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[14]} -x 662 -y 7
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12]} -x 783 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]} -x 964 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19]} -x 787 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]} -x 842 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1402 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3]} -x 642 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[11]} -x 649 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18]} -x 1140 -y 151
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6]} -x 716 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]} -x 558 -y 22
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26]} -x 664 -y 24
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[9]} -x 739 -y 54
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]} -x 594 -y 34
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[2]} -x 773 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7]} -x 968 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15]} -x 642 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1305 -y 114
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0]} -x 572 -y 28
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[7]} -x 768 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[4]} -x 647 -y 75
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]} -x 823 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32]} -x 937 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set_RNO} -x 916 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1094 -y 283
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0} -x 648 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8]} -x 1378 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]} -x 671 -y 19
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[28]} -x 676 -y 7
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6]} -x 807 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23]} -x 643 -y 22
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[5]} -x 720 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[10]} -x 745 -y 55
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1} -x 557 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set} -x 840 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10]} -x 856 -y 118
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[6]} -x 720 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1]} -x 528 -y 25
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0]} -x 659 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5]} -x 633 -y 78
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]} -x 774 -y 61
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52]} -x 109 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO} -x 780 -y 42
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[3]} -x 960 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1285 -y 117
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2]} -x 676 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0]} -x 669 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18]} -x 689 -y 25
set_location -inst_name {UART_Protocol_0/mko_0/counter[8]} -x 434 -y 154
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2]} -x 669 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1]} -x 820 -y 76
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[5]} -x 1638 -y 235
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91} -x 1668 -y 117
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14]} -x 664 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1753 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20]} -x 676 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 2106 -y 70
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19]} -x 928 -y 55
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]} -x 828 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 886 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]} -x 854 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30]} -x 645 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6]} -x 766 -y 76
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0} -x 828 -y 84
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33]} -x 2040 -y 159
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0]} -x 678 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6]} -x 655 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 893 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/counter[2]} -x 722 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]} -x 570 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable} -x 683 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23]} -x 673 -y 46
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2]} -x 1576 -y 336
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIMUCN[7]} -x 758 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO} -x 706 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[8]} -x 751 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO} -x 506 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1760 -y 133
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7]} -x 1241 -y 175
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0} -x 660 -y 9
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs} -x 674 -y 78
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12]} -x 842 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid} -x 600 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0]} -x 1153 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/un1_write_signal_1_0} -x 697 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]} -x 932 -y 75
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[23]} -x 792 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12]} -x 804 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0]} -x 789 -y 31
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7]} -x 820 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29]} -x 822 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1568 -y 106
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0]} -x 986 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[0]} -x 768 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1562 -y 106
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2]} -x 600 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[15]} -x 761 -y 54
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53]} -x 307 -y 180
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0]} -x 607 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 887 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[8]} -x 628 -y 78
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31]} -x 711 -y 18
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 979 -y 52
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]} -x 957 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1059 -y 247
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]} -x 883 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1]} -x 682 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9]} -x 829 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3]} -x 800 -y 21
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1]} -x 897 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1]} -x 845 -y 49
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]} -x 998 -y 61
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33]} -x 699 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5]} -x 1093 -y 79
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2]} -x 531 -y 25
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20]} -x 627 -y 16
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10} -x 652 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4]} -x 923 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9]} -x 1068 -y 150
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32]} -x 717 -y 15
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]} -x 729 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31]} -x 863 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 836 -y 52
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22]} -x 388 -y 324
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0]} -x 803 -y 57
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32]} -x 1781 -y 180
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6]} -x 546 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid} -x 962 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ} -x 933 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11]} -x 977 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15]} -x 865 -y 48
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0} -x 667 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28]} -x 784 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26]} -x 667 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[11]} -x 680 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame} -x 823 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[16]} -x 697 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[12]} -x 769 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8]} -x 1076 -y 253
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[3]} -x 801 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19]} -x 682 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0} -x 871 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31]} -x 799 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0]} -x 804 -y 109
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[5]} -x 2008 -y 175
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10]} -x 898 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9]} -x 631 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0]} -x 915 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1758 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12]} -x 922 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2]} -x 742 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1352 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15]} -x 691 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1598 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13]} -x 785 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]} -x 831 -y 58
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8]} -x 653 -y 15
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4]} -x 797 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 2049 -y 144
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]} -x 575 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1092 -y 283
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8]} -x 654 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1079 -y 282
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5]} -x 862 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[5]} -x 642 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0} -x 636 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4]} -x 1072 -y 253
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1561 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable} -x 1137 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9]} -x 1763 -y 127
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 930 -y 69
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2]} -x 760 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26]} -x 862 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22]} -x 674 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17]} -x 665 -y 24
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg[0]} -x 769 -y 58
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]} -x 922 -y 76
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0]} -x 756 -y 63
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i} -x 873 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0]} -x 1164 -y 174
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11]} -x 1245 -y 175
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29]} -x 962 -y 54
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7]} -x 856 -y 49
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6]} -x 906 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8]} -x 691 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 2041 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10]} -x 2113 -y 315
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1110 -y 282
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6]} -x 1674 -y 124
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter[10]} -x 598 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14]} -x 668 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3} -x 658 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3]} -x 966 -y 51
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7]} -x 1134 -y 145
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]} -x 598 -y 34
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6]} -x 911 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4]} -x 511 -y 118
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs} -x 647 -y 69
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[5]} -x 1226 -y 190
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5} -x 600 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6]} -x 920 -y 145
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7]} -x 895 -y 70
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1]} -x 1968 -y 42
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[3]} -x 751 -y 52
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8]} -x 1260 -y 196
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0]} -x 616 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1591 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 993 -y 142
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9]} -x 856 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11]} -x 981 -y 52
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51]} -x 252 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 831 -y 97
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17]} -x 786 -y 63
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]} -x 855 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8} -x 826 -y 54
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[9]} -x 646 -y 199
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541[21]} -x 892 -y 57
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg[3]} -x 563 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1727 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3]} -x 1239 -y 199
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0]} -x 769 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_ADC_Reset_N} -x 775 -y 54
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13]} -x 945 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[11]} -x 678 -y 76
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[7]} -x 833 -y 106
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_5[0]} -x 736 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[11]} -x 726 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4]} -x 838 -y 109
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]} -x 782 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 912 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]} -x 696 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2]} -x 1071 -y 253
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6]} -x 837 -y 51
set_location -inst_name {UART_Protocol_0/mko_0/counter[12]} -x 438 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1350 -y 115
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8]} -x 854 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1571 -y 115
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2]} -x 643 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34]} -x 660 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5]} -x 792 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 957 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16]} -x 833 -y 165
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO} -x 1078 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[26]} -x 795 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27]} -x 609 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[15]} -x 698 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1571 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12]} -x 664 -y 79
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[0]} -x 729 -y 52
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]} -x 714 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14]} -x 1005 -y 157
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[4]} -x 1180 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[1]} -x 722 -y 45
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13]} -x 943 -y 69
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[5]} -x 733 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1} -x 750 -y 124
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19]} -x 957 -y 49
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 734 -y 28
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32]} -x 718 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7[13]} -x 716 -y 69
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12]} -x 1217 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[22]} -x 803 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10]} -x 742 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12]} -x 727 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]} -x 852 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10]} -x 838 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17]} -x 864 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11]} -x 723 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0} -x 960 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2]} -x 986 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO} -x 831 -y 84
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 2163 -y 64
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7]} -x 667 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4]} -x 920 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3]} -x 709 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1542 -y 106
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[13]} -x 782 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15]} -x 674 -y 57
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25]} -x 881 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5]} -x 810 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0} -x 716 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2]} -x 502 -y 127
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[7]} -x 655 -y 7
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1389 -y 124
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3]} -x 675 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12]} -x 859 -y 180
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9]} -x 849 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7]} -x 856 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 991 -y 142
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty} -x 807 -y 49
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10]} -x 838 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 536 -y 126
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8]} -x 793 -y 61
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1566 -y 106
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35]} -x 834 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[6]} -x 1182 -y 172
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1]} -x 677 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 476 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3]} -x 876 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34]} -x 872 -y 55
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter[2]} -x 650 -y 7
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]} -x 711 -y 37
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26]} -x 665 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[4]} -x 695 -y 76
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11]} -x 741 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5]} -x 984 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 767 -y 124
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_2[10]} -x 621 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7]} -x 803 -y 31
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11]} -x 970 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10]} -x 727 -y 70
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1]} -x 794 -y 28
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5]} -x 660 -y 18
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]} -x 818 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]} -x 774 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9]} -x 886 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1404 -y 97
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29]} -x 942 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 2155 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2]} -x 862 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5]} -x 949 -y 63
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3]} -x 656 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8]} -x 793 -y 75
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3]} -x 905 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1386 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37]} -x 920 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10]} -x 854 -y 118
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13]} -x 893 -y 57
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30]} -x 800 -y 55
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5]} -x 614 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10]} -x 783 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7]} -x 437 -y 124
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1} -x 843 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1]} -x 757 -y 82
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[1]} -x 722 -y 33
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37]} -x 661 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8]} -x 651 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 535 -y 126
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 897 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[8]} -x 688 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9]} -x 540 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 873 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]} -x 943 -y 75
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22]} -x 905 -y 58
set_location -inst_name {UART_Protocol_1/mko_0/counter[17]} -x 617 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9]} -x 815 -y 100
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23]} -x 647 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0]} -x 676 -y 73
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 893 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11} -x 902 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 805 -y 60
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5]} -x 849 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16]} -x 1190 -y 175
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2]} -x 867 -y 58
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9]} -x 866 -y 73
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13]} -x 853 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]} -x 940 -y 76
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_9_i_0} -x 747 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIO67S[4]} -x 842 -y 87
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[8]} -x 1080 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 2152 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[7]} -x 738 -y 54
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]} -x 700 -y 52
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11]} -x 760 -y 76
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6]} -x 811 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1810 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11]} -x 2325 -y 34
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16]} -x 679 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9]} -x 1353 -y 118
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25]} -x 902 -y 58
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[4]} -x 729 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0} -x 602 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0} -x 760 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39]} -x 835 -y 49
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7} -x 588 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4]} -x 998 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6]} -x 990 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9} -x 879 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5]} -x 708 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14]} -x 1167 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5]} -x 1638 -y 174
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24]} -x 863 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15]} -x 791 -y 76
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10]} -x 551 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set} -x 1067 -y 247
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 635 -y 25
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7]} -x 952 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[2]} -x 709 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[1]} -x 739 -y 69
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10]} -x 1137 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3]} -x 1075 -y 253
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3]} -x 893 -y 70
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27]} -x 608 -y 18
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[1]} -x 754 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1]} -x 670 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[14]} -x 757 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 864 -y 90
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37]} -x 654 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5]} -x 679 -y 46
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29]} -x 895 -y 58
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31]} -x 803 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1754 -y 126
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]} -x 717 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10]} -x 616 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1588 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[1]} -x 754 -y 75
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[25]} -x 782 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 2042 -y 144
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11]} -x 968 -y 51
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21]} -x 636 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18]} -x 1171 -y 151
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[26]} -x 807 -y 37
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9]} -x 775 -y 21
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 882 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23]} -x 948 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_2[0]} -x 734 -y 48
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1} -x 603 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1557 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17]} -x 688 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5]} -x 898 -y 82
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36]} -x 865 -y 52
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2} -x 562 -y 27
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[16]} -x 785 -y 52
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12]} -x 900 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[7]} -x 653 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[12]} -x 734 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1763 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 2120 -y 69
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7]} -x 935 -y 76
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0]} -x 676 -y 64
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21]} -x 1261 -y 261
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9]} -x 2171 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6]} -x 559 -y 19
set_location -inst_name {Controler_0/Command_Decoder_0/counter[15]} -x 747 -y 61
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r} -x 918 -y 76
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12]} -x 625 -y 81
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6]} -x 921 -y 57
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17]} -x 773 -y 82
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]} -x 613 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39]} -x 629 -y 19
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10]} -x 548 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[10]} -x 691 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 2121 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[11]} -x 752 -y 55
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 737 -y 28
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[22]} -x 791 -y 52
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11]} -x 701 -y 19
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 772 -y 46
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle} -x 903 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6]} -x 672 -y 100
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO} -x 726 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2]} -x 1228 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1585 -y 114
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12]} -x 823 -y 81
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]} -x 950 -y 78
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIEHJ6[12]} -x 632 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 869 -y 55
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10]} -x 563 -y 19
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37]} -x 972 -y 48
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4]} -x 1208 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG} -x 2124 -y 69
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14} -x 656 -y 30
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6]} -x 829 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[13]} -x 648 -y 75
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[13]} -x 1112 -y 151
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 814 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3]} -x 1092 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3} -x 650 -y 51
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1]} -x 602 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4]} -x 1494 -y 183
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2]} -x 804 -y 63
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5]} -x 574 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[6]} -x 721 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1550 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2]} -x 2050 -y 124
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11]} -x 1716 -y 144
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_u} -x 849 -y 45
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35]} -x 1780 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[0]} -x 735 -y 43
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8]} -x 1129 -y 150
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1]} -x 590 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6]} -x 762 -y 73
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2} -x 775 -y 57
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13]} -x 993 -y 159
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 2159 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[13]} -x 675 -y 75
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49]} -x 470 -y 123
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[12]} -x 1109 -y 151
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24]} -x 509 -y 300
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22]} -x 810 -y 60
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2} -x 675 -y 18
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6]} -x 636 -y 82
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3]} -x 618 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 533 -y 127
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[7]} -x 880 -y 82
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38]} -x 671 -y 24
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]} -x 950 -y 43
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]} -x 985 -y 55
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17]} -x 1251 -y 175
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2]} -x 858 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8]} -x 942 -y 52
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 794 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1034 -y 244
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24]} -x 654 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb} -x 728 -y 43
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17]} -x 842 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5]} -x 814 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1068 -y 252
set_location -inst_name {UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17]} -x 877 -y 54
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0]} -x 615 -y 33
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8} -x 871 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0]} -x 656 -y 15
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3]} -x 607 -y 28
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4]} -x 691 -y 18
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]} -x 780 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i} -x 758 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[7]} -x 1090 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1730 -y 124
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341} -x 629 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37]} -x 2033 -y 165
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0]} -x 827 -y 88
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38]} -x 947 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 894 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1201 -y 184
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 538 -y 126
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2} -x 792 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[14]} -x 663 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0} -x 745 -y 24
set_location -inst_name {UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28]} -x 908 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[9]} -x 1094 -y 154
set_location -inst_name {UART_Protocol_1/mko_0/counter[16]} -x 616 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1375 -y 117
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[7]} -x 744 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNO[4]} -x 796 -y 48
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5]} -x 833 -y 55
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2]} -x 795 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1298 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5]} -x 1377 -y 118
set_location -inst_name {UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[19]} -x 956 -y 48
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[11]} -x 873 -y 109
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16]} -x 800 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[12]} -x 793 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[0]} -x 661 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1386 -y 114
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35]} -x 945 -y 49
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_0_[10]} -x 869 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7]} -x 1044 -y 112
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26]} -x 819 -y 79
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0]} -x 769 -y 28
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2]} -x 798 -y 61
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6]} -x 852 -y 57
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1755 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15} -x 813 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[0]} -x 656 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1} -x 706 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO} -x 1672 -y 117
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9]} -x 555 -y 30
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL} -x 906 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9]} -x 716 -y 25
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22]} -x 913 -y 64
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 812 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0]} -x 913 -y 45
set_location -inst_name {UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18]} -x 798 -y 57
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33]} -x 912 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER} -x 684 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data_RNIAMTD2[2]} -x 652 -y 72
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21} -x 1488 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42} -x 1272 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17} -x 1272 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11} -x 1632 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27} -x 1164 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37} -x 1968 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37} -x 2400 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55} -x 144 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56} -x 396 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1236 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17} -x 984 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37} -x 2256 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18} -x 732 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25} -x 216 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42} -x 1308 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2} -x 1752 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32} -x 2184 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1092 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19} -x 1236 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38} -x 1416 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37} -x 1860 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8} -x 1896 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48} -x 72 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1} -x 1932 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1200 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37} -x 2220 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6} -x 2256 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 768 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7} -x 1704 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48} -x 216 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40} -x 2292 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23} -x 1236 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26} -x 912 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3} -x 2112 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39} -x 2148 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0} -x 1824 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5} -x 1524 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49} -x 180 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11} -x 1668 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5} -x 1560 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8} -x 1752 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25} -x 36 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5} -x 1632 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43} -x 1968 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48} -x 288 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55} -x 396 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18} -x 696 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24} -x 624 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7} -x 1632 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34} -x 1416 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4} -x 1632 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6} -x 2112 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58} -x 660 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7} -x 1788 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43} -x 1752 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1} -x 2004 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43} -x 1932 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55} -x 432 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1488 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18} -x 768 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10} -x 2112 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43} -x 1596 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 804 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38} -x 1488 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18} -x 876 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35} -x 2364 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41} -x 2256 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16} -x 1416 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5} -x 1308 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16} -x 1488 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1632 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52} -x 288 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 696 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33} -x 2364 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38} -x 1380 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4} -x 1788 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 732 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52} -x 0 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6} -x 1896 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1092 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43} -x 1704 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1} -x 1968 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38} -x 1452 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16} -x 1020 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33} -x 1896 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1668 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0} -x 2148 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56} -x 624 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0} -x 2040 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26} -x 1020 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51} -x 288 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2} -x 1860 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1416 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6} -x 1932 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1524 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38} -x 1308 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1164 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5} -x 1416 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4} -x 2040 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10} -x 1932 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20} -x 804 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5} -x 1524 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55} -x 432 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27} -x 1056 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23} -x 1308 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36} -x 1416 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56} -x 696 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9} -x 2148 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10} -x 2004 -y 314
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0} -x 804 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22} -x 324 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33} -x 1752 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53} -x 180 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2} -x 1968 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9} -x 2220 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52} -x 0 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40} -x 2148 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22} -x 252 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9} -x 2220 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7} -x 1596 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26} -x 948 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3} -x 2220 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40} -x 2220 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52} -x 324 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36} -x 1488 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1} -x 2436 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32} -x 2220 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23} -x 1272 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36} -x 1380 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20} -x 504 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43} -x 1668 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 876 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59} -x 732 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54} -x 624 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11} -x 1704 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55} -x 396 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0} -x 1932 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52} -x 432 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33} -x 1704 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0} -x 1968 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36} -x 1488 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40} -x 2220 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59} -x 468 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49} -x 144 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 2256 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 876 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19} -x 948 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43} -x 1560 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 768 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8} -x 1788 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40} -x 2148 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 396 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38} -x 1272 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21} -x 1380 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41} -x 1860 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7} -x 2076 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23} -x 1236 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56} -x 396 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58} -x 876 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11} -x 1560 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9} -x 2112 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58} -x 840 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39} -x 2184 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25} -x 36 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57} -x 504 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53} -x 0 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10} -x 2328 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42} -x 1416 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0} -x 1824 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50} -x 252 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59} -x 588 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27} -x 840 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10} -x 2400 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20} -x 912 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59} -x 624 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41} -x 1896 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35} -x 2076 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55} -x 432 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5} -x 1668 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 540 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9} -x 2076 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9} -x 2112 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22} -x 360 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36} -x 1524 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18} -x 876 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1020 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37} -x 2328 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7} -x 1860 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27} -x 1272 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4} -x 2076 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 2184 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8} -x 1788 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59} -x 432 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19} -x 876 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8} -x 1824 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32} -x 2436 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57} -x 732 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57} -x 624 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58} -x 876 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25} -x 468 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53} -x 432 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20} -x 588 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1} -x 1932 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1} -x 2436 -y 68
set_location -inst_name {Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0} -x 1236 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5} -x 1704 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6} -x 1860 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17} -x 1092 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9} -x 2112 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59} -x 504 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57} -x 396 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4} -x 1752 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22} -x 396 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54} -x 36 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35} -x 2184 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 360 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 948 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41} -x 2436 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25} -x 144 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51} -x 504 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24} -x 432 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18} -x 732 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17} -x 1128 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26} -x 984 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19} -x 1164 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36} -x 1488 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54} -x 660 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 2400 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16} -x 1164 -y 368
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0} -x 696 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34} -x 1596 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23} -x 1272 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19} -x 1128 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 768 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1596 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33} -x 2004 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17} -x 1416 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2} -x 1632 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48} -x 36 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58} -x 804 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 732 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43} -x 1788 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1128 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54} -x 540 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27} -x 1056 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3} -x 2220 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5} -x 1560 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49} -x 252 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21} -x 1308 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49} -x 144 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34} -x 1380 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 876 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59} -x 660 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55} -x 324 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49} -x 468 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6} -x 2004 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4} -x 1788 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1} -x 1860 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58} -x 876 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37} -x 2436 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2} -x 1560 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6} -x 1968 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38} -x 1416 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 912 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57} -x 732 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50} -x 252 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2} -x 1932 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4} -x 1788 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36} -x 1452 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18} -x 660 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42} -x 1488 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58} -x 660 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50} -x 360 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4} -x 1860 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53} -x 360 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50} -x 288 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21} -x 1308 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1} -x 1968 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39} -x 2220 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18} -x 948 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19} -x 1092 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1056 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3} -x 1932 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20} -x 948 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53} -x 36 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6} -x 2040 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1596 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1092 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43} -x 1752 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10} -x 2148 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53} -x 324 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1308 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43} -x 1596 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6} -x 2004 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8} -x 1704 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34} -x 1632 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25} -x 324 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24} -x 432 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26} -x 984 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50} -x 108 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59} -x 768 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51} -x 324 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35} -x 2256 -y 233
set_location -inst_name {Controler_0/REGISTERS_0/memory_memory_0_0} -x 660 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1524 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52} -x 216 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5} -x 1596 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23} -x 1236 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9} -x 2292 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1164 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22} -x 72 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1272 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26} -x 876 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10} -x 2184 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58} -x 840 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0} -x 2040 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 840 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34} -x 1308 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32} -x 2292 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35} -x 2364 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53} -x 360 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48} -x 72 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42} -x 1452 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4} -x 1668 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20} -x 624 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51} -x 540 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40} -x 2364 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1128 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51} -x 216 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40} -x 2112 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1380 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10} -x 2328 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50} -x 144 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49} -x 72 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8} -x 1704 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20} -x 840 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16} -x 1056 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18} -x 984 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18} -x 912 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40} -x 2040 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17} -x 1416 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36} -x 1632 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1092 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16} -x 1092 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25} -x 432 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6} -x 1968 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27} -x 804 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11} -x 1596 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35} -x 2328 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48} -x 180 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1056 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10} -x 2076 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7} -x 1452 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48} -x 144 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19} -x 1092 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19} -x 984 -y 149
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1} -x 948 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43} -x 1896 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49} -x 180 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2} -x 1824 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24} -x 360 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36} -x 1452 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10} -x 2040 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3} -x 2004 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51} -x 360 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48} -x 216 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42} -x 1416 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23} -x 1020 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35} -x 2076 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6} -x 2004 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27} -x 948 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43} -x 2040 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4} -x 1704 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41} -x 2076 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3} -x 2364 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55} -x 468 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11} -x 1560 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59} -x 432 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6} -x 2040 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17} -x 1308 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1092 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50} -x 180 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43} -x 1896 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21} -x 1416 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38} -x 1488 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58} -x 768 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11} -x 1596 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9} -x 2256 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41} -x 2328 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59} -x 624 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37} -x 1896 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50} -x 0 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11} -x 1596 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39} -x 2004 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59} -x 540 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2} -x 1488 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56} -x 696 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22} -x 144 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10} -x 1968 -y 314
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0} -x 948 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1344 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3} -x 2364 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21} -x 1200 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25} -x 252 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26} -x 912 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41} -x 1896 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0} -x 1896 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11} -x 1788 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51} -x 468 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53} -x 0 -y 179
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0} -x 696 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23} -x 1164 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36} -x 1560 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48} -x 180 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34} -x 1524 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9} -x 2256 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24} -x 540 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38} -x 1164 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34} -x 1560 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33} -x 2328 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8} -x 1752 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23} -x 1308 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6} -x 2148 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49} -x 432 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1668 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22} -x 108 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5} -x 1668 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56} -x 840 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20} -x 876 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4} -x 1668 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0} -x 2004 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52} -x 468 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34} -x 1560 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39} -x 2112 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1164 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57} -x 588 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16} -x 1236 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18} -x 732 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34} -x 1488 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4} -x 1704 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53} -x 468 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40} -x 2436 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11} -x 1668 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42} -x 1488 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24} -x 396 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7} -x 2076 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34} -x 1560 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9} -x 2148 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50} -x 216 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2} -x 1452 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 696 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10} -x 2076 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10} -x 2004 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26} -x 1128 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57} -x 540 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58} -x 804 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35} -x 2436 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40} -x 2436 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27} -x 1020 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48} -x 252 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16} -x 1380 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1164 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 504 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59} -x 504 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49} -x 252 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54} -x 288 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19} -x 948 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55} -x 144 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 2400 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49} -x 216 -y 122
set_location -inst_name {Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0} -x 1200 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 984 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 2328 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16} -x 1020 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20} -x 660 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20} -x 948 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55} -x 108 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7} -x 1896 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32} -x 2256 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19} -x 984 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3} -x 2184 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21} -x 1524 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36} -x 1416 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27} -x 1020 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25} -x 540 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 432 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52} -x 108 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8} -x 1668 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33} -x 1788 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50} -x 144 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24} -x 504 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0} -x 1788 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52} -x 324 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25} -x 252 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33} -x 1896 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35} -x 2148 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40} -x 2364 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41} -x 2004 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 984 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24} -x 468 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41} -x 2364 -y 95
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1} -x 696 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49} -x 108 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35} -x 2292 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58} -x 1056 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50} -x 180 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23} -x 1344 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55} -x 504 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1} -x 2040 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41} -x 2076 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20} -x 540 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9} -x 2184 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33} -x 1788 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38} -x 1236 -y 41
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0} -x 876 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24} -x 696 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40} -x 2256 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58} -x 804 -y 260
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1} -x 840 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52} -x 588 -y 122
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1} -x 624 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5} -x 1668 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11} -x 1632 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11} -x 1788 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48} -x 108 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53} -x 252 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57} -x 696 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0} -x 1860 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21} -x 1380 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39} -x 2040 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1236 -y 95
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0} -x 660 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35} -x 2256 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52} -x 396 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1} -x 2040 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41} -x 1932 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8} -x 1824 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24} -x 288 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8} -x 1668 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11} -x 1752 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49} -x 288 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20} -x 840 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1200 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11} -x 1704 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20} -x 624 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53} -x 216 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9} -x 2148 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35} -x 2328 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1560 -y 95
set_location -inst_name {Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0} -x 1200 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37} -x 2076 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5} -x 1632 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21} -x 1272 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51} -x 144 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2} -x 1524 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57} -x 660 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1560 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57} -x 588 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3} -x 1860 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22} -x 216 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56} -x 840 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35} -x 2292 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51} -x 588 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 2148 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50} -x 0 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54} -x 588 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1200 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42} -x 1344 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23} -x 1308 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3} -x 2220 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52} -x 144 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56} -x 768 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 396 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 804 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56} -x 588 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3} -x 1968 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48} -x 288 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8} -x 1704 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17} -x 1452 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35} -x 2436 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3} -x 2148 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21} -x 1344 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5} -x 1344 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16} -x 1128 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48} -x 216 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21} -x 1452 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49} -x 216 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1} -x 2364 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41} -x 2364 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 2364 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32} -x 2400 -y 287
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1} -x 588 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34} -x 1416 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57} -x 588 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49} -x 72 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42} -x 1380 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32} -x 2400 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39} -x 1968 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54} -x 624 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 540 -y 122
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0} -x 540 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10} -x 2256 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54} -x 72 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 2220 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17} -x 1164 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34} -x 1344 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22} -x 324 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0} -x 1752 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26} -x 1200 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42} -x 1272 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50} -x 36 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27} -x 768 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26} -x 948 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1632 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17} -x 1452 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 360 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58} -x 1020 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2} -x 1824 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16} -x 1380 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1} -x 1824 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23} -x 1056 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17} -x 1056 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20} -x 696 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34} -x 1524 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39} -x 2292 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4} -x 1752 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27} -x 1056 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54} -x 180 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36} -x 1344 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56} -x 324 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57} -x 660 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40} -x 2076 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51} -x 0 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54} -x 504 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33} -x 1824 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53} -x 36 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4} -x 1596 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43} -x 2004 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54} -x 624 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9} -x 2184 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50} -x 360 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3} -x 2184 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21} -x 1272 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11} -x 1824 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48} -x 108 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59} -x 732 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25} -x 180 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51} -x 504 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43} -x 1932 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37} -x 2400 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1} -x 2256 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3} -x 2112 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56} -x 732 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17} -x 1344 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1} -x 2400 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9} -x 2076 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42} -x 1308 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24} -x 540 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39} -x 2040 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24} -x 504 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54} -x 288 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33} -x 1860 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1164 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3} -x 2256 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7} -x 1752 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32} -x 2292 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40} -x 2184 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48} -x 324 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42} -x 1452 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21} -x 1200 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18} -x 768 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40} -x 2112 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33} -x 1860 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54} -x 624 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25} -x 180 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1308 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26} -x 984 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0} -x 1824 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1092 -y 95
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1} -x 912 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34} -x 1596 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48} -x 324 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58} -x 804 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41} -x 1860 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7} -x 2220 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23} -x 1200 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18} -x 912 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7} -x 1788 -y 68
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1} -x 732 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19} -x 984 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59} -x 540 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1128 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22} -x 0 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38} -x 1344 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25} -x 324 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35} -x 2220 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22} -x 288 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26} -x 948 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32} -x 2184 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52} -x 108 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1128 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26} -x 1164 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39} -x 2328 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32} -x 2364 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58} -x 840 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1272 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37} -x 2004 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42} -x 1380 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 840 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23} -x 1344 -y 314
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0} -x 732 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19} -x 912 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18} -x 840 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6} -x 2328 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59} -x 696 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16} -x 1056 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59} -x 768 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37} -x 1932 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22} -x 108 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26} -x 1020 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42} -x 1344 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22} -x 360 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19} -x 876 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17} -x 1200 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17} -x 984 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42} -x 1452 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32} -x 2292 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27} -x 1020 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 984 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41} -x 1824 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51} -x 468 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8} -x 1788 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37} -x 2400 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39} -x 1932 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16} -x 1020 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32} -x 2292 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55} -x 360 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41} -x 2112 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6} -x 1932 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2} -x 1596 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0} -x 2256 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2} -x 1560 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51} -x 72 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18} -x 768 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2} -x 1632 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1128 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8} -x 1752 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32} -x 2400 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 948 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1} -x 1896 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11} -x 1668 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55} -x 396 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1272 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40} -x 2328 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52} -x 540 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19} -x 1236 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27} -x 1020 -y 95
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0} -x 912 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57} -x 660 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8} -x 1824 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3} -x 1896 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39} -x 1968 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4} -x 1704 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17} -x 1200 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25} -x 696 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24} -x 504 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36} -x 1524 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37} -x 1932 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32} -x 2436 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57} -x 540 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38} -x 1452 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56} -x 660 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52} -x 180 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56} -x 624 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33} -x 2292 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21} -x 1236 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0} -x 2112 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39} -x 2004 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22} -x 396 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53} -x 288 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7} -x 1752 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38} -x 1272 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39} -x 2184 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53} -x 72 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27} -x 1092 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25} -x 288 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49} -x 360 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0} -x 1860 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24} -x 468 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 660 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50} -x 0 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1128 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27} -x 768 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 468 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16} -x 1488 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20} -x 588 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25} -x 432 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33} -x 1968 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1380 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38} -x 1056 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51} -x 180 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49} -x 396 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24} -x 468 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 2292 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 2184 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37} -x 2040 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56} -x 468 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55} -x 252 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7} -x 1632 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56} -x 588 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34} -x 1344 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37} -x 2040 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54} -x 660 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 432 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50} -x 72 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8} -x 1704 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53} -x 36 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7} -x 1752 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 588 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19} -x 912 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38} -x 1452 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1488 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39} -x 1968 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10} -x 2148 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18} -x 804 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19} -x 912 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16} -x 1524 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 2364 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22} -x 360 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 912 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20} -x 804 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24} -x 588 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2} -x 1524 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4} -x 1896 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1308 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32} -x 2220 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1344 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57} -x 504 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39} -x 2112 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26} -x 912 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42} -x 1380 -y 149
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0} -x 804 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34} -x 1524 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56} -x 804 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58} -x 732 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36} -x 1596 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27} -x 1164 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17} -x 1128 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23} -x 1236 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52} -x 36 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 468 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41} -x 2400 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10} -x 2076 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43} -x 1824 -y 206
set_location -inst_name {Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0} -x 1128 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35} -x 2328 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22} -x 396 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57} -x 696 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53} -x 108 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5} -x 1632 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1236 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51} -x 216 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2} -x 1560 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9} -x 2292 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23} -x 1092 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6} -x 1860 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55} -x 252 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 2292 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21} -x 1272 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55} -x 324 -y 68
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1} -x 768 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5} -x 1704 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26} -x 1200 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38} -x 1380 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54} -x 624 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36} -x 1452 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36} -x 1524 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21} -x 1380 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1056 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1} -x 1824 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16} -x 1344 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54} -x 36 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33} -x 2184 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33} -x 2148 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51} -x 252 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7} -x 1668 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32} -x 2112 -y 260
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy} -x 948 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0} -x 1188 -y 183
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0} -x 868 -y 60
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_s_891} -x 1080 -y 150
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4[8]} -x 972 -y 69
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3} -x 876 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0} -x 1284 -y 114
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]} -x 1235 -y 198
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0} -x 677 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 876 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894} -x 1262 -y 192
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1} -x 588 -y 33
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3} -x 865 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J} -x 1553 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC} -x 1587 -y 114
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1} -x 856 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD} -x 984 -y 60
set_location -inst_name {Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0} -x 1149 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1338 -y 90
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0} -x 948 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 2136 -y 72
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN} -x 768 -y 27
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]} -x 948 -y 42
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F} -x 972 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1287 -y 117
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK} -x 753 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892} -x 1212 -y 159
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL} -x 912 -y 78
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]} -x 831 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028} -x 828 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1538 -y 105
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK} -x 600 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]} -x 840 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0} -x 1560 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1191 -y 180
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD} -x 732 -y 27
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91} -x 852 -y 60
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026} -x 648 -y 6
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0} -x 2104 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0} -x 758 -y 123
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0} -x 888 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_1334} -x 720 -y 36
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91} -x 960 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1} -x 755 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1392 -y 96
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 816 -y 54
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_s_890} -x 1176 -y 171
set_location -inst_name {UART_Protocol_0/mko_0/counter_5_cry_0_0} -x 426 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 528 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I} -x 842 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0} -x 816 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_s_1_1335} -x 729 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0} -x 816 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1560 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]} -x 651 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD} -x 792 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0} -x 888 -y 81
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD} -x 564 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD} -x 840 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332} -x 672 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333} -x 636 -y 51
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0} -x 780 -y 27
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]} -x 768 -y 51
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71} -x 816 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0} -x 1023 -y 243
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026} -x 588 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0} -x 924 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77} -x 888 -y 51
set_location -inst_name {UART_Protocol_1/mko_0/counter_5_cry_0_0} -x 600 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889} -x 1176 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy} -x 696 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 846 -y 126
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy} -x 768 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]} -x 1152 -y 150
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]} -x 780 -y 36
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]} -x 600 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0} -x 1146 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 504 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0} -x 1161 -y 105
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 846 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE} -x 2138 -y 69
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN} -x 552 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0} -x 828 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0} -x 804 -y 99
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED} -x 792 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0} -x 864 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331} -x 660 -y 54
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0} -x 792 -y 24
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77} -x 804 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0} -x 756 -y 78
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893} -x 1234 -y 174
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy} -x 876 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A} -x 989 -y 141
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy} -x 552 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0} -x 1718 -y 123
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027} -x 612 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888} -x 912 -y 81
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0} -x 831 -y 78
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0} -x 756 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 516 -y 117
set_location -inst_name {Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0} -x 1129 -y 153
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895} -x 1127 -y 144
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028} -x 984 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M} -x 1348 -y 114
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2} -x 1239 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 888 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0} -x 675 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1071 -y 273
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0} -x 876 -y 78
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF} -x 936 -y 78
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy} -x 660 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0} -x 1158 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]} -x 756 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1719 -y 126
set_location -inst_name {Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897} -x 862 -y 78
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2} -x 1167 -y 108
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]} -x 637 -y 15
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy} -x 723 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 885 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0} -x 840 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]} -x 780 -y 45
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 828 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1368 -y 114
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]} -x 708 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0} -x 511 -y 123
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2[8]} -x 960 -y 69
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027} -x 768 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 873 -y 90
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F} -x 827 -y 60
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM} -x 819 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1080 -y 282
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 2154 -y 63
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2} -x 1356 -y 105
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0} -x 843 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330} -x 675 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0} -x 972 -y 60
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA} -x 519 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1563 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 804 -y 42
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0} -x 588 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI} -x 1044 -y 246
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3} -x 792 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 860 -y 117
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0} -x 540 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1} -x 1107 -y 153
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 696 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1332 -y 117
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3} -x 829 -y 105
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1329} -x 732 -y 60
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 900 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 2112 -y 63
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 888 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]} -x 675 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer_s_896} -x 1092 -y 159
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1020 -y 246
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy} -x 768 -y 45
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27]} -x 1024 -y 150
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35]} -x 2273 -y 255
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22]} -x 396 -y 291
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33]} -x 1875 -y 180
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49]} -x 267 -y 150
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21]} -x 1203 -y 261
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20]} -x 843 -y 336
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2]} -x 1719 -y 336
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43]} -x 1688 -y 261
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54]} -x 558 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59]} -x 615 -y 234
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55]} -x 435 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37]} -x 2007 -y 174
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0]} -x 1872 -y 282
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3]} -x 2055 -y 315
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56]} -x 612 -y 234
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32]} -x 2268 -y 255
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1]} -x 1970 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42]} -x 1459 -y 198
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41]} -x 2103 -y 138
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40]} -x 2179 -y 180
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18]} -x 840 -y 336
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux} -x 876 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16]} -x 1131 -y 336
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48]} -x 219 -y 228
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19]} -x 948 -y 168
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9]} -x 2112 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58]} -x 830 -y 228
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4]} -x 1716 -y 336
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52]} -x 338 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8]} -x 1753 -y 60
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53]} -x 288 -y 192
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51]} -x 439 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6]} -x 1968 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17]} -x 1128 -y 336
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5]} -x 1637 -y 234
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50]} -x 216 -y 228
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26]} -x 958 -y 234
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux} -x 756 -y 57
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11]} -x 1632 -y 234
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10]} -x 2053 -y 315
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7]} -x 1755 -y 60
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24]} -x 505 -y 300
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38]} -x 1459 -y 57
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57]} -x 645 -y 198
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25]} -x 483 -y 300
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36]} -x 1488 -y 180
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23]} -x 1206 -y 282
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34]} -x 1452 -y 57
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39]} -x 2014 -y 153
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0} -x 780 -y 47
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1} -x 792 -y 47
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2} -x 804 -y 47
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0} -x 768 -y 53
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1} -x 780 -y 53
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2} -x 792 -y 53
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_1334_CC_0} -x 720 -y 38
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0} -x 780 -y 38
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1} -x 792 -y 38
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2} -x 804 -y 38
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0} -x 756 -y 35
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1} -x 768 -y 35
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2} -x 780 -y 35
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_0} -x 729 -y 35
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1329_CC_0} -x 732 -y 62
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1329_CC_1} -x 744 -y 62
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1329_CC_2} -x 756 -y 62
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0} -x 732 -y 29
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0} -x 708 -y 35
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 696 -y 35
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0} -x 816 -y 47
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0} -x 768 -y 44
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0} -x 768 -y 47
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0} -x 651 -y 80
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1} -x 660 -y 80
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0} -x 675 -y 74
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1} -x 684 -y 74
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0} -x 675 -y 65
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1} -x 684 -y 65
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0} -x 660 -y 56
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1} -x 672 -y 56
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0} -x 675 -y 62
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1} -x 684 -y 62
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0} -x 677 -y 56
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1} -x 684 -y 56
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0} -x 636 -y 53
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0} -x 672 -y 44
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889_CC_0} -x 1176 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_s_891_CC_0} -x 1080 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer_s_896_CC_0} -x 1092 -y 161
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_0} -x 1176 -y 173
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_1} -x 1188 -y 173
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0} -x 1235 -y 200
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1} -x 1236 -y 200
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0} -x 1152 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1} -x 1164 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0} -x 1149 -y 155
set_location -inst_name {Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1} -x 1152 -y 155
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0} -x 1107 -y 155
set_location -inst_name {Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0} -x 1129 -y 155
set_location -inst_name {Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1} -x 1140 -y 155
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0} -x 912 -y 80
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0} -x 936 -y 80
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4[8]_CC_0} -x 972 -y 71
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2[8]_CC_0} -x 960 -y 71
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888_CC_0} -x 912 -y 83
set_location -inst_name {Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0} -x 924 -y 80
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_0} -x 1234 -y 176
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_1} -x 1236 -y 176
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892_CC_0} -x 1212 -y 161
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_0} -x 1127 -y 146
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_1} -x 1128 -y 146
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_0} -x 1262 -y 194
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_1} -x 1272 -y 194
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0} -x 1718 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1} -x 1728 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0} -x 1553 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1} -x 1560 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1392 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1404 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1338 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1344 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1719 -y 128
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1728 -y 128
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0} -x 1023 -y 245
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1} -x 1032 -y 245
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0} -x 1044 -y 248
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1} -x 1056 -y 248
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1080 -y 284
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1092 -y 284
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1071 -y 275
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1080 -y 275
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1020 -y 248
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1032 -y 248
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0} -x 2104 -y 71
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1} -x 2112 -y 71
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0} -x 2138 -y 71
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1} -x 2148 -y 71
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 2112 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 2124 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 2154 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 2160 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 2136 -y 74
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 2148 -y 74
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0} -x 511 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1} -x 516 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0} -x 519 -y 128
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1} -x 528 -y 128
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 516 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 528 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 504 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 516 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 528 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 540 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 876 -y 80
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 888 -y 80
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 816 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 828 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1146 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1152 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 804 -y 101
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 816 -y 101
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0} -x 1560 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1} -x 1572 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0} -x 1587 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1} -x 1596 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1560 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1572 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1538 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1548 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1563 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1572 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0} -x 1188 -y 185
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1} -x 1200 -y 185
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0} -x 989 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1} -x 996 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 873 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 876 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 888 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 900 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1191 -y 182
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1200 -y 182
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0} -x 1284 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1} -x 1296 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0} -x 1348 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1} -x 1356 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1332 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1344 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1368 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1380 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1287 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1296 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0} -x 758 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1} -x 768 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0} -x 842 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1} -x 852 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 860 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 864 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 885 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 888 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 846 -y 128
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 852 -y 128
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1158 -y 101
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1164 -y 101
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 888 -y 83
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 900 -y 83
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1161 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1164 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 864 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 876 -y 107
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3_CC_0} -x 829 -y 107
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2_CC_0} -x 1356 -y 107
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3_CC_0} -x 792 -y 101
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2_CC_0} -x 1239 -y 101
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3_CC_0} -x 876 -y 83
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2_CC_0} -x 1167 -y 110
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3_CC_0} -x 865 -y 110
set_location -inst_name {Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897_CC_0} -x 862 -y 80
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0} -x 843 -y 92
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1} -x 852 -y 92
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0} -x 819 -y 98
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1} -x 828 -y 98
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0} -x 723 -y 98
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1} -x 732 -y 98
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0} -x 696 -y 98
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1} -x 708 -y 98
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 846 -y 89
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 852 -y 89
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0} -x 831 -y 83
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1} -x 840 -y 83
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2} -x 852 -y 83
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0} -x 756 -y 74
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1} -x 768 -y 74
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2} -x 780 -y 74
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0} -x 756 -y 80
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1} -x 768 -y 80
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2} -x 780 -y 80
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_0} -x 755 -y 83
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_1} -x 756 -y 83
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_2} -x 768 -y 83
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0} -x 792 -y 80
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1} -x 804 -y 80
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2} -x 816 -y 80
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0} -x 828 -y 74
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1} -x 840 -y 74
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0} -x 831 -y 80
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1} -x 840 -y 80
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0} -x 564 -y 26
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0} -x 600 -y 26
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0} -x 552 -y 20
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0} -x 600 -y 17
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0} -x 552 -y 17
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0} -x 612 -y 26
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0} -x 588 -y 26
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0} -x 540 -y 20
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0} -x 840 -y 65
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0} -x 827 -y 62
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0} -x 852 -y 62
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0} -x 840 -y 71
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0} -x 876 -y 65
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0} -x 828 -y 56
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0} -x 840 -y 62
set_location -inst_name {UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0} -x 868 -y 62
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0} -x 816 -y 53
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0} -x 804 -y 53
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 828 -y 38
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 804 -y 44
set_location -inst_name {UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 816 -y 56
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0} -x 588 -y 35
set_location -inst_name {UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1} -x 600 -y 35
set_location -inst_name {UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0} -x 426 -y 155
set_location -inst_name {UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1} -x 432 -y 155
set_location -inst_name {UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2} -x 444 -y 155
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_0} -x 588 -y 53
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_1} -x 600 -y 53
set_location -inst_name {UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_2} -x 612 -y 53
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0} -x 792 -y 29
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0} -x 753 -y 26
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0} -x 768 -y 29
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0} -x 637 -y 17
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0} -x 660 -y 17
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0} -x 768 -y 26
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0} -x 792 -y 26
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0} -x 780 -y 29
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0} -x 984 -y 62
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0} -x 972 -y 65
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0} -x 960 -y 62
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0} -x 948 -y 44
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0} -x 948 -y 56
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0} -x 984 -y 65
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0} -x 972 -y 62
set_location -inst_name {UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0} -x 948 -y 62
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0} -x 888 -y 56
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0} -x 888 -y 53
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 888 -y 38
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 876 -y 44
set_location -inst_name {UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 900 -y 56
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0} -x 856 -y 74
set_location -inst_name {UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1} -x 864 -y 74
set_location -inst_name {UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0} -x 600 -y 71
set_location -inst_name {UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1} -x 612 -y 71
set_location -inst_name {UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2} -x 624 -y 71
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_0} -x 648 -y 8
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_1} -x 660 -y 8
set_location -inst_name {UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_2} -x 672 -y 8
