$date
	Fri Dec  7 22:16:12 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module td $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clock $end
$var reg 1 $ d $end
$scope module test $end
$var wire 1 # clock $end
$var wire 1 $ d $end
$var reg 1 " nq $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#5
1$
#10
0"
1!
1#
#20
0#
#30
1"
0!
1#
0$
#40
0#
#50
1#
#60
0#
#70
1#
#75
1$
#80
0#
#90
0"
1!
1#
#100
0#
#110
1#
#120
0#
#130
1"
0!
1#
0$
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#192
1$
#200
0#
#210
0"
1!
1#
#220
0#
#230
1#
#240
0#
#250
1#
#255
0$
#260
0#
#270
1"
0!
1#
#280
0#
#290
1#
#300
0#
#310
1#
#320
0#
#330
0"
1!
1#
1$
#340
0#
#350
1#
#360
0#
#370
1#
#380
0#
#390
1#
#400
0#
#410
1#
#415
0$
#420
0#
#430
1"
0!
1#
#440
0#
#450
1#
#460
0#
#470
1#
#480
0#
#490
1#
#500
0#
#510
1#
#515
