library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

entity S1_Decoder is
    Port 
	 ( 
		CLOCK			: IN STD_LOGIC; -- 3 clocks within a 8.4mhz cycle
		INSTRUCTION	: IN STD_LOGIC_VECTOR(7 downto 0)
		
	 );

end S1_Decoder;

architecture Behavioral of S1_Decoder is 

------------ Signal Declarations ------------

	
------------ Start of Design ------------
begin

	DECODE: process(CLOCK)
	begin
		if rising_edge(CLOCK) then
			case Instruction(7 downto 4) is
				when "0000" =>
					case Instruction(3 downto 0) is
						when "0000" => -- 0x00 = NOP
							
						when "0001" => -- 0x01 = LD, BC, d16
							
						when "0010" => -- 0x02 = LD (BC), A
						
						when "0011" => -- 0x03 = INC BC
						
						when "0100" => -- 0x04 = INC B
						
						when "0101" => -- 0x05 = DEC B
						
						when "0110" => -- 0x06 = LD B, d8
						
						when "0111" => -- 0x07 = RLCA
						
						when "1000" => -- 0x08 = LD (a16), SP
						
						when "1001" => -- 0x09 = ADD HL, BC
						
						when "1010" => -- 0x0A = LD A, (BC)
							
						when "1011" => -- 0x0B = DEC BC
						
						when "1100" => -- 0x0C = INC C
						
						when "1101" => -- 0x0D = DEC C
						
						when "1110" => -- 0x0E = LD C, d8
						
						when "1111" => -- 0x0F = RRCA
						
					end case;
				when "0001" =>
				
				when "0010" =>
				
				when "0011" =>
				
				when "0100" =>
				
				when "0101" =>
				
				when "0110" =>
				
				when "0111" =>
				
				when "1000" =>
				
				when "1001" =>
				
				when "1010" =>
					
				when "1011" =>
				
				when "1100" =>
				
				when "1101" =>
				
				when "1110" =>
				
				when "1111" =>
			end case;
		end if;
	end process;


end Structural; 