# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do PARTE_C_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/FFD.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FFD
# -- Compiling architecture behavioral of FFD
# vcom -93 -work work {C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/FULL_ADDER.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FULL_ADDER
# -- Compiling architecture behavioral of FULL_ADDER
# vcom -93 -work work {C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/V_FLAG.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity V_FLAG
# -- Compiling architecture behavioral of V_FLAG
# 
# vcom -93 -work work {C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/PARTE_C.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PARTE_C
# -- Compiling architecture bdf_type of PARTE_C
# ** Error: C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/PARTE_C.vhd(115): (vcom-1035) Formal port "CLOCK" has OPEN or no actual associated with it.
# 
# ** Error: C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/PARTE_C.vhd(120): (vcom-1035) Formal port "CLOCK" has OPEN or no actual associated with it.
# 
# ** Error: C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/PARTE_C.vhd(125): (vcom-1035) Formal port "CLOCK" has OPEN or no actual associated with it.
# 
# ** Error: C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/PARTE_C.vhd(130): (vcom-1035) Formal port "CLOCK" has OPEN or no actual associated with it.
# 
# ** Error: C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/PARTE_C.vhd(256): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./PARTE_C_run_msim_rtl_vhdl.do line 12
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/marco/Desktop/Rivas_LAB_2/PARTE_C/PARTE_C.vhd}"
