{"files":[{"patch":"@@ -1275,1 +1275,0 @@\n-  INSN(vfcvt_f_xu_v,     0b1010111, 0b001, 0b00010, 0b010010);\n@@ -1277,1 +1276,0 @@\n-  INSN(vfcvt_rtz_xu_f_v, 0b1010111, 0b001, 0b00110, 0b010010);\n@@ -1281,1 +1279,0 @@\n-  INSN(vfwcvt_f_xu_v,     0b1010111, 0b001, 0b01010, 0b010010);\n@@ -1284,1 +1281,0 @@\n-  INSN(vfwcvt_rtz_xu_f_v, 0b1010111, 0b001, 0b01110, 0b010010);\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":0,"deletions":4,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -3215,1 +3215,1 @@\n-instruct vcvtUBtoX_extend(vReg dst, vReg src) %{\n+instruct vcvtUBtoX(vReg dst, vReg src) %{\n@@ -3244,1 +3244,1 @@\n-instruct vcvtStoX_extend(vReg dst, vReg src) %{\n+instruct vcvtStoX(vReg dst, vReg src) %{\n@@ -3249,1 +3249,1 @@\n-  format %{ \"vcvtStoX_extend $dst, $src\" %}\n+  format %{ \"vcvtStoX $dst, $src\" %}\n@@ -3258,1 +3258,1 @@\n-instruct vcvtStoX_fp_extend(vReg dst, vReg src) %{\n+instruct vcvtStoX_fp(vReg dst, vReg src) %{\n@@ -3263,1 +3263,1 @@\n-  format %{ \"vcvtStoX_fp_extend $dst, $src\" %}\n+  format %{ \"vcvtStoX_fp $dst, $src\" %}\n@@ -3277,1 +3277,1 @@\n-instruct vcvtUStoX_extend(vReg dst, vReg src) %{\n+instruct vcvtUStoX(vReg dst, vReg src) %{\n@@ -3282,1 +3282,1 @@\n-  format %{ \"vcvtUStoX_extend $dst, $src\" %}\n+  format %{ \"vcvtUStoX $dst, $src\" %}\n@@ -3319,1 +3319,1 @@\n-instruct vcvtUItoL_extend(vReg dst, vReg src) %{\n+instruct vcvtUItoL(vReg dst, vReg src) %{\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"}]}