// Seed: 3463641527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  assign id_2 = id_3 << 1;
  assign id_4 = id_7;
  wire id_8;
  wire id_9, id_10, id_11, id_12;
  id_13(
      .id_0(id_5)
  );
  wire id_14 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    .id_6(id_4),
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_4;
  module_0(
      id_3, id_1, id_3, id_6, id_3
  );
endmodule
