/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:10 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DFE_FEDEC_H__
#define BCHP_DFE_FEDEC_H__

/***************************************************************************
 *DFE_FEDEC
 ***************************************************************************/
#define BCHP_DFE_FEDEC_FE_DC_CONTROL             0x133c800 /* [RW] FE_DC_CONTROL */
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_2     0x133c804 /* [RW] FE_DC_NORMALIZED_IF_2 */
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_1     0x133c808 /* [RW] FE_DC_NORMALIZED_IF_1 */
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_0     0x133c80c /* [RW] FE_DC_NORMALIZED_IF_0 */
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_MSB       0x133c810 /* [RO] FE_DC_CO_STATUS_MSB */
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_LSB       0x133c814 /* [RO] FE_DC_CO_STATUS_LSB */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_MSB        0x133c818 /* [RW] FE_DC_BW_COEFF_MSB */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_LSB        0x133c81c /* [RW] FE_DC_BW_COEFF_LSB */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR       0x133c820 /* [RW] FE_DC_BW_COEFF_ADDR */
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_2 0x133c824 /* [RW] FE_DC_VIDEO_CARRIER_FREQ_2 */
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_1 0x133c828 /* [RW] FE_DC_VIDEO_CARRIER_FREQ_1 */
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_0 0x133c82c /* [RW] FE_DC_VIDEO_CARRIER_FREQ_0 */
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL           0x133c830 /* [RW] FE_IAGC_CONTROL */
#define BCHP_DFE_FEDEC_FE_IAGC_TARGET_POWER      0x133c834 /* [RW] FE_IAGC_TARGET_POWER */
#define BCHP_DFE_FEDEC_FE_IAGC_K1_MSB            0x133c83c /* [RW] FE_IAGC_K1_MSB */
#define BCHP_DFE_FEDEC_FE_IAGC_K1_LSB            0x133c840 /* [RW] FE_IAGC_K1_LSB */
#define BCHP_DFE_FEDEC_FE_IAGC_K2_MSB            0x133c844 /* [RW] FE_IAGC_K2_MSB */
#define BCHP_DFE_FEDEC_FE_IAGC_K2_LSB            0x133c848 /* [RW] FE_IAGC_K2_LSB */
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER          0x133c84c /* [RW] FE_IAGC_ENHANCER */
#define BCHP_DFE_FEDEC_FE_IAGC_INPUT_MIN         0x133c850 /* [RO] FE_IAGC_INPUT_MIN */
#define BCHP_DFE_FEDEC_FE_IAGC_INPUT_MAX         0x133c854 /* [RO] FE_IAGC_INPUT_MAX */
#define BCHP_DFE_FEDEC_FE_IAGC_OUTPUT_MIN        0x133c858 /* [RO] FE_IAGC_OUTPUT_MIN */
#define BCHP_DFE_FEDEC_FE_IAGC_OUTPUT_MAX        0x133c85c /* [RO] FE_IAGC_OUTPUT_MAX */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_MSB 0x133c87c /* [RW] FE_VIDEO_NOTCH_BPF_POLE_I_MSB */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_LSB 0x133c880 /* [RW] FE_VIDEO_NOTCH_BPF_POLE_I_LSB */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_MSB 0x133c884 /* [RW] FE_VIDEO_NOTCH_BPF_POLE_Q_MSB */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_LSB 0x133c888 /* [RW] FE_VIDEO_NOTCH_BPF_POLE_Q_LSB */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_MSB 0x133c88c /* [RW] FE_VIDEO_NOTCH_BPF_GAIN_MSB */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_LSB 0x133c890 /* [RW] FE_VIDEO_NOTCH_BPF_GAIN_LSB */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_DUR_SHIFT  0x133c894 /* [RW] FE_VIDEO_NOTCH_DUR_SHIFT */
#define BCHP_DFE_FEDEC_FE_VIDEO_COCHANNEL_DUR    0x133c898 /* [RO] FE_VIDEO_COCHANNEL_DUR */
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL         0x133c89c /* [RW] FE_TIMING_CONTROL */
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_BPF_LEAK 0x133c8b0 /* [RW] FE_TIMING_BANDEDGE_BPF_LEAK */
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL 0x133c8b4 /* [RW] FE_TIMING_BANDEDGE_CONTROL */
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL 0x133c8b8 /* [RW] FE_TIMING_LOOP_STATE_CONTROL */
#define BCHP_DFE_FEDEC_FE_TIMING_K1_MSB          0x133c8bc /* [RW] FE_TIMING_K1_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_K1_LSB          0x133c8c0 /* [RW] FE_TIMING_K1_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_MSB          0x133c8c4 /* [RW] FE_TIMING_K2_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_LSB          0x133c8c8 /* [RW] FE_TIMING_K2_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_5      0x133c8cc /* [RW] FE_TIMING_RATE_NOM_5 */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_4      0x133c8d0 /* [RW] FE_TIMING_RATE_NOM_4 */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_3      0x133c8d4 /* [RW] FE_TIMING_RATE_NOM_3 */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_2      0x133c8d8 /* [RW] FE_TIMING_RATE_NOM_2 */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_1      0x133c8dc /* [RW] FE_TIMING_RATE_NOM_1 */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_0      0x133c8e0 /* [RW] FE_TIMING_RATE_NOM_0 */
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_3 0x133c8e4 /* [RW] FE_TIMING_BAUD_RATE_OFF_3 */
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_2 0x133c8e8 /* [RW] FE_TIMING_BAUD_RATE_OFF_2 */
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_1 0x133c8ec /* [RW] FE_TIMING_BAUD_RATE_OFF_1 */
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_0 0x133c8f0 /* [RW] FE_TIMING_BAUD_RATE_OFF_0 */
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB      0x133c8f8 /* [RO] FE_TIMING_NEG_PWR_DB */
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB      0x133c8fc /* [RO] FE_TIMING_POS_PWR_DB */
#define BCHP_DFE_FEDEC_FE_TIMING_AVG_FREQ_OFF_MSB 0x133c900 /* [RO] FE_TIMING_AVG_FREQ_OFF_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_AVG_FREQ_OFF_LSB 0x133c904 /* [RO] FE_TIMING_AVG_FREQ_OFF_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL          0x133c908 /* [RW] FE_PILOT_CONTROL */
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_MSB     0x133c90c /* [RW] FE_PILOT_LPF_GAIN_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_LSB     0x133c910 /* [RW] FE_PILOT_LPF_GAIN_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_K1_MSB           0x133c914 /* [RW] FE_PILOT_K1_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_K1_LSB           0x133c918 /* [RW] FE_PILOT_K1_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_K2_MSB           0x133c91c /* [RW] FE_PILOT_K2_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_K2_LSB           0x133c920 /* [RW] FE_PILOT_K2_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQ_RESET_COUNT 0x133c924 /* [RW] FE_PILOT_FREQ_RESET_COUNT */
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_MSB          0x133c928 /* [RO] FE_PILOT_AMP_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_LSB          0x133c92c /* [RO] FE_PILOT_AMP_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_3 0x133c930 /* [RW] FE_PILOT_FREQUENCY_OFFSET_3 */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_2 0x133c934 /* [RW] FE_PILOT_FREQUENCY_OFFSET_2 */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_1 0x133c938 /* [RW] FE_PILOT_FREQUENCY_OFFSET_1 */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_0 0x133c93c /* [RW] FE_PILOT_FREQUENCY_OFFSET_0 */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_2     0x133c940 /* [RO] FE_PILOT_FQ_OFF_MAX_2 */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_1     0x133c944 /* [RO] FE_PILOT_FQ_OFF_MAX_1 */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_0     0x133c948 /* [RO] FE_PILOT_FQ_OFF_MAX_0 */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_2     0x133c94c /* [RO] FE_PILOT_FQ_OFF_MIN_2 */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_1     0x133c950 /* [RO] FE_PILOT_FQ_OFF_MIN_1 */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_0     0x133c954 /* [RO] FE_PILOT_FQ_OFF_MIN_0 */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTART_MSB 0x133c958 /* [RW] FE_PILOT_FSWEEP_FSTART_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTART_LSB 0x133c95c /* [RW] FE_PILOT_FSWEEP_FSTART_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTOP_MSB 0x133c960 /* [RW] FE_PILOT_FSWEEP_FSTOP_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTOP_LSB 0x133c964 /* [RW] FE_PILOT_FSWEEP_FSTOP_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FDELTA_MSB 0x133c968 /* [RW] FE_PILOT_FSWEEP_FDELTA_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FDELTA_LSB 0x133c96c /* [RW] FE_PILOT_FSWEEP_FDELTA_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL   0x133c970 /* [RW] FE_PILOT_FSWEEP_CONTROL */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_WRAP_COUNT 0x133c974 /* [RW] FE_PILOT_FSWEEP_WRAP_COUNT */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1 0x133c978 /* [RW] FE_PILOT_LOCK_DETECTOR_CONTROL1 */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2 0x133c97c /* [RW] FE_PILOT_LOCK_DETECTOR_CONTROL2 */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_LOSSLOCK_COUNT 0x133c980 /* [RO] FE_PILOT_LOCK_LOSSLOCK_COUNT */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_SM 0x133c984 /* [RO] FE_PILOT_LOCK_DETECTOR_SM */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_PM 0x133c988 /* [RO] FE_PILOT_LOCK_DETECTOR_PM */
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K1_MSB      0x133c98c /* [RW] FE_PILOT_VLPF_K1_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K1_LSB      0x133c990 /* [RW] FE_PILOT_VLPF_K1_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K2_MSB      0x133c994 /* [RW] FE_PILOT_VLPF_K2_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K2_LSB      0x133c998 /* [RW] FE_PILOT_VLPF_K2_LSB */
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL            0x133c99c /* [RW] FE_PSD_CONTROL */
#define BCHP_DFE_FEDEC_FE_PSD_START_BIN          0x133c9a0 /* [RW] FE_PSD_START_BIN */
#define BCHP_DFE_FEDEC_FE_PSD_STOP_BIN           0x133c9a4 /* [RW] FE_PSD_STOP_BIN */
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS           0x133c9a8 /* [RW] FE_PSD_SETTINGS */
#define BCHP_DFE_FEDEC_FE_TESTMUX_MODE           0x133c9b0 /* [RW] FE_TESTMUX_MODE */
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL     0x133c9b4 /* [RW] FE_PWR_METRIC_CONTROL */
#define BCHP_DFE_FEDEC_FE_IMPULSE_MIN_SAMPLES_AFTER_IMPULSE 0x133c9cc /* [RW] FE_IMPULSE_MIN_SAMPLES_AFTER_IMPULSE */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NUM_SAMPLES_IMPULSE_DETECTION 0x133c9d0 /* [RW] FE_IMPULSE_NUM_SAMPLES_IMPULSE_DETECTION */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD1_MSB 0x133c9d4 /* [RW] FE_IMPULSE_POWER_THRESHOLD1_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD1_LSB 0x133c9d8 /* [RW] FE_IMPULSE_POWER_THRESHOLD1_LSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD2_MSB 0x133c9dc /* [RW] FE_IMPULSE_POWER_THRESHOLD2_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD2_LSB 0x133c9e0 /* [RW] FE_IMPULSE_POWER_THRESHOLD2_LSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD1_MSB 0x133c9e4 /* [RW] FE_IMPULSE_POWER_DETECTION_THRESHOLD1_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD1_LSB 0x133c9e8 /* [RW] FE_IMPULSE_POWER_DETECTION_THRESHOLD1_LSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD2_MSB 0x133c9ec /* [RW] FE_IMPULSE_POWER_DETECTION_THRESHOLD2_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD2_LSB 0x133c9f0 /* [RW] FE_IMPULSE_POWER_DETECTION_THRESHOLD2_LSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_CLIP_LEVEL 0x133c9f4 /* [RW] FE_IMPULSE_NOISE_CLIP_LEVEL */
#define BCHP_DFE_FEDEC_FE_IMPULSE_MIN_NUM_SAMPLES_FOR_IMPULSE 0x133c9f8 /* [RW] FE_IMPULSE_MIN_NUM_SAMPLES_FOR_IMPULSE */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_SCALER   0x133c9fc /* [RW] FE_IMPULSE_NOISE_SCALER */
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTION_ADAPT_THRESHOLD 0x133ca00 /* [RW] FE_IMPULSE_DETECTION_ADAPT_THRESHOLD */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_OBSERVE_INTERVAL_MSB 0x133ca04 /* [RW] FE_IMPULSE_NOISE_OBSERVE_INTERVAL_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_OBSERVE_INTERVAL_LSB 0x133ca08 /* [RW] FE_IMPULSE_NOISE_OBSERVE_INTERVAL_LSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS   0x133ca0c /* [RW] FE_IMPULSE_CONTROL_BITS */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA1         0x133ca10 /* [RW] FE_IMPULSE_ALPHA1 */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA2         0x133ca14 /* [RW] FE_IMPULSE_ALPHA2 */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA3         0x133ca18 /* [RW] FE_IMPULSE_ALPHA3 */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA4         0x133ca1c /* [RW] FE_IMPULSE_ALPHA4 */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE1_MSB 0x133ca20 /* [RW] FE_IMPULSE_ALPHA_CYCLE1_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE1_LSB 0x133ca24 /* [RW] FE_IMPULSE_ALPHA_CYCLE1_LSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE2_MSB 0x133ca28 /* [RW] FE_IMPULSE_ALPHA_CYCLE2_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE2_LSB 0x133ca2c /* [RW] FE_IMPULSE_ALPHA_CYCLE2_LSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTOR_READY_CYCLE_MSB 0x133ca30 /* [RW] FE_IMPULSE_DETECTOR_READY_CYCLE_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTOR_READY_CYCLE_LSB 0x133ca34 /* [RW] FE_IMPULSE_DETECTOR_READY_CYCLE_LSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISECOUNT_MSB 0x133ca38 /* [RO] FE_IMPULSE_NOISECOUNT_MSB */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISECOUNT_LSB 0x133ca3c /* [RO] FE_IMPULSE_NOISECOUNT_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL 0x133ca40 /* [RW] FE_TIMING_ADAPTIVE_CONTROL */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_3 0x133ca44 /* [RW] FE_TIMING_K2_NEG_THRESH_3 */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_2 0x133ca48 /* [RW] FE_TIMING_K2_NEG_THRESH_2 */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_1 0x133ca4c /* [RW] FE_TIMING_K2_NEG_THRESH_1 */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_0 0x133ca50 /* [RW] FE_TIMING_K2_NEG_THRESH_0 */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEGSLOPE_MSB 0x133ca54 /* [RW] FE_TIMING_K2_NEGSLOPE_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEGSLOPE_LSB 0x133ca58 /* [RW] FE_TIMING_K2_NEGSLOPE_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_3 0x133ca5c /* [RW] FE_TIMING_K2_POS_THRESH_3 */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_2 0x133ca60 /* [RW] FE_TIMING_K2_POS_THRESH_2 */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_1 0x133ca64 /* [RW] FE_TIMING_K2_POS_THRESH_1 */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_0 0x133ca68 /* [RW] FE_TIMING_K2_POS_THRESH_0 */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POSSLOPE_MSB 0x133ca6c /* [RW] FE_TIMING_K2_POSSLOPE_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POSSLOPE_LSB 0x133ca70 /* [RW] FE_TIMING_K2_POSSLOPE_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_SWEEP_OFFSET_MSB 0x133ca74 /* [RW] FE_TIMING_SWEEP_OFFSET_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_SWEEP_OFFSET_LSB 0x133ca78 /* [RW] FE_TIMING_SWEEP_OFFSET_LSB */
#define BCHP_DFE_FEDEC_FE_UPSAMPLER_CONTROL      0x133ca80 /* [RW] FE_UPSAMPLER_CONTROL */
#define BCHP_DFE_FEDEC_FE_CTRL0_MSB              0x133ca84 /* [RW] FE_CTRL0_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL0_LSB              0x133ca88 /* [RW] FE_CTRL0_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL1_MSB              0x133ca8c /* [RW] FE_CTRL1_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB              0x133ca90 /* [RW] FE_CTRL1_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL2_MSB              0x133ca94 /* [RW] FE_CTRL2_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL2_LSB              0x133ca98 /* [RW] FE_CTRL2_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL3_MSB              0x133ca9c /* [RW] FE_CTRL3_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB              0x133caa0 /* [RW] FE_CTRL3_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL4_MSB              0x133caa4 /* [RW] FE_CTRL4_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB              0x133caa8 /* [RW] FE_CTRL4_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL5_MSB              0x133caac /* [RW] FE_CTRL5_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL5_LSB              0x133cab0 /* [RW] FE_CTRL5_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL6_MSB              0x133cab4 /* [RW] FE_CTRL6_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL6_LSB              0x133cab8 /* [RW] FE_CTRL6_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL7_MSB              0x133cabc /* [RW] FE_CTRL7_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL7_LSB              0x133cac0 /* [RW] FE_CTRL7_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL8_MSB              0x133cac4 /* [RW] FE_CTRL8_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL8_LSB              0x133cac8 /* [RW] FE_CTRL8_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL9_MSB              0x133cacc /* [RW] FE_CTRL9_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL9_LSB              0x133cad0 /* [RW] FE_CTRL9_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL10_MSB             0x133cad4 /* [RW] FE_CTRL10_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL10_LSB             0x133cad8 /* [RW] FE_CTRL10_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL11_MSB             0x133cadc /* [RW] FE_CTRL11_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL11_LSB             0x133cae0 /* [RW] FE_CTRL11_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL12_MSB             0x133cae4 /* [RW] FE_CTRL12_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL12_LSB             0x133cae8 /* [RW] FE_CTRL12_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL13_MSB             0x133caec /* [RW] FE_CTRL13_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL13_LSB             0x133caf0 /* [RW] FE_CTRL13_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL14_MSB             0x133caf4 /* [RW] FE_CTRL14_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL14_LSB             0x133caf8 /* [RW] FE_CTRL14_LSB */
#define BCHP_DFE_FEDEC_FE_CTRL15_MSB             0x133cafc /* [RW] FE_CTRL15_MSB */
#define BCHP_DFE_FEDEC_FE_CTRL15_LSB             0x133cb00 /* [RW] FE_CTRL15_LSB */
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_MSB          0x133cb04 /* [RW] FE_IAGC_GAIN_MSB */
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_LSB          0x133cb08 /* [RW] FE_IAGC_GAIN_LSB */
#define BCHP_DFE_FEDEC_FE_FIFO_MODE              0x133cb0c /* [RW] FE_FIFO_MODE */
#define BCHP_DFE_FEDEC_FE_MODULATION_STANDARD    0x133cb10 /* [RW] FE_MODULATION_STANDARD */
#define BCHP_DFE_FEDEC_FE_QAM_MODE               0x133cb14 /* [RW] FE_QAM_MODE */
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_EXT_MSB 0x133cb18 /* [RW] FE_TIMING_POS_PWR_DB_EXT_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_EXT_LSB 0x133cb1c /* [RW] FE_TIMING_POS_PWR_DB_EXT_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_EXT_MSB 0x133cb20 /* [RW] FE_TIMING_NEG_PWR_DB_EXT_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_EXT_LSB 0x133cb24 /* [RW] FE_TIMING_NEG_PWR_DB_EXT_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQLB_MSB       0x133cb28 /* [RW] FE_PILOT_FREQLB_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQLB_LSB       0x133cb2c /* [RW] FE_PILOT_FREQLB_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUB_MSB       0x133cb30 /* [RW] FE_PILOT_FREQUB_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUB_LSB       0x133cb34 /* [RW] FE_PILOT_FREQUB_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_MSB     0x133cb38 /* [RO] FE_PILOT_AGC_GAIN_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_LSB     0x133cb3c /* [RO] FE_PILOT_AGC_GAIN_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_MSB    0x133cb40 /* [RO] FE_PILOT_AGC_DELTA_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_LSB    0x133cb44 /* [RO] FE_PILOT_AGC_DELTA_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL      0x133cb48 /* [RW] FE_PILOT_AGC_CONTROL */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_CONTROL 0x133cb4c /* [RW] FE_PILOT_AGC_GAIN_CONTROL */
#define BCHP_DFE_FEDEC_FE_PILOT_PHASEDETECTOR_CONTROL 0x133cb50 /* [RW] FE_PILOT_PHASEDETECTOR_CONTROL */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_2   0x133cb54 /* [RW] FE_TIMING_PHASE_ERROR_2 */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_1   0x133cb58 /* [RW] FE_TIMING_PHASE_ERROR_1 */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_0   0x133cb5c /* [RW] FE_TIMING_PHASE_ERROR_0 */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_MSB    0x133cb60 /* [RW] FE_TIMING_THRESH_3_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_LSB    0x133cb64 /* [RW] FE_TIMING_THRESH_3_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_MSB    0x133cb68 /* [RW] FE_TIMING_THRESH_2_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_LSB    0x133cb6c /* [RW] FE_TIMING_THRESH_2_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_MSB    0x133cb70 /* [RW] FE_TIMING_THRESH_1_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_LSB    0x133cb74 /* [RW] FE_TIMING_THRESH_1_LSB */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_MSB    0x133cb78 /* [RW] FE_TIMING_THRESH_0_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_LSB    0x133cb7c /* [RW] FE_TIMING_THRESH_0_LSB */
#define BCHP_DFE_FEDEC_FE_QUANT_SEL              0x133cb80 /* [RW] FE_QUANT_SEL */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_4 0x133cb84 /* [RO] FE_TIMING_LINEAR_OFFSET_4 */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_3 0x133cb88 /* [RO] FE_TIMING_LINEAR_OFFSET_3 */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_2 0x133cb8c /* [RO] FE_TIMING_LINEAR_OFFSET_2 */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_1 0x133cb90 /* [RO] FE_TIMING_LINEAR_OFFSET_1 */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_0 0x133cb94 /* [RO] FE_TIMING_LINEAR_OFFSET_0 */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ACCUMULATOR_MSB 0x133cb98 /* [RO] FE_TIMING_PHASE_ACCUMULATOR_MSB */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ACCUMULATOR_LSB 0x133cb9c /* [RO] FE_TIMING_PHASE_ACCUMULATOR_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_PHASE_ERROR_MSB  0x133cba0 /* [RO] FE_PILOT_PHASE_ERROR_MSB */
#define BCHP_DFE_FEDEC_FE_PILOT_PHASE_ERROR_LSB  0x133cba4 /* [RO] FE_PILOT_PHASE_ERROR_LSB */
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_3  0x133cba8 /* [RO] FE_PILOT_LINEAR_OFFSET_3 */
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_2  0x133cbac /* [RO] FE_PILOT_LINEAR_OFFSET_2 */
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_1  0x133cbb0 /* [RO] FE_PILOT_LINEAR_OFFSET_1 */
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_0  0x133cbb4 /* [RO] FE_PILOT_LINEAR_OFFSET_0 */
#define BCHP_DFE_FEDEC_FE_PILOT_RESET_CONTROL    0x133cbb8 /* [WO] FE_PILOT_RESET_CONTROL */

/***************************************************************************
 *FE_DC_CONTROL - FE_DC_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_CONTROL :: reserved0 [07:04] */
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_reserved0_MASK                0xf0
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_reserved0_SHIFT               4

/* DFE_FEDEC :: FE_DC_CONTROL :: clear_coarse_offset [03:03] */
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_clear_coarse_offset_MASK      0x08
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_clear_coarse_offset_SHIFT     3
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_clear_coarse_offset_DEFAULT   0x00

/* DFE_FEDEC :: FE_DC_CONTROL :: if_frequency_reset [02:02] */
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_if_frequency_reset_MASK       0x04
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_if_frequency_reset_SHIFT      2
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_if_frequency_reset_DEFAULT    0x00

/* DFE_FEDEC :: FE_DC_CONTROL :: neg_passback_freq [01:01] */
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_neg_passback_freq_MASK        0x02
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_neg_passback_freq_SHIFT       1
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_neg_passback_freq_DEFAULT     0x00

/* DFE_FEDEC :: FE_DC_CONTROL :: conjugate_brickwall_out [00:00] */
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_conjugate_brickwall_out_MASK  0x01
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_conjugate_brickwall_out_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_CONTROL_conjugate_brickwall_out_DEFAULT 0x00

/***************************************************************************
 *FE_DC_NORMALIZED_IF_2 - FE_DC_NORMALIZED_IF_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_NORMALIZED_IF_2 :: dc_normalized_if_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_2_dc_normalized_if_2_MASK 0xff
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_2_dc_normalized_if_2_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_2_dc_normalized_if_2_DEFAULT 0xc0

/***************************************************************************
 *FE_DC_NORMALIZED_IF_1 - FE_DC_NORMALIZED_IF_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_NORMALIZED_IF_1 :: dc_normalized_if_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_1_dc_normalized_if_1_MASK 0xff
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_1_dc_normalized_if_1_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_1_dc_normalized_if_1_DEFAULT 0x0d

/***************************************************************************
 *FE_DC_NORMALIZED_IF_0 - FE_DC_NORMALIZED_IF_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_NORMALIZED_IF_0 :: dc_normalized_if_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_0_dc_normalized_if_0_MASK 0xff
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_0_dc_normalized_if_0_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_NORMALIZED_IF_0_dc_normalized_if_0_DEFAULT 0x09

/***************************************************************************
 *FE_DC_CO_STATUS_MSB - FE_DC_CO_STATUS_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_CO_STATUS_MSB :: reserved0 [07:06] */
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_MSB_reserved0_MASK          0xc0
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_MSB_reserved0_SHIFT         6

/* DFE_FEDEC :: FE_DC_CO_STATUS_MSB :: dc_coarseoffset_status_msb [05:00] */
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_MSB_dc_coarseoffset_status_msb_MASK 0x3f
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_MSB_dc_coarseoffset_status_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_MSB_dc_coarseoffset_status_msb_DEFAULT 0x00

/***************************************************************************
 *FE_DC_CO_STATUS_LSB - FE_DC_CO_STATUS_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_CO_STATUS_LSB :: dc_coarseoffset_status_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_LSB_dc_coarseoffset_status_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_LSB_dc_coarseoffset_status_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_CO_STATUS_LSB_dc_coarseoffset_status_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_DC_BW_COEFF_MSB - FE_DC_BW_COEFF_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_BW_COEFF_MSB :: reserved0 [07:06] */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_MSB_reserved0_MASK           0xc0
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_MSB_reserved0_SHIFT          6

/* DFE_FEDEC :: FE_DC_BW_COEFF_MSB :: dc_bw_coeff_msb [05:00] */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_MSB_dc_bw_coeff_msb_MASK     0x3f
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_MSB_dc_bw_coeff_msb_SHIFT    0
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_MSB_dc_bw_coeff_msb_DEFAULT  0x00

/***************************************************************************
 *FE_DC_BW_COEFF_LSB - FE_DC_BW_COEFF_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_BW_COEFF_LSB :: dc_bw_coeff_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_LSB_dc_bw_coeff_lsb_MASK     0xff
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_LSB_dc_bw_coeff_lsb_SHIFT    0
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_LSB_dc_bw_coeff_lsb_DEFAULT  0x00

/***************************************************************************
 *FE_DC_BW_COEFF_ADDR - FE_DC_BW_COEFF_ADDR
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_BW_COEFF_ADDR :: dc_bw_coeff_wren [07:07] */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR_dc_bw_coeff_wren_MASK   0x80
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR_dc_bw_coeff_wren_SHIFT  7
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR_dc_bw_coeff_wren_DEFAULT 0x00

/* DFE_FEDEC :: FE_DC_BW_COEFF_ADDR :: reserved0 [06:06] */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR_reserved0_MASK          0x40
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR_reserved0_SHIFT         6

/* DFE_FEDEC :: FE_DC_BW_COEFF_ADDR :: dc_bw_coeff_addr [05:00] */
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR_dc_bw_coeff_addr_MASK   0x3f
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR_dc_bw_coeff_addr_SHIFT  0
#define BCHP_DFE_FEDEC_FE_DC_BW_COEFF_ADDR_dc_bw_coeff_addr_DEFAULT 0x00

/***************************************************************************
 *FE_DC_VIDEO_CARRIER_FREQ_2 - FE_DC_VIDEO_CARRIER_FREQ_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_VIDEO_CARRIER_FREQ_2 :: dc_video_carr_freq_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_2_dc_video_carr_freq_2_MASK 0xff
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_2_dc_video_carr_freq_2_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_2_dc_video_carr_freq_2_DEFAULT 0x21

/***************************************************************************
 *FE_DC_VIDEO_CARRIER_FREQ_1 - FE_DC_VIDEO_CARRIER_FREQ_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_VIDEO_CARRIER_FREQ_1 :: dc_video_carr_freq_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_1_dc_video_carr_freq_1_MASK 0xff
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_1_dc_video_carr_freq_1_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_1_dc_video_carr_freq_1_DEFAULT 0x1f

/***************************************************************************
 *FE_DC_VIDEO_CARRIER_FREQ_0 - FE_DC_VIDEO_CARRIER_FREQ_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_DC_VIDEO_CARRIER_FREQ_0 :: dc_video_carr_freq_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_0_dc_video_carr_freq_0_MASK 0xff
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_0_dc_video_carr_freq_0_SHIFT 0
#define BCHP_DFE_FEDEC_FE_DC_VIDEO_CARRIER_FREQ_0_dc_video_carr_freq_0_DEFAULT 0xb4

/***************************************************************************
 *FE_IAGC_CONTROL - FE_IAGC_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_CONTROL :: reserved0 [07:02] */
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL_reserved0_MASK              0xfc
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL_reserved0_SHIFT             2

/* DFE_FEDEC :: FE_IAGC_CONTROL :: iagc_bypass [01:01] */
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL_iagc_bypass_MASK            0x02
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL_iagc_bypass_SHIFT           1
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL_iagc_bypass_DEFAULT         0x00

/* DFE_FEDEC :: FE_IAGC_CONTROL :: iagc_shutoff [00:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL_iagc_shutoff_MASK           0x01
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL_iagc_shutoff_SHIFT          0
#define BCHP_DFE_FEDEC_FE_IAGC_CONTROL_iagc_shutoff_DEFAULT        0x00

/***************************************************************************
 *FE_IAGC_TARGET_POWER - FE_IAGC_TARGET_POWER
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_TARGET_POWER :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_IAGC_TARGET_POWER_reserved0_MASK         0x80
#define BCHP_DFE_FEDEC_FE_IAGC_TARGET_POWER_reserved0_SHIFT        7

/* DFE_FEDEC :: FE_IAGC_TARGET_POWER :: iagc_target_power [06:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_TARGET_POWER_iagc_target_power_MASK 0x7f
#define BCHP_DFE_FEDEC_FE_IAGC_TARGET_POWER_iagc_target_power_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IAGC_TARGET_POWER_iagc_target_power_DEFAULT 0x40

/***************************************************************************
 *FE_IAGC_K1_MSB - FE_IAGC_K1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_K1_MSB :: iagc_k1_mantissa_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_K1_MSB_iagc_k1_mantissa_msb_MASK    0xff
#define BCHP_DFE_FEDEC_FE_IAGC_K1_MSB_iagc_k1_mantissa_msb_SHIFT   0
#define BCHP_DFE_FEDEC_FE_IAGC_K1_MSB_iagc_k1_mantissa_msb_DEFAULT 0x00

/***************************************************************************
 *FE_IAGC_K1_LSB - FE_IAGC_K1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_K1_LSB :: iagc_k1_mantissa_lsb [07:05] */
#define BCHP_DFE_FEDEC_FE_IAGC_K1_LSB_iagc_k1_mantissa_lsb_MASK    0xe0
#define BCHP_DFE_FEDEC_FE_IAGC_K1_LSB_iagc_k1_mantissa_lsb_SHIFT   5
#define BCHP_DFE_FEDEC_FE_IAGC_K1_LSB_iagc_k1_mantissa_lsb_DEFAULT 0x00

/* DFE_FEDEC :: FE_IAGC_K1_LSB :: iagc_k1_exponent [04:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_K1_LSB_iagc_k1_exponent_MASK        0x1f
#define BCHP_DFE_FEDEC_FE_IAGC_K1_LSB_iagc_k1_exponent_SHIFT       0
#define BCHP_DFE_FEDEC_FE_IAGC_K1_LSB_iagc_k1_exponent_DEFAULT     0x00

/***************************************************************************
 *FE_IAGC_K2_MSB - FE_IAGC_K2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_K2_MSB :: iagc_k2_mantissa_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_K2_MSB_iagc_k2_mantissa_msb_MASK    0xff
#define BCHP_DFE_FEDEC_FE_IAGC_K2_MSB_iagc_k2_mantissa_msb_SHIFT   0
#define BCHP_DFE_FEDEC_FE_IAGC_K2_MSB_iagc_k2_mantissa_msb_DEFAULT 0x00

/***************************************************************************
 *FE_IAGC_K2_LSB - FE_IAGC_K2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_K2_LSB :: iagc_k2_mantissa_lsb [07:05] */
#define BCHP_DFE_FEDEC_FE_IAGC_K2_LSB_iagc_k2_mantissa_lsb_MASK    0xe0
#define BCHP_DFE_FEDEC_FE_IAGC_K2_LSB_iagc_k2_mantissa_lsb_SHIFT   5
#define BCHP_DFE_FEDEC_FE_IAGC_K2_LSB_iagc_k2_mantissa_lsb_DEFAULT 0x00

/* DFE_FEDEC :: FE_IAGC_K2_LSB :: iagc_k2_exponent [04:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_K2_LSB_iagc_k2_exponent_MASK        0x1f
#define BCHP_DFE_FEDEC_FE_IAGC_K2_LSB_iagc_k2_exponent_SHIFT       0
#define BCHP_DFE_FEDEC_FE_IAGC_K2_LSB_iagc_k2_exponent_DEFAULT     0x00

/***************************************************************************
 *FE_IAGC_ENHANCER - FE_IAGC_ENHANCER
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_ENHANCER :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_reserved0_MASK             0x80
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_reserved0_SHIFT            7

/* DFE_FEDEC :: FE_IAGC_ENHANCER :: iagck2shiftup [06:04] */
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagck2shiftup_MASK         0x70
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagck2shiftup_SHIFT        4
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagck2shiftup_DEFAULT      0x00

/* DFE_FEDEC :: FE_IAGC_ENHANCER :: iagck1shiftup [03:02] */
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagck1shiftup_MASK         0x0c
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagck1shiftup_SHIFT        2
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagck1shiftup_DEFAULT      0x00

/* DFE_FEDEC :: FE_IAGC_ENHANCER :: iagcgainshiftup [01:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagcgainshiftup_MASK       0x03
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagcgainshiftup_SHIFT      0
#define BCHP_DFE_FEDEC_FE_IAGC_ENHANCER_iagcgainshiftup_DEFAULT    0x00

/***************************************************************************
 *FE_IAGC_INPUT_MIN - FE_IAGC_INPUT_MIN
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_INPUT_MIN :: miniiagcinputinblockreg [07:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_INPUT_MIN_miniiagcinputinblockreg_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IAGC_INPUT_MIN_miniiagcinputinblockreg_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IAGC_INPUT_MIN_miniiagcinputinblockreg_DEFAULT 0x7f

/***************************************************************************
 *FE_IAGC_INPUT_MAX - FE_IAGC_INPUT_MAX
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_INPUT_MAX :: miniiagcinputinblockreg [07:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_INPUT_MAX_miniiagcinputinblockreg_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IAGC_INPUT_MAX_miniiagcinputinblockreg_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IAGC_INPUT_MAX_miniiagcinputinblockreg_DEFAULT 0x80

/***************************************************************************
 *FE_IAGC_OUTPUT_MIN - FE_IAGC_OUTPUT_MIN
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_OUTPUT_MIN :: miniiagcoutputinblockreg [07:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_OUTPUT_MIN_miniiagcoutputinblockreg_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IAGC_OUTPUT_MIN_miniiagcoutputinblockreg_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IAGC_OUTPUT_MIN_miniiagcoutputinblockreg_DEFAULT 0x7f

/***************************************************************************
 *FE_IAGC_OUTPUT_MAX - FE_IAGC_OUTPUT_MAX
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_OUTPUT_MAX :: miniiagcoutputinblockreg [07:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_OUTPUT_MAX_miniiagcoutputinblockreg_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IAGC_OUTPUT_MAX_miniiagcoutputinblockreg_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IAGC_OUTPUT_MAX_miniiagcoutputinblockreg_DEFAULT 0x80

/***************************************************************************
 *FE_VIDEO_NOTCH_BPF_POLE_I_MSB - FE_VIDEO_NOTCH_BPF_POLE_I_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_POLE_I_MSB :: reserved0 [07:05] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_MSB_reserved0_MASK 0xe0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_MSB_reserved0_SHIFT 5

/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_POLE_I_MSB :: video_notch_bpf_pole_i_msb [04:00] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_MSB_video_notch_bpf_pole_i_msb_MASK 0x1f
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_MSB_video_notch_bpf_pole_i_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_MSB_video_notch_bpf_pole_i_msb_DEFAULT 0x0d

/***************************************************************************
 *FE_VIDEO_NOTCH_BPF_POLE_I_LSB - FE_VIDEO_NOTCH_BPF_POLE_I_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_POLE_I_LSB :: video_notch_bpf_pole_i_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_LSB_video_notch_bpf_pole_i_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_LSB_video_notch_bpf_pole_i_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_I_LSB_video_notch_bpf_pole_i_lsb_DEFAULT 0x82

/***************************************************************************
 *FE_VIDEO_NOTCH_BPF_POLE_Q_MSB - FE_VIDEO_NOTCH_BPF_POLE_Q_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_POLE_Q_MSB :: reserved0 [07:05] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_MSB_reserved0_MASK 0xe0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_MSB_reserved0_SHIFT 5

/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_POLE_Q_MSB :: video_notch_bpf_pole_q_msb [04:00] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_MSB_video_notch_bpf_pole_q_msb_MASK 0x1f
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_MSB_video_notch_bpf_pole_q_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_MSB_video_notch_bpf_pole_q_msb_DEFAULT 0x08

/***************************************************************************
 *FE_VIDEO_NOTCH_BPF_POLE_Q_LSB - FE_VIDEO_NOTCH_BPF_POLE_Q_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_POLE_Q_LSB :: video_notch_bpf_pole_q_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_LSB_video_notch_bpf_pole_q_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_LSB_video_notch_bpf_pole_q_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_POLE_Q_LSB_video_notch_bpf_pole_q_lsb_DEFAULT 0x44

/***************************************************************************
 *FE_VIDEO_NOTCH_BPF_GAIN_MSB - FE_VIDEO_NOTCH_BPF_GAIN_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_GAIN_MSB :: reserved0 [07:04] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_MSB_reserved0_MASK  0xf0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_MSB_reserved0_SHIFT 4

/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_GAIN_MSB :: video_notch_bpf_gain_msb [03:00] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_MSB_video_notch_bpf_gain_msb_MASK 0x0f
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_MSB_video_notch_bpf_gain_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_MSB_video_notch_bpf_gain_msb_DEFAULT 0x00

/***************************************************************************
 *FE_VIDEO_NOTCH_BPF_GAIN_LSB - FE_VIDEO_NOTCH_BPF_GAIN_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_VIDEO_NOTCH_BPF_GAIN_LSB :: video_notch_bpf_gain_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_LSB_video_notch_bpf_gain_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_LSB_video_notch_bpf_gain_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_BPF_GAIN_LSB_video_notch_bpf_gain_lsb_DEFAULT 0x28

/***************************************************************************
 *FE_VIDEO_NOTCH_DUR_SHIFT - FE_VIDEO_NOTCH_DUR_SHIFT
 ***************************************************************************/
/* DFE_FEDEC :: FE_VIDEO_NOTCH_DUR_SHIFT :: reserved0 [07:03] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_DUR_SHIFT_reserved0_MASK     0xf8
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_DUR_SHIFT_reserved0_SHIFT    3

/* DFE_FEDEC :: FE_VIDEO_NOTCH_DUR_SHIFT :: video_notch_dur_shift [02:00] */
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_DUR_SHIFT_video_notch_dur_shift_MASK 0x07
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_DUR_SHIFT_video_notch_dur_shift_SHIFT 0
#define BCHP_DFE_FEDEC_FE_VIDEO_NOTCH_DUR_SHIFT_video_notch_dur_shift_DEFAULT 0x00

/***************************************************************************
 *FE_VIDEO_COCHANNEL_DUR - FE_VIDEO_COCHANNEL_DUR
 ***************************************************************************/
/* DFE_FEDEC :: FE_VIDEO_COCHANNEL_DUR :: video_notch_cochannel_dur [07:00] */
#define BCHP_DFE_FEDEC_FE_VIDEO_COCHANNEL_DUR_video_notch_cochannel_dur_MASK 0xff
#define BCHP_DFE_FEDEC_FE_VIDEO_COCHANNEL_DUR_video_notch_cochannel_dur_SHIFT 0
#define BCHP_DFE_FEDEC_FE_VIDEO_COCHANNEL_DUR_video_notch_cochannel_dur_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_CONTROL - FE_TIMING_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_CONTROL :: timing_loop_reset [07:07] */
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_reset_MASK    0x80
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_reset_SHIFT   7
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_reset_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_CONTROL :: timing_avg_freq_leak [06:04] */
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_avg_freq_leak_MASK 0x70
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_avg_freq_leak_SHIFT 4
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_avg_freq_leak_DEFAULT 0x02

/* DFE_FEDEC :: FE_TIMING_CONTROL :: timing_loop_phase_error_mode [03:03] */
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_phase_error_mode_MASK 0x08
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_phase_error_mode_SHIFT 3
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_phase_error_mode_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_CONTROL :: timing_loop_control_mode [02:01] */
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_control_mode_MASK 0x06
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_control_mode_SHIFT 1
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_control_mode_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_CONTROL :: timing_loop_acquire_track_mode [00:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_acquire_track_mode_MASK 0x01
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_acquire_track_mode_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_CONTROL_timing_loop_acquire_track_mode_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_BANDEDGE_BPF_LEAK - FE_TIMING_BANDEDGE_BPF_LEAK
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_BANDEDGE_BPF_LEAK :: timing_be_bpf_leak [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_BPF_LEAK_timing_be_bpf_leak_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_BPF_LEAK_timing_be_bpf_leak_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_BPF_LEAK_timing_be_bpf_leak_DEFAULT 0x2b

/***************************************************************************
 *FE_TIMING_BANDEDGE_CONTROL - FE_TIMING_BANDEDGE_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_BANDEDGE_CONTROL :: timing_begain_mode [07:07] */
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_begain_mode_MASK 0x80
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_begain_mode_SHIFT 7
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_begain_mode_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_BANDEDGE_CONTROL :: timing_be_propor_shift [06:03] */
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_be_propor_shift_MASK 0x78
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_be_propor_shift_SHIFT 3
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_be_propor_shift_DEFAULT 0x02

/* DFE_FEDEC :: FE_TIMING_BANDEDGE_CONTROL :: timing_edge_power_shift [02:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_edge_power_shift_MASK 0x07
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_edge_power_shift_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_BANDEDGE_CONTROL_timing_edge_power_shift_DEFAULT 0x03

/***************************************************************************
 *FE_TIMING_LOOP_STATE_CONTROL - FE_TIMING_LOOP_STATE_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_LOOP_STATE_CONTROL :: reserved0 [07:06] */
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL_reserved0_MASK 0xc0
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL_reserved0_SHIFT 6

/* DFE_FEDEC :: FE_TIMING_LOOP_STATE_CONTROL :: timing_loop_state [05:03] */
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL_timing_loop_state_MASK 0x38
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL_timing_loop_state_SHIFT 3
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL_timing_loop_state_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_LOOP_STATE_CONTROL :: timing_switch_count [02:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL_timing_switch_count_MASK 0x07
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL_timing_switch_count_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_LOOP_STATE_CONTROL_timing_switch_count_DEFAULT 0x05

/***************************************************************************
 *FE_TIMING_K1_MSB - FE_TIMING_K1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K1_MSB :: timing_k1_mantissa_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K1_MSB_timing_k1_mantissa_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K1_MSB_timing_k1_mantissa_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K1_MSB_timing_k1_mantissa_msb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_K1_LSB - FE_TIMING_K1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K1_LSB :: timing_k1_mantissa_lsb [07:05] */
#define BCHP_DFE_FEDEC_FE_TIMING_K1_LSB_timing_k1_mantissa_lsb_MASK 0xe0
#define BCHP_DFE_FEDEC_FE_TIMING_K1_LSB_timing_k1_mantissa_lsb_SHIFT 5
#define BCHP_DFE_FEDEC_FE_TIMING_K1_LSB_timing_k1_mantissa_lsb_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_K1_LSB :: timing_k1_exponent [04:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K1_LSB_timing_k1_exponent_MASK    0x1f
#define BCHP_DFE_FEDEC_FE_TIMING_K1_LSB_timing_k1_exponent_SHIFT   0
#define BCHP_DFE_FEDEC_FE_TIMING_K1_LSB_timing_k1_exponent_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_K2_MSB - FE_TIMING_K2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_MSB :: timing_k2_mantissa_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_MSB_timing_k2_mantissa_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_MSB_timing_k2_mantissa_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_MSB_timing_k2_mantissa_msb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_K2_LSB - FE_TIMING_K2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_LSB :: timing_k2_mantissa_lsb [07:05] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_LSB_timing_k2_mantissa_lsb_MASK 0xe0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_LSB_timing_k2_mantissa_lsb_SHIFT 5
#define BCHP_DFE_FEDEC_FE_TIMING_K2_LSB_timing_k2_mantissa_lsb_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_K2_LSB :: timing_k2_exponent [04:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_LSB_timing_k2_exponent_MASK    0x1f
#define BCHP_DFE_FEDEC_FE_TIMING_K2_LSB_timing_k2_exponent_SHIFT   0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_LSB_timing_k2_exponent_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_RATE_NOM_5 - FE_TIMING_RATE_NOM_5
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_RATE_NOM_5 :: reserved0 [07:03] */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_5_reserved0_MASK         0xf8
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_5_reserved0_SHIFT        3

/* DFE_FEDEC :: FE_TIMING_RATE_NOM_5 :: nominal_rate_5 [02:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_5_nominal_rate_5_MASK    0x07
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_5_nominal_rate_5_SHIFT   0
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_5_nominal_rate_5_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_RATE_NOM_4 - FE_TIMING_RATE_NOM_4
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_RATE_NOM_4 :: nominal_rate_4 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_4_nominal_rate_4_MASK    0xff
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_4_nominal_rate_4_SHIFT   0
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_4_nominal_rate_4_DEFAULT 0xa0

/***************************************************************************
 *FE_TIMING_RATE_NOM_3 - FE_TIMING_RATE_NOM_3
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_RATE_NOM_3 :: nominal_rate_3 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_3_nominal_rate_3_MASK    0xff
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_3_nominal_rate_3_SHIFT   0
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_3_nominal_rate_3_DEFAULT 0xdb

/***************************************************************************
 *FE_TIMING_RATE_NOM_2 - FE_TIMING_RATE_NOM_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_RATE_NOM_2 :: nominal_rate_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_2_nominal_rate_2_MASK    0xff
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_2_nominal_rate_2_SHIFT   0
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_2_nominal_rate_2_DEFAULT 0xd6

/***************************************************************************
 *FE_TIMING_RATE_NOM_1 - FE_TIMING_RATE_NOM_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_RATE_NOM_1 :: nominal_rate_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_1_nominal_rate_1_MASK    0xff
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_1_nominal_rate_1_SHIFT   0
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_1_nominal_rate_1_DEFAULT 0x59

/***************************************************************************
 *FE_TIMING_RATE_NOM_0 - FE_TIMING_RATE_NOM_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_RATE_NOM_0 :: nominal_rate_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_0_nominal_rate_0_MASK    0xff
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_0_nominal_rate_0_SHIFT   0
#define BCHP_DFE_FEDEC_FE_TIMING_RATE_NOM_0_nominal_rate_0_DEFAULT 0x17

/***************************************************************************
 *FE_TIMING_BAUD_RATE_OFF_3 - FE_TIMING_BAUD_RATE_OFF_3
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_BAUD_RATE_OFF_3 :: baud_rate_offset_3 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_3_baud_rate_offset_3_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_3_baud_rate_offset_3_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_3_baud_rate_offset_3_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_BAUD_RATE_OFF_2 - FE_TIMING_BAUD_RATE_OFF_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_BAUD_RATE_OFF_2 :: baud_rate_offset_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_2_baud_rate_offset_2_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_2_baud_rate_offset_2_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_2_baud_rate_offset_2_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_BAUD_RATE_OFF_1 - FE_TIMING_BAUD_RATE_OFF_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_BAUD_RATE_OFF_1 :: baud_rate_offset_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_1_baud_rate_offset_1_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_1_baud_rate_offset_1_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_1_baud_rate_offset_1_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_BAUD_RATE_OFF_0 - FE_TIMING_BAUD_RATE_OFF_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_BAUD_RATE_OFF_0 :: baud_rate_offset_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_0_baud_rate_offset_0_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_0_baud_rate_offset_0_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_BAUD_RATE_OFF_0_baud_rate_offset_0_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_NEG_PWR_DB - FE_TIMING_NEG_PWR_DB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_NEG_PWR_DB :: negpowerdb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_negpowerdb_MASK        0xff
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_negpowerdb_SHIFT       0
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_negpowerdb_DEFAULT     0x00

/***************************************************************************
 *FE_TIMING_POS_PWR_DB - FE_TIMING_POS_PWR_DB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_POS_PWR_DB :: pospowerdb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_pospowerdb_MASK        0xff
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_pospowerdb_SHIFT       0
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_pospowerdb_DEFAULT     0x00

/***************************************************************************
 *FE_TIMING_AVG_FREQ_OFF_MSB - FE_TIMING_AVG_FREQ_OFF_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_AVG_FREQ_OFF_MSB :: avgfrequency_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_AVG_FREQ_OFF_MSB_avgfrequency_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_AVG_FREQ_OFF_MSB_avgfrequency_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_AVG_FREQ_OFF_MSB_avgfrequency_msb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_AVG_FREQ_OFF_LSB - FE_TIMING_AVG_FREQ_OFF_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_AVG_FREQ_OFF_LSB :: avgfrequency_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_AVG_FREQ_OFF_LSB_avgfrequency_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_AVG_FREQ_OFF_LSB_avgfrequency_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_AVG_FREQ_OFF_LSB_avgfrequency_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_CONTROL - FE_PILOT_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_CONTROL :: pilot_amplitude_shift [07:05] */
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_amplitude_shift_MASK 0xe0
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_amplitude_shift_SHIFT 5
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_amplitude_shift_DEFAULT 0x05

/* DFE_FEDEC :: FE_PILOT_CONTROL :: pilot_gain [04:02] */
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_gain_MASK            0x1c
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_gain_SHIFT           2
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_gain_DEFAULT         0x03

/* DFE_FEDEC :: FE_PILOT_CONTROL :: pilot_gain_mode [01:01] */
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_gain_mode_MASK       0x02
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_gain_mode_SHIFT      1
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_gain_mode_DEFAULT    0x01

/* DFE_FEDEC :: FE_PILOT_CONTROL :: pilot_mode [00:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_mode_MASK            0x01
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_mode_SHIFT           0
#define BCHP_DFE_FEDEC_FE_PILOT_CONTROL_pilot_mode_DEFAULT         0x00

/***************************************************************************
 *FE_PILOT_LPF_GAIN_MSB - FE_PILOT_LPF_GAIN_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LPF_GAIN_MSB :: reserved0 [07:06] */
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_MSB_reserved0_MASK        0xc0
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_MSB_reserved0_SHIFT       6

/* DFE_FEDEC :: FE_PILOT_LPF_GAIN_MSB :: lpf_gain_msb [05:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_MSB_lpf_gain_msb_MASK     0x3f
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_MSB_lpf_gain_msb_SHIFT    0
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_MSB_lpf_gain_msb_DEFAULT  0x03

/***************************************************************************
 *FE_PILOT_LPF_GAIN_LSB - FE_PILOT_LPF_GAIN_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LPF_GAIN_LSB :: lpf_gain_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_LSB_lpf_gain_lsb_MASK     0xff
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_LSB_lpf_gain_lsb_SHIFT    0
#define BCHP_DFE_FEDEC_FE_PILOT_LPF_GAIN_LSB_lpf_gain_lsb_DEFAULT  0x30

/***************************************************************************
 *FE_PILOT_K1_MSB - FE_PILOT_K1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_K1_MSB :: pilot_k1_mantissa_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_K1_MSB_pilot_k1_mantissa_msb_MASK  0xff
#define BCHP_DFE_FEDEC_FE_PILOT_K1_MSB_pilot_k1_mantissa_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_K1_MSB_pilot_k1_mantissa_msb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_K1_LSB - FE_PILOT_K1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_K1_LSB :: pilot_k1_mantissa_lsb [07:05] */
#define BCHP_DFE_FEDEC_FE_PILOT_K1_LSB_pilot_k1_mantissa_lsb_MASK  0xe0
#define BCHP_DFE_FEDEC_FE_PILOT_K1_LSB_pilot_k1_mantissa_lsb_SHIFT 5
#define BCHP_DFE_FEDEC_FE_PILOT_K1_LSB_pilot_k1_mantissa_lsb_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_K1_LSB :: pilot_k1_exponent [04:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_K1_LSB_pilot_k1_exponent_MASK      0x1f
#define BCHP_DFE_FEDEC_FE_PILOT_K1_LSB_pilot_k1_exponent_SHIFT     0
#define BCHP_DFE_FEDEC_FE_PILOT_K1_LSB_pilot_k1_exponent_DEFAULT   0x00

/***************************************************************************
 *FE_PILOT_K2_MSB - FE_PILOT_K2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_K2_MSB :: pilot_k2_mantissa_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_K2_MSB_pilot_k2_mantissa_msb_MASK  0xff
#define BCHP_DFE_FEDEC_FE_PILOT_K2_MSB_pilot_k2_mantissa_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_K2_MSB_pilot_k2_mantissa_msb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_K2_LSB - FE_PILOT_K2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_K2_LSB :: pilot_k2_mantissa_lsb [07:05] */
#define BCHP_DFE_FEDEC_FE_PILOT_K2_LSB_pilot_k2_mantissa_lsb_MASK  0xe0
#define BCHP_DFE_FEDEC_FE_PILOT_K2_LSB_pilot_k2_mantissa_lsb_SHIFT 5
#define BCHP_DFE_FEDEC_FE_PILOT_K2_LSB_pilot_k2_mantissa_lsb_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_K2_LSB :: pilot_k2_exponent [04:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_K2_LSB_pilot_k2_exponent_MASK      0x1f
#define BCHP_DFE_FEDEC_FE_PILOT_K2_LSB_pilot_k2_exponent_SHIFT     0
#define BCHP_DFE_FEDEC_FE_PILOT_K2_LSB_pilot_k2_exponent_DEFAULT   0x00

/***************************************************************************
 *FE_PILOT_FREQ_RESET_COUNT - FE_PILOT_FREQ_RESET_COUNT
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQ_RESET_COUNT :: if_frequency_reset_counter [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQ_RESET_COUNT_if_frequency_reset_counter_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQ_RESET_COUNT_if_frequency_reset_counter_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQ_RESET_COUNT_if_frequency_reset_counter_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_AMP_MSB - FE_PILOT_AMP_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_AMP_MSB :: reserved0 [07:03] */
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_MSB_reserved0_MASK             0xf8
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_MSB_reserved0_SHIFT            3

/* DFE_FEDEC :: FE_PILOT_AMP_MSB :: pilot_amplitude_msb [02:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_MSB_pilot_amplitude_msb_MASK   0x07
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_MSB_pilot_amplitude_msb_SHIFT  0
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_MSB_pilot_amplitude_msb_DEFAULT 0x01

/***************************************************************************
 *FE_PILOT_AMP_LSB - FE_PILOT_AMP_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_AMP_LSB :: pilot_amplitude_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_LSB_pilot_amplitude_lsb_MASK   0xff
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_LSB_pilot_amplitude_lsb_SHIFT  0
#define BCHP_DFE_FEDEC_FE_PILOT_AMP_LSB_pilot_amplitude_lsb_DEFAULT 0x40

/***************************************************************************
 *FE_PILOT_FREQUENCY_OFFSET_3 - FE_PILOT_FREQUENCY_OFFSET_3
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQUENCY_OFFSET_3 :: pilot_frequency_offset_3 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_3_pilot_frequency_offset_3_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_3_pilot_frequency_offset_3_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_3_pilot_frequency_offset_3_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_FREQUENCY_OFFSET_2 - FE_PILOT_FREQUENCY_OFFSET_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQUENCY_OFFSET_2 :: pilot_frequency_offset_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_2_pilot_frequency_offset_2_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_2_pilot_frequency_offset_2_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_2_pilot_frequency_offset_2_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_FREQUENCY_OFFSET_1 - FE_PILOT_FREQUENCY_OFFSET_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQUENCY_OFFSET_1 :: pilot_frequency_offset_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_1_pilot_frequency_offset_1_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_1_pilot_frequency_offset_1_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_1_pilot_frequency_offset_1_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_FREQUENCY_OFFSET_0 - FE_PILOT_FREQUENCY_OFFSET_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQUENCY_OFFSET_0 :: pilot_frequency_offset_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_0_pilot_frequency_offset_0_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_0_pilot_frequency_offset_0_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUENCY_OFFSET_0_pilot_frequency_offset_0_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_FQ_OFF_MAX_2 - FE_PILOT_FQ_OFF_MAX_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FQ_OFF_MAX_2 :: FQ_OFF_MAX_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_2_FQ_OFF_MAX_2_MASK     0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_2_FQ_OFF_MAX_2_SHIFT    0
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_2_FQ_OFF_MAX_2_DEFAULT  0x00

/***************************************************************************
 *FE_PILOT_FQ_OFF_MAX_1 - FE_PILOT_FQ_OFF_MAX_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FQ_OFF_MAX_1 :: FQ_OFF_MAX_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_1_FQ_OFF_MAX_1_MASK     0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_1_FQ_OFF_MAX_1_SHIFT    0
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_1_FQ_OFF_MAX_1_DEFAULT  0x00

/***************************************************************************
 *FE_PILOT_FQ_OFF_MAX_0 - FE_PILOT_FQ_OFF_MAX_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FQ_OFF_MAX_0 :: FQ_OFF_MAX_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_0_FQ_OFF_MAX_0_MASK     0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_0_FQ_OFF_MAX_0_SHIFT    0
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MAX_0_FQ_OFF_MAX_0_DEFAULT  0x00

/***************************************************************************
 *FE_PILOT_FQ_OFF_MIN_2 - FE_PILOT_FQ_OFF_MIN_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FQ_OFF_MIN_2 :: FQ_OFF_MIN_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_2_FQ_OFF_MIN_2_MASK     0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_2_FQ_OFF_MIN_2_SHIFT    0
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_2_FQ_OFF_MIN_2_DEFAULT  0x00

/***************************************************************************
 *FE_PILOT_FQ_OFF_MIN_1 - FE_PILOT_FQ_OFF_MIN_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FQ_OFF_MIN_1 :: FQ_OFF_MIN_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_1_FQ_OFF_MIN_1_MASK     0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_1_FQ_OFF_MIN_1_SHIFT    0
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_1_FQ_OFF_MIN_1_DEFAULT  0x00

/***************************************************************************
 *FE_PILOT_FQ_OFF_MIN_0 - FE_PILOT_FQ_OFF_MIN_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FQ_OFF_MIN_0 :: FQ_OFF_MIN_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_0_FQ_OFF_MIN_0_MASK     0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_0_FQ_OFF_MIN_0_SHIFT    0
#define BCHP_DFE_FEDEC_FE_PILOT_FQ_OFF_MIN_0_FQ_OFF_MIN_0_DEFAULT  0x00

/***************************************************************************
 *FE_PILOT_FSWEEP_FSTART_MSB - FE_PILOT_FSWEEP_FSTART_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FSWEEP_FSTART_MSB :: fstart_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTART_MSB_fstart_msb_MASK  0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTART_MSB_fstart_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTART_MSB_fstart_msb_DEFAULT 0x16

/***************************************************************************
 *FE_PILOT_FSWEEP_FSTART_LSB - FE_PILOT_FSWEEP_FSTART_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FSWEEP_FSTART_LSB :: fstart_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTART_LSB_fstart_lsb_MASK  0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTART_LSB_fstart_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTART_LSB_fstart_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_FSWEEP_FSTOP_MSB - FE_PILOT_FSWEEP_FSTOP_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FSWEEP_FSTOP_MSB :: fstop_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTOP_MSB_fstop_msb_MASK    0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTOP_MSB_fstop_msb_SHIFT   0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTOP_MSB_fstop_msb_DEFAULT 0x3c

/***************************************************************************
 *FE_PILOT_FSWEEP_FSTOP_LSB - FE_PILOT_FSWEEP_FSTOP_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FSWEEP_FSTOP_LSB :: fstop_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTOP_LSB_fstop_lsb_MASK    0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTOP_LSB_fstop_lsb_SHIFT   0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FSTOP_LSB_fstop_lsb_DEFAULT 0x91

/***************************************************************************
 *FE_PILOT_FSWEEP_FDELTA_MSB - FE_PILOT_FSWEEP_FDELTA_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FSWEEP_FDELTA_MSB :: fdelta_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FDELTA_MSB_fdelta_msb_MASK  0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FDELTA_MSB_fdelta_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FDELTA_MSB_fdelta_msb_DEFAULT 0x02

/***************************************************************************
 *FE_PILOT_FSWEEP_FDELTA_LSB - FE_PILOT_FSWEEP_FDELTA_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FSWEEP_FDELTA_LSB :: fdelta_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FDELTA_LSB_fdelta_lsb_MASK  0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FDELTA_LSB_fdelta_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_FDELTA_LSB_fdelta_lsb_DEFAULT 0x85

/***************************************************************************
 *FE_PILOT_FSWEEP_CONTROL - FE_PILOT_FSWEEP_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FSWEEP_CONTROL :: reserved0 [07:06] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_reserved0_MASK      0xc0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_reserved0_SHIFT     6

/* DFE_FEDEC :: FE_PILOT_FSWEEP_CONTROL :: freqLimitEnable [05:05] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_freqLimitEnable_MASK 0x20
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_freqLimitEnable_SHIFT 5
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_freqLimitEnable_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_FSWEEP_CONTROL :: pwrNormMuxSel [04:04] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_pwrNormMuxSel_MASK  0x10
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_pwrNormMuxSel_SHIFT 4
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_pwrNormMuxSel_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_FSWEEP_CONTROL :: videoLpfSelected [03:03] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_videoLpfSelected_MASK 0x08
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_videoLpfSelected_SHIFT 3
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_videoLpfSelected_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_FSWEEP_CONTROL :: prePhaseDetLpfBypass [02:02] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_prePhaseDetLpfBypass_MASK 0x04
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_prePhaseDetLpfBypass_SHIFT 2
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_prePhaseDetLpfBypass_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_FSWEEP_CONTROL :: sweep_enable [01:01] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_sweep_enable_MASK   0x02
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_sweep_enable_SHIFT  1
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_sweep_enable_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_FSWEEP_CONTROL :: pil_lock [00:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_pil_lock_MASK       0x01
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_pil_lock_SHIFT      0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_CONTROL_pil_lock_DEFAULT    0x00

/***************************************************************************
 *FE_PILOT_FSWEEP_WRAP_COUNT - FE_PILOT_FSWEEP_WRAP_COUNT
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FSWEEP_WRAP_COUNT :: wrap_count_reset [07:07] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_WRAP_COUNT_wrap_count_reset_MASK 0x80
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_WRAP_COUNT_wrap_count_reset_SHIFT 7
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_WRAP_COUNT_wrap_count_reset_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_FSWEEP_WRAP_COUNT :: wrap_count [06:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_WRAP_COUNT_wrap_count_MASK  0x7f
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_WRAP_COUNT_wrap_count_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FSWEEP_WRAP_COUNT_wrap_count_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_LOCK_DETECTOR_CONTROL1 - FE_PILOT_LOCK_DETECTOR_CONTROL1
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LOCK_DETECTOR_CONTROL1 :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1_reserved0_MASK 0x80
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1_reserved0_SHIFT 7

/* DFE_FEDEC :: FE_PILOT_LOCK_DETECTOR_CONTROL1 :: lock_detector_Gp [06:04] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1_lock_detector_Gp_MASK 0x70
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1_lock_detector_Gp_SHIFT 4
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1_lock_detector_Gp_DEFAULT 0x02

/* DFE_FEDEC :: FE_PILOT_LOCK_DETECTOR_CONTROL1 :: lock_detector_lpf_k [03:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1_lock_detector_lpf_k_MASK 0x0f
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1_lock_detector_lpf_k_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL1_lock_detector_lpf_k_DEFAULT 0x05

/***************************************************************************
 *FE_PILOT_LOCK_DETECTOR_CONTROL2 - FE_PILOT_LOCK_DETECTOR_CONTROL2
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LOCK_DETECTOR_CONTROL2 :: reserved0 [07:06] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2_reserved0_MASK 0xc0
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2_reserved0_SHIFT 6

/* DFE_FEDEC :: FE_PILOT_LOCK_DETECTOR_CONTROL2 :: LossLockCountReset [05:05] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2_LossLockCountReset_MASK 0x20
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2_LossLockCountReset_SHIFT 5
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2_LossLockCountReset_DEFAULT 0x00

/* DFE_FEDEC :: FE_PILOT_LOCK_DETECTOR_CONTROL2 :: G_hyst [04:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2_G_hyst_MASK 0x1f
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2_G_hyst_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_CONTROL2_G_hyst_DEFAULT 0x0c

/***************************************************************************
 *FE_PILOT_LOCK_LOSSLOCK_COUNT - FE_PILOT_LOCK_LOSSLOCK_COUNT
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LOCK_LOSSLOCK_COUNT :: Losslock_Count [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_LOSSLOCK_COUNT_Losslock_Count_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_LOSSLOCK_COUNT_Losslock_Count_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_LOSSLOCK_COUNT_Losslock_Count_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_LOCK_DETECTOR_SM - FE_PILOT_LOCK_DETECTOR_SM
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LOCK_DETECTOR_SM :: sm [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_SM_sm_MASK           0xff
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_SM_sm_SHIFT          0
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_SM_sm_DEFAULT        0x00

/***************************************************************************
 *FE_PILOT_LOCK_DETECTOR_PM - FE_PILOT_LOCK_DETECTOR_PM
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LOCK_DETECTOR_PM :: pm [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_PM_pm_MASK           0xff
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_PM_pm_SHIFT          0
#define BCHP_DFE_FEDEC_FE_PILOT_LOCK_DETECTOR_PM_pm_DEFAULT        0x00

/***************************************************************************
 *FE_PILOT_VLPF_K1_MSB - FE_PILOT_VLPF_K1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_VLPF_K1_MSB :: vlpfK1msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K1_MSB_vlpfK1msb_MASK         0xff
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K1_MSB_vlpfK1msb_SHIFT        0
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K1_MSB_vlpfK1msb_DEFAULT      0x19

/***************************************************************************
 *FE_PILOT_VLPF_K1_LSB - FE_PILOT_VLPF_K1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_VLPF_K1_LSB :: vlpfK1lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K1_LSB_vlpfK1lsb_MASK         0xff
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K1_LSB_vlpfK1lsb_SHIFT        0
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K1_LSB_vlpfK1lsb_DEFAULT      0x99

/***************************************************************************
 *FE_PILOT_VLPF_K2_MSB - FE_PILOT_VLPF_K2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_VLPF_K2_MSB :: vlpfK2msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K2_MSB_vlpfK2msb_MASK         0xff
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K2_MSB_vlpfK2msb_SHIFT        0
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K2_MSB_vlpfK2msb_DEFAULT      0x19

/***************************************************************************
 *FE_PILOT_VLPF_K2_LSB - FE_PILOT_VLPF_K2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_VLPF_K2_LSB :: vlpfK2lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K2_LSB_vlpfK2lsb_MASK         0xff
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K2_LSB_vlpfK2lsb_SHIFT        0
#define BCHP_DFE_FEDEC_FE_PILOT_VLPF_K2_LSB_vlpfK2lsb_DEFAULT      0x99

/***************************************************************************
 *FE_PSD_CONTROL - FE_PSD_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_PSD_CONTROL :: reserved0 [07:02] */
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL_reserved0_MASK               0xfc
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL_reserved0_SHIFT              2

/* DFE_FEDEC :: FE_PSD_CONTROL :: legacy_register [01:01] */
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL_legacy_register_MASK         0x02
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL_legacy_register_SHIFT        1
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL_legacy_register_DEFAULT      0x00

/* DFE_FEDEC :: FE_PSD_CONTROL :: signalprocessing_enable [00:00] */
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL_signalprocessing_enable_MASK 0x01
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL_signalprocessing_enable_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PSD_CONTROL_signalprocessing_enable_DEFAULT 0x00

/***************************************************************************
 *FE_PSD_START_BIN - FE_PSD_START_BIN
 ***************************************************************************/
/* DFE_FEDEC :: FE_PSD_START_BIN :: startbin [07:00] */
#define BCHP_DFE_FEDEC_FE_PSD_START_BIN_startbin_MASK              0xff
#define BCHP_DFE_FEDEC_FE_PSD_START_BIN_startbin_SHIFT             0
#define BCHP_DFE_FEDEC_FE_PSD_START_BIN_startbin_DEFAULT           0x00

/***************************************************************************
 *FE_PSD_STOP_BIN - FE_PSD_STOP_BIN
 ***************************************************************************/
/* DFE_FEDEC :: FE_PSD_STOP_BIN :: stopbin [07:00] */
#define BCHP_DFE_FEDEC_FE_PSD_STOP_BIN_stopbin_MASK                0xff
#define BCHP_DFE_FEDEC_FE_PSD_STOP_BIN_stopbin_SHIFT               0
#define BCHP_DFE_FEDEC_FE_PSD_STOP_BIN_stopbin_DEFAULT             0xff

/***************************************************************************
 *FE_PSD_SETTINGS - FE_PSD_SETTINGS
 ***************************************************************************/
/* DFE_FEDEC :: FE_PSD_SETTINGS :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_reserved0_MASK              0x80
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_reserved0_SHIFT             7

/* DFE_FEDEC :: FE_PSD_SETTINGS :: alpha_bincount [06:05] */
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_alpha_bincount_MASK         0x60
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_alpha_bincount_SHIFT        5
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_alpha_bincount_DEFAULT      0x01

/* DFE_FEDEC :: FE_PSD_SETTINGS :: iterationcount [04:02] */
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_iterationcount_MASK         0x1c
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_iterationcount_SHIFT        2
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_iterationcount_DEFAULT      0x03

/* DFE_FEDEC :: FE_PSD_SETTINGS :: bincount [01:00] */
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_bincount_MASK               0x03
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_bincount_SHIFT              0
#define BCHP_DFE_FEDEC_FE_PSD_SETTINGS_bincount_DEFAULT            0x03

/***************************************************************************
 *FE_TESTMUX_MODE - FE_TESTMUX_MODE
 ***************************************************************************/
/* DFE_FEDEC :: FE_TESTMUX_MODE :: reserved0 [07:04] */
#define BCHP_DFE_FEDEC_FE_TESTMUX_MODE_reserved0_MASK              0xf0
#define BCHP_DFE_FEDEC_FE_TESTMUX_MODE_reserved0_SHIFT             4

/* DFE_FEDEC :: FE_TESTMUX_MODE :: fe_testmux_select [03:00] */
#define BCHP_DFE_FEDEC_FE_TESTMUX_MODE_fe_testmux_select_MASK      0x0f
#define BCHP_DFE_FEDEC_FE_TESTMUX_MODE_fe_testmux_select_SHIFT     0
#define BCHP_DFE_FEDEC_FE_TESTMUX_MODE_fe_testmux_select_DEFAULT   0x00

/***************************************************************************
 *FE_PWR_METRIC_CONTROL - FE_PWR_METRIC_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_PWR_METRIC_CONTROL :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_reserved0_MASK        0x80
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_reserved0_SHIFT       7

/* DFE_FEDEC :: FE_PWR_METRIC_CONTROL :: power_state [06:06] */
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_power_state_MASK      0x40
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_power_state_SHIFT     6
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_power_state_DEFAULT   0x00

/* DFE_FEDEC :: FE_PWR_METRIC_CONTROL :: leaky_start [05:05] */
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_leaky_start_MASK      0x20
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_leaky_start_SHIFT     5
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_leaky_start_DEFAULT   0x00

/* DFE_FEDEC :: FE_PWR_METRIC_CONTROL :: leaky_gain [04:02] */
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_leaky_gain_MASK       0x1c
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_leaky_gain_SHIFT      2
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_leaky_gain_DEFAULT    0x00

/* DFE_FEDEC :: FE_PWR_METRIC_CONTROL :: reset_metric [01:01] */
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_reset_metric_MASK     0x02
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_reset_metric_SHIFT    1
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_reset_metric_DEFAULT  0x00

/* DFE_FEDEC :: FE_PWR_METRIC_CONTROL :: metric_select [00:00] */
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_metric_select_MASK    0x01
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_metric_select_SHIFT   0
#define BCHP_DFE_FEDEC_FE_PWR_METRIC_CONTROL_metric_select_DEFAULT 0x00

/***************************************************************************
 *FE_IMPULSE_MIN_SAMPLES_AFTER_IMPULSE - FE_IMPULSE_MIN_SAMPLES_AFTER_IMPULSE
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_MIN_SAMPLES_AFTER_IMPULSE :: min_samples_after_impulse [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_MIN_SAMPLES_AFTER_IMPULSE_min_samples_after_impulse_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_MIN_SAMPLES_AFTER_IMPULSE_min_samples_after_impulse_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_MIN_SAMPLES_AFTER_IMPULSE_min_samples_after_impulse_DEFAULT 0x04

/***************************************************************************
 *FE_IMPULSE_NUM_SAMPLES_IMPULSE_DETECTION - FE_IMPULSE_NUM_SAMPLES_IMPULSE_DETECTION
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_NUM_SAMPLES_IMPULSE_DETECTION :: num_samples_impulse_detection [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NUM_SAMPLES_IMPULSE_DETECTION_num_samples_impulse_detection_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_NUM_SAMPLES_IMPULSE_DETECTION_num_samples_impulse_detection_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_NUM_SAMPLES_IMPULSE_DETECTION_num_samples_impulse_detection_DEFAULT 0x05

/***************************************************************************
 *FE_IMPULSE_POWER_THRESHOLD1_MSB - FE_IMPULSE_POWER_THRESHOLD1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_POWER_THRESHOLD1_MSB :: power_threshold1_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD1_MSB_power_threshold1_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD1_MSB_power_threshold1_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD1_MSB_power_threshold1_msb_DEFAULT 0x08

/***************************************************************************
 *FE_IMPULSE_POWER_THRESHOLD1_LSB - FE_IMPULSE_POWER_THRESHOLD1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_POWER_THRESHOLD1_LSB :: power_threshold1_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD1_LSB_power_threshold1_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD1_LSB_power_threshold1_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD1_LSB_power_threshold1_lsb_DEFAULT 0x51

/***************************************************************************
 *FE_IMPULSE_POWER_THRESHOLD2_MSB - FE_IMPULSE_POWER_THRESHOLD2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_POWER_THRESHOLD2_MSB :: power_threshold2_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD2_MSB_power_threshold2_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD2_MSB_power_threshold2_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD2_MSB_power_threshold2_msb_DEFAULT 0x07

/***************************************************************************
 *FE_IMPULSE_POWER_THRESHOLD2_LSB - FE_IMPULSE_POWER_THRESHOLD2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_POWER_THRESHOLD2_LSB :: power_threshold2_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD2_LSB_power_threshold2_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD2_LSB_power_threshold2_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_THRESHOLD2_LSB_power_threshold2_lsb_DEFAULT 0x1a

/***************************************************************************
 *FE_IMPULSE_POWER_DETECTION_THRESHOLD1_MSB - FE_IMPULSE_POWER_DETECTION_THRESHOLD1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_POWER_DETECTION_THRESHOLD1_MSB :: power_detection_threshold1_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD1_MSB_power_detection_threshold1_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD1_MSB_power_detection_threshold1_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD1_MSB_power_detection_threshold1_msb_DEFAULT 0x01

/***************************************************************************
 *FE_IMPULSE_POWER_DETECTION_THRESHOLD1_LSB - FE_IMPULSE_POWER_DETECTION_THRESHOLD1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_POWER_DETECTION_THRESHOLD1_LSB :: power_detection_threshold1_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD1_LSB_power_detection_threshold1_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD1_LSB_power_detection_threshold1_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD1_LSB_power_detection_threshold1_lsb_DEFAULT 0x36

/***************************************************************************
 *FE_IMPULSE_POWER_DETECTION_THRESHOLD2_MSB - FE_IMPULSE_POWER_DETECTION_THRESHOLD2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_POWER_DETECTION_THRESHOLD2_MSB :: power_detection_threshold2_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD2_MSB_power_detection_threshold2_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD2_MSB_power_detection_threshold2_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD2_MSB_power_detection_threshold2_msb_DEFAULT 0x01

/***************************************************************************
 *FE_IMPULSE_POWER_DETECTION_THRESHOLD2_LSB - FE_IMPULSE_POWER_DETECTION_THRESHOLD2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_POWER_DETECTION_THRESHOLD2_LSB :: power_detection_threshold2_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD2_LSB_power_detection_threshold2_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD2_LSB_power_detection_threshold2_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_POWER_DETECTION_THRESHOLD2_LSB_power_detection_threshold2_lsb_DEFAULT 0x4a

/***************************************************************************
 *FE_IMPULSE_NOISE_CLIP_LEVEL - FE_IMPULSE_NOISE_CLIP_LEVEL
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_NOISE_CLIP_LEVEL :: impulse_noise_clip_level [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_CLIP_LEVEL_impulse_noise_clip_level_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_CLIP_LEVEL_impulse_noise_clip_level_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_CLIP_LEVEL_impulse_noise_clip_level_DEFAULT 0x02

/***************************************************************************
 *FE_IMPULSE_MIN_NUM_SAMPLES_FOR_IMPULSE - FE_IMPULSE_MIN_NUM_SAMPLES_FOR_IMPULSE
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_MIN_NUM_SAMPLES_FOR_IMPULSE :: min_num_samples_for_impulse [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_MIN_NUM_SAMPLES_FOR_IMPULSE_min_num_samples_for_impulse_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_MIN_NUM_SAMPLES_FOR_IMPULSE_min_num_samples_for_impulse_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_MIN_NUM_SAMPLES_FOR_IMPULSE_min_num_samples_for_impulse_DEFAULT 0x08

/***************************************************************************
 *FE_IMPULSE_NOISE_SCALER - FE_IMPULSE_NOISE_SCALER
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_NOISE_SCALER :: impulse_noise_scaler [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_SCALER_impulse_noise_scaler_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_SCALER_impulse_noise_scaler_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_SCALER_impulse_noise_scaler_DEFAULT 0x40

/***************************************************************************
 *FE_IMPULSE_DETECTION_ADAPT_THRESHOLD - FE_IMPULSE_DETECTION_ADAPT_THRESHOLD
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_DETECTION_ADAPT_THRESHOLD :: impulse_detection_adapt_threshold [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTION_ADAPT_THRESHOLD_impulse_detection_adapt_threshold_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTION_ADAPT_THRESHOLD_impulse_detection_adapt_threshold_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTION_ADAPT_THRESHOLD_impulse_detection_adapt_threshold_DEFAULT 0x32

/***************************************************************************
 *FE_IMPULSE_NOISE_OBSERVE_INTERVAL_MSB - FE_IMPULSE_NOISE_OBSERVE_INTERVAL_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_NOISE_OBSERVE_INTERVAL_MSB :: impulse_noise_observe_interval_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_OBSERVE_INTERVAL_MSB_impulse_noise_observe_interval_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_OBSERVE_INTERVAL_MSB_impulse_noise_observe_interval_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_OBSERVE_INTERVAL_MSB_impulse_noise_observe_interval_msb_DEFAULT 0x00

/***************************************************************************
 *FE_IMPULSE_NOISE_OBSERVE_INTERVAL_LSB - FE_IMPULSE_NOISE_OBSERVE_INTERVAL_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_NOISE_OBSERVE_INTERVAL_LSB :: impulse_noise_observe_interval_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_OBSERVE_INTERVAL_LSB_impulse_noise_observe_interval_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_OBSERVE_INTERVAL_LSB_impulse_noise_observe_interval_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISE_OBSERVE_INTERVAL_LSB_impulse_noise_observe_interval_lsb_DEFAULT 0xc8

/***************************************************************************
 *FE_IMPULSE_CONTROL_BITS - FE_IMPULSE_CONTROL_BITS
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_CONTROL_BITS :: reserved0 [07:05] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_reserved0_MASK      0xe0
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_reserved0_SHIFT     5

/* DFE_FEDEC :: FE_IMPULSE_CONTROL_BITS :: hw_fw_agc_switch [04:04] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_hw_fw_agc_switch_MASK 0x10
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_hw_fw_agc_switch_SHIFT 4
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_hw_fw_agc_switch_DEFAULT 0x00

/* DFE_FEDEC :: FE_IMPULSE_CONTROL_BITS :: fw_agc_control [03:03] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_fw_agc_control_MASK 0x08
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_fw_agc_control_SHIFT 3
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_fw_agc_control_DEFAULT 0x01

/* DFE_FEDEC :: FE_IMPULSE_CONTROL_BITS :: impulseNoiseDetectorEnable [02:02] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_impulseNoiseDetectorEnable_MASK 0x04
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_impulseNoiseDetectorEnable_SHIFT 2
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_impulseNoiseDetectorEnable_DEFAULT 0x01

/* DFE_FEDEC :: FE_IMPULSE_CONTROL_BITS :: impulseNoiseCancellerEnable [01:01] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_impulseNoiseCancellerEnable_MASK 0x02
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_impulseNoiseCancellerEnable_SHIFT 1
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_impulseNoiseCancellerEnable_DEFAULT 0x01

/* DFE_FEDEC :: FE_IMPULSE_CONTROL_BITS :: bypass [00:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_bypass_MASK         0x01
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_bypass_SHIFT        0
#define BCHP_DFE_FEDEC_FE_IMPULSE_CONTROL_BITS_bypass_DEFAULT      0x01

/***************************************************************************
 *FE_IMPULSE_ALPHA1 - FE_IMPULSE_ALPHA1
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_ALPHA1 :: impulse_alpha1 [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA1_impulse_alpha1_MASK       0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA1_impulse_alpha1_SHIFT      0
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA1_impulse_alpha1_DEFAULT    0x07

/***************************************************************************
 *FE_IMPULSE_ALPHA2 - FE_IMPULSE_ALPHA2
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_ALPHA2 :: impulse_alpha2 [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA2_impulse_alpha2_MASK       0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA2_impulse_alpha2_SHIFT      0
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA2_impulse_alpha2_DEFAULT    0x0c

/***************************************************************************
 *FE_IMPULSE_ALPHA3 - FE_IMPULSE_ALPHA3
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_ALPHA3 :: impulse_alpha3 [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA3_impulse_alpha3_MASK       0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA3_impulse_alpha3_SHIFT      0
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA3_impulse_alpha3_DEFAULT    0x0f

/***************************************************************************
 *FE_IMPULSE_ALPHA4 - FE_IMPULSE_ALPHA4
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_ALPHA4 :: impulse_alpha4 [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA4_impulse_alpha4_MASK       0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA4_impulse_alpha4_SHIFT      0
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA4_impulse_alpha4_DEFAULT    0x10

/***************************************************************************
 *FE_IMPULSE_ALPHA_CYCLE1_MSB - FE_IMPULSE_ALPHA_CYCLE1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_ALPHA_CYCLE1_MSB :: impulse_alpha_cycle1_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE1_MSB_impulse_alpha_cycle1_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE1_MSB_impulse_alpha_cycle1_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE1_MSB_impulse_alpha_cycle1_msb_DEFAULT 0x03

/***************************************************************************
 *FE_IMPULSE_ALPHA_CYCLE1_LSB - FE_IMPULSE_ALPHA_CYCLE1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_ALPHA_CYCLE1_LSB :: impulse_alpha_cycle1_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE1_LSB_impulse_alpha_cycle1_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE1_LSB_impulse_alpha_cycle1_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE1_LSB_impulse_alpha_cycle1_lsb_DEFAULT 0xec

/***************************************************************************
 *FE_IMPULSE_ALPHA_CYCLE2_MSB - FE_IMPULSE_ALPHA_CYCLE2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_ALPHA_CYCLE2_MSB :: impulse_alpha_cycle2_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE2_MSB_impulse_alpha_cycle2_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE2_MSB_impulse_alpha_cycle2_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE2_MSB_impulse_alpha_cycle2_msb_DEFAULT 0x2e

/***************************************************************************
 *FE_IMPULSE_ALPHA_CYCLE2_LSB - FE_IMPULSE_ALPHA_CYCLE2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_ALPHA_CYCLE2_LSB :: impulse_alpha_cycle2_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE2_LSB_impulse_alpha_cycle2_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE2_LSB_impulse_alpha_cycle2_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_ALPHA_CYCLE2_LSB_impulse_alpha_cycle2_lsb_DEFAULT 0xe4

/***************************************************************************
 *FE_IMPULSE_DETECTOR_READY_CYCLE_MSB - FE_IMPULSE_DETECTOR_READY_CYCLE_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_DETECTOR_READY_CYCLE_MSB :: impulse_detector_ready_cycle_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTOR_READY_CYCLE_MSB_impulse_detector_ready_cycle_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTOR_READY_CYCLE_MSB_impulse_detector_ready_cycle_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTOR_READY_CYCLE_MSB_impulse_detector_ready_cycle_msb_DEFAULT 0x4e

/***************************************************************************
 *FE_IMPULSE_DETECTOR_READY_CYCLE_LSB - FE_IMPULSE_DETECTOR_READY_CYCLE_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_DETECTOR_READY_CYCLE_LSB :: impulse_detector_ready_cycle_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTOR_READY_CYCLE_LSB_impulse_detector_ready_cycle_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTOR_READY_CYCLE_LSB_impulse_detector_ready_cycle_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_DETECTOR_READY_CYCLE_LSB_impulse_detector_ready_cycle_lsb_DEFAULT 0x24

/***************************************************************************
 *FE_IMPULSE_NOISECOUNT_MSB - FE_IMPULSE_NOISECOUNT_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_NOISECOUNT_MSB :: impulse_noisecount_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISECOUNT_MSB_impulse_noisecount_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISECOUNT_MSB_impulse_noisecount_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISECOUNT_MSB_impulse_noisecount_msb_DEFAULT 0x00

/***************************************************************************
 *FE_IMPULSE_NOISECOUNT_LSB - FE_IMPULSE_NOISECOUNT_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IMPULSE_NOISECOUNT_LSB :: impulse_noisecount_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISECOUNT_LSB_impulse_noisecount_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISECOUNT_LSB_impulse_noisecount_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_IMPULSE_NOISECOUNT_LSB_impulse_noisecount_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_ADAPTIVE_CONTROL - FE_TIMING_ADAPTIVE_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_ADAPTIVE_CONTROL :: reserved0 [07:05] */
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_reserved0_MASK   0xe0
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_reserved0_SHIFT  5

/* DFE_FEDEC :: FE_TIMING_ADAPTIVE_CONTROL :: irf_TRL_PhaseError_Write_enable [04:04] */
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_PhaseError_Write_enable_MASK 0x10
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_PhaseError_Write_enable_SHIFT 4
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_PhaseError_Write_enable_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_ADAPTIVE_CONTROL :: irf_TRL_PhaseError_Overwrite_enable [03:03] */
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_PhaseError_Overwrite_enable_MASK 0x08
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_PhaseError_Overwrite_enable_SHIFT 3
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_PhaseError_Overwrite_enable_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_ADAPTIVE_CONTROL :: irf_TRL_RAMP_enable [02:02] */
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_RAMP_enable_MASK 0x04
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_RAMP_enable_SHIFT 2
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_TRL_RAMP_enable_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_ADAPTIVE_CONTROL :: irf_k2PosEdgeadaptiveflag [01:01] */
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_k2PosEdgeadaptiveflag_MASK 0x02
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_k2PosEdgeadaptiveflag_SHIFT 1
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_k2PosEdgeadaptiveflag_DEFAULT 0x00

/* DFE_FEDEC :: FE_TIMING_ADAPTIVE_CONTROL :: irf_k2NegEdgeadaptiveflag [00:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_k2NegEdgeadaptiveflag_MASK 0x01
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_k2NegEdgeadaptiveflag_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_ADAPTIVE_CONTROL_irf_k2NegEdgeadaptiveflag_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_K2_NEG_THRESH_3 - FE_TIMING_K2_NEG_THRESH_3
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_NEG_THRESH_3 :: lrf_k2OnNegThres_MSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_3_lrf_k2OnNegThres_MSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_3_lrf_k2OnNegThres_MSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_3_lrf_k2OnNegThres_MSB_DEFAULT 0x07

/***************************************************************************
 *FE_TIMING_K2_NEG_THRESH_2 - FE_TIMING_K2_NEG_THRESH_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_NEG_THRESH_2 :: lrf_k2OnNegThres_LSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_2_lrf_k2OnNegThres_LSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_2_lrf_k2OnNegThres_LSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_2_lrf_k2OnNegThres_LSB_DEFAULT 0xd0

/***************************************************************************
 *FE_TIMING_K2_NEG_THRESH_1 - FE_TIMING_K2_NEG_THRESH_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_NEG_THRESH_1 :: lrf_k2OffNegThres_MSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_1_lrf_k2OffNegThres_MSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_1_lrf_k2OffNegThres_MSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_1_lrf_k2OffNegThres_MSB_DEFAULT 0x03

/***************************************************************************
 *FE_TIMING_K2_NEG_THRESH_0 - FE_TIMING_K2_NEG_THRESH_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_NEG_THRESH_0 :: lrf_k2OffNegThres_LSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_0_lrf_k2OffNegThres_LSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_0_lrf_k2OffNegThres_LSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEG_THRESH_0_lrf_k2OffNegThres_LSB_DEFAULT 0x20

/***************************************************************************
 *FE_TIMING_K2_NEGSLOPE_MSB - FE_TIMING_K2_NEGSLOPE_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_NEGSLOPE_MSB :: lrf_k2Negslope_MSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEGSLOPE_MSB_lrf_k2Negslope_MSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEGSLOPE_MSB_lrf_k2Negslope_MSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEGSLOPE_MSB_lrf_k2Negslope_MSB_DEFAULT 0x01

/***************************************************************************
 *FE_TIMING_K2_NEGSLOPE_LSB - FE_TIMING_K2_NEGSLOPE_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_NEGSLOPE_LSB :: lrf_k2Negslope_LSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEGSLOPE_LSB_lrf_k2Negslope_LSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEGSLOPE_LSB_lrf_k2Negslope_LSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_NEGSLOPE_LSB_lrf_k2Negslope_LSB_DEFAULT 0xb7

/***************************************************************************
 *FE_TIMING_K2_POS_THRESH_3 - FE_TIMING_K2_POS_THRESH_3
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_POS_THRESH_3 :: lrf_k2OnPosThres_MSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_3_lrf_k2OnPosThres_MSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_3_lrf_k2OnPosThres_MSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_3_lrf_k2OnPosThres_MSB_DEFAULT 0x04

/***************************************************************************
 *FE_TIMING_K2_POS_THRESH_2 - FE_TIMING_K2_POS_THRESH_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_POS_THRESH_2 :: lrf_k2OnPosThres_LSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_2_lrf_k2OnPosThres_LSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_2_lrf_k2OnPosThres_LSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_2_lrf_k2OnPosThres_LSB_DEFAULT 0xb0

/***************************************************************************
 *FE_TIMING_K2_POS_THRESH_1 - FE_TIMING_K2_POS_THRESH_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_POS_THRESH_1 :: lrf_k2OffPosThres_MSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_1_lrf_k2OffPosThres_MSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_1_lrf_k2OffPosThres_MSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_1_lrf_k2OffPosThres_MSB_DEFAULT 0x01

/***************************************************************************
 *FE_TIMING_K2_POS_THRESH_0 - FE_TIMING_K2_POS_THRESH_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_POS_THRESH_0 :: lrf_k2OffPosThres_LSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_0_lrf_k2OffPosThres_LSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_0_lrf_k2OffPosThres_LSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POS_THRESH_0_lrf_k2OffPosThres_LSB_DEFAULT 0x90

/***************************************************************************
 *FE_TIMING_K2_POSSLOPE_MSB - FE_TIMING_K2_POSSLOPE_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_POSSLOPE_MSB :: lrf_k2Posslope_MSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POSSLOPE_MSB_lrf_k2Posslope_MSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POSSLOPE_MSB_lrf_k2Posslope_MSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POSSLOPE_MSB_lrf_k2Posslope_MSB_DEFAULT 0x02

/***************************************************************************
 *FE_TIMING_K2_POSSLOPE_LSB - FE_TIMING_K2_POSSLOPE_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_K2_POSSLOPE_LSB :: lrf_k2Posslope_LSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POSSLOPE_LSB_lrf_k2Posslope_LSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POSSLOPE_LSB_lrf_k2Posslope_LSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_K2_POSSLOPE_LSB_lrf_k2Posslope_LSB_DEFAULT 0x8f

/***************************************************************************
 *FE_TIMING_SWEEP_OFFSET_MSB - FE_TIMING_SWEEP_OFFSET_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_SWEEP_OFFSET_MSB :: irf_TRL_RAMP_DELTA_MSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_SWEEP_OFFSET_MSB_irf_TRL_RAMP_DELTA_MSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_SWEEP_OFFSET_MSB_irf_TRL_RAMP_DELTA_MSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_SWEEP_OFFSET_MSB_irf_TRL_RAMP_DELTA_MSB_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_SWEEP_OFFSET_LSB - FE_TIMING_SWEEP_OFFSET_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_SWEEP_OFFSET_LSB :: irf_TRL_RAMP_DELTA_LSB [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_SWEEP_OFFSET_LSB_irf_TRL_RAMP_DELTA_LSB_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_SWEEP_OFFSET_LSB_irf_TRL_RAMP_DELTA_LSB_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_SWEEP_OFFSET_LSB_irf_TRL_RAMP_DELTA_LSB_DEFAULT 0x00

/***************************************************************************
 *FE_UPSAMPLER_CONTROL - FE_UPSAMPLER_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_UPSAMPLER_CONTROL :: reserved0 [07:01] */
#define BCHP_DFE_FEDEC_FE_UPSAMPLER_CONTROL_reserved0_MASK         0xfe
#define BCHP_DFE_FEDEC_FE_UPSAMPLER_CONTROL_reserved0_SHIFT        1

/* DFE_FEDEC :: FE_UPSAMPLER_CONTROL :: irf_fe_upsampler_bypass [00:00] */
#define BCHP_DFE_FEDEC_FE_UPSAMPLER_CONTROL_irf_fe_upsampler_bypass_MASK 0x01
#define BCHP_DFE_FEDEC_FE_UPSAMPLER_CONTROL_irf_fe_upsampler_bypass_SHIFT 0
#define BCHP_DFE_FEDEC_FE_UPSAMPLER_CONTROL_irf_fe_upsampler_bypass_DEFAULT 0x00

/***************************************************************************
 *FE_CTRL0_MSB - FE_CTRL0_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL0_MSB :: reserved0 [07:02] */
#define BCHP_DFE_FEDEC_FE_CTRL0_MSB_reserved0_MASK                 0xfc
#define BCHP_DFE_FEDEC_FE_CTRL0_MSB_reserved0_SHIFT                2

/* DFE_FEDEC :: FE_CTRL0_MSB :: clkctl_divvid [01:00] */
#define BCHP_DFE_FEDEC_FE_CTRL0_MSB_clkctl_divvid_MASK             0x03
#define BCHP_DFE_FEDEC_FE_CTRL0_MSB_clkctl_divvid_SHIFT            0
#define BCHP_DFE_FEDEC_FE_CTRL0_MSB_clkctl_divvid_DEFAULT          0x00

/***************************************************************************
 *FE_CTRL0_LSB - FE_CTRL0_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL0_LSB :: clkctl_divvid [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL0_LSB_clkctl_divvid_MASK             0xff
#define BCHP_DFE_FEDEC_FE_CTRL0_LSB_clkctl_divvid_SHIFT            0
#define BCHP_DFE_FEDEC_FE_CTRL0_LSB_clkctl_divvid_DEFAULT          0x0a

/***************************************************************************
 *FE_CTRL1_MSB - FE_CTRL1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL1_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL1_MSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL1_MSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL1_LSB - FE_CTRL1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL1_LSB :: reserved0 [07:06] */
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_reserved0_MASK                 0xc0
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_reserved0_SHIFT                6

/* DFE_FEDEC :: FE_CTRL1_LSB :: cic_decimation [05:04] */
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_cic_decimation_MASK            0x30
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_cic_decimation_SHIFT           4
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_cic_decimation_DEFAULT         0x03

/* DFE_FEDEC :: FE_CTRL1_LSB :: byp_hbu [03:03] */
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_byp_hbu_MASK                   0x08
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_byp_hbu_SHIFT                  3
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_byp_hbu_DEFAULT                0x01

/* DFE_FEDEC :: FE_CTRL1_LSB :: byp_hb [02:00] */
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_byp_hb_MASK                    0x07
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_byp_hb_SHIFT                   0
#define BCHP_DFE_FEDEC_FE_CTRL1_LSB_byp_hb_DEFAULT                 0x07

/***************************************************************************
 *FE_CTRL2_MSB - FE_CTRL2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL2_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL2_MSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL2_MSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL2_LSB - FE_CTRL2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL2_LSB :: reserved0 [07:04] */
#define BCHP_DFE_FEDEC_FE_CTRL2_LSB_reserved0_MASK                 0xf0
#define BCHP_DFE_FEDEC_FE_CTRL2_LSB_reserved0_SHIFT                4

/* DFE_FEDEC :: FE_CTRL2_LSB :: vid_quant [03:00] */
#define BCHP_DFE_FEDEC_FE_CTRL2_LSB_vid_quant_MASK                 0x0f
#define BCHP_DFE_FEDEC_FE_CTRL2_LSB_vid_quant_SHIFT                0
#define BCHP_DFE_FEDEC_FE_CTRL2_LSB_vid_quant_DEFAULT              0x06

/***************************************************************************
 *FE_CTRL3_MSB - FE_CTRL3_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL3_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL3_MSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL3_MSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL3_LSB - FE_CTRL3_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL3_LSB :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_reserved0_MASK                 0x80
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_reserved0_SHIFT                7

/* DFE_FEDEC :: FE_CTRL3_LSB :: vid_in_ph_inv [06:06] */
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_vid_in_ph_inv_MASK             0x40
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_vid_in_ph_inv_SHIFT            6
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_vid_in_ph_inv_DEFAULT          0x00

/* DFE_FEDEC :: FE_CTRL3_LSB :: clk_cnt_sw_reset [05:05] */
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_clk_cnt_sw_reset_MASK          0x20
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_clk_cnt_sw_reset_SHIFT         5
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_clk_cnt_sw_reset_DEFAULT       0x00

/* DFE_FEDEC :: FE_CTRL3_LSB :: out_format [04:04] */
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_out_format_MASK                0x10
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_out_format_SHIFT               4
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_out_format_DEFAULT             0x00

/* DFE_FEDEC :: FE_CTRL3_LSB :: byp_cic [03:03] */
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_byp_cic_MASK                   0x08
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_byp_cic_SHIFT                  3
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_byp_cic_DEFAULT                0x00

/* DFE_FEDEC :: FE_CTRL3_LSB :: byp [02:02] */
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_byp_MASK                       0x04
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_byp_SHIFT                      2
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_byp_DEFAULT                    0x00

/* DFE_FEDEC :: FE_CTRL3_LSB :: clkctl_divadc [01:00] */
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_clkctl_divadc_MASK             0x03
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_clkctl_divadc_SHIFT            0
#define BCHP_DFE_FEDEC_FE_CTRL3_LSB_clkctl_divadc_DEFAULT          0x00

/***************************************************************************
 *FE_CTRL4_MSB - FE_CTRL4_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL4_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL4_MSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL4_MSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL4_LSB - FE_CTRL4_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL4_LSB :: reserved0 [07:02] */
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB_reserved0_MASK                 0xfc
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB_reserved0_SHIFT                2

/* DFE_FEDEC :: FE_CTRL4_LSB :: data_reset [01:01] */
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB_data_reset_MASK                0x02
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB_data_reset_SHIFT               1
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB_data_reset_DEFAULT             0x00

/* DFE_FEDEC :: FE_CTRL4_LSB :: vid_clkgen_reset [00:00] */
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB_vid_clkgen_reset_MASK          0x01
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB_vid_clkgen_reset_SHIFT         0
#define BCHP_DFE_FEDEC_FE_CTRL4_LSB_vid_clkgen_reset_DEFAULT       0x00

/***************************************************************************
 *FE_CTRL5_MSB - FE_CTRL5_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL5_MSB :: reserved0 [07:01] */
#define BCHP_DFE_FEDEC_FE_CTRL5_MSB_reserved0_MASK                 0xfe
#define BCHP_DFE_FEDEC_FE_CTRL5_MSB_reserved0_SHIFT                1

/* DFE_FEDEC :: FE_CTRL5_MSB :: mau_bus_fix [00:00] */
#define BCHP_DFE_FEDEC_FE_CTRL5_MSB_mau_bus_fix_MASK               0x01
#define BCHP_DFE_FEDEC_FE_CTRL5_MSB_mau_bus_fix_SHIFT              0
#define BCHP_DFE_FEDEC_FE_CTRL5_MSB_mau_bus_fix_DEFAULT            0x00

/***************************************************************************
 *FE_CTRL5_LSB - FE_CTRL5_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL5_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL5_LSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL5_LSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL6_MSB - FE_CTRL6_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL6_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL6_MSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL6_MSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL6_LSB - FE_CTRL6_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL6_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL6_LSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL6_LSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL7_MSB - FE_CTRL7_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL7_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL7_MSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL7_MSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL7_LSB - FE_CTRL7_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL7_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL7_LSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL7_LSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL8_MSB - FE_CTRL8_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL8_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL8_MSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL8_MSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL8_LSB - FE_CTRL8_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL8_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL8_LSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL8_LSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL9_MSB - FE_CTRL9_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL9_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL9_MSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL9_MSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL9_LSB - FE_CTRL9_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL9_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL9_LSB_reserved0_MASK                 0xff
#define BCHP_DFE_FEDEC_FE_CTRL9_LSB_reserved0_SHIFT                0

/***************************************************************************
 *FE_CTRL10_MSB - FE_CTRL10_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL10_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL10_MSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL10_MSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL10_LSB - FE_CTRL10_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL10_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL10_LSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL10_LSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL11_MSB - FE_CTRL11_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL11_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL11_MSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL11_MSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL11_LSB - FE_CTRL11_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL11_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL11_LSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL11_LSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL12_MSB - FE_CTRL12_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL12_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL12_MSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL12_MSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL12_LSB - FE_CTRL12_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL12_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL12_LSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL12_LSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL13_MSB - FE_CTRL13_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL13_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL13_MSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL13_MSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL13_LSB - FE_CTRL13_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL13_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL13_LSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL13_LSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL14_MSB - FE_CTRL14_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL14_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL14_MSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL14_MSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL14_LSB - FE_CTRL14_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL14_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL14_LSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL14_LSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL15_MSB - FE_CTRL15_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL15_MSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL15_MSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL15_MSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_CTRL15_LSB - FE_CTRL15_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_CTRL15_LSB :: reserved0 [07:00] */
#define BCHP_DFE_FEDEC_FE_CTRL15_LSB_reserved0_MASK                0xff
#define BCHP_DFE_FEDEC_FE_CTRL15_LSB_reserved0_SHIFT               0

/***************************************************************************
 *FE_IAGC_GAIN_MSB - FE_IAGC_GAIN_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_GAIN_MSB :: iagc_gain_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_MSB_iagc_gain_msb_MASK         0xff
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_MSB_iagc_gain_msb_SHIFT        0
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_MSB_iagc_gain_msb_DEFAULT      0x40

/***************************************************************************
 *FE_IAGC_GAIN_LSB - FE_IAGC_GAIN_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_IAGC_GAIN_LSB :: reserved0 [07:04] */
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_LSB_reserved0_MASK             0xf0
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_LSB_reserved0_SHIFT            4

/* DFE_FEDEC :: FE_IAGC_GAIN_LSB :: iagc_gain_lsb [03:00] */
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_LSB_iagc_gain_lsb_MASK         0x0f
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_LSB_iagc_gain_lsb_SHIFT        0
#define BCHP_DFE_FEDEC_FE_IAGC_GAIN_LSB_iagc_gain_lsb_DEFAULT      0x00

/***************************************************************************
 *FE_FIFO_MODE - FE_FIFO_MODE
 ***************************************************************************/
/* DFE_FEDEC :: FE_FIFO_MODE :: reserved0 [07:02] */
#define BCHP_DFE_FEDEC_FE_FIFO_MODE_reserved0_MASK                 0xfc
#define BCHP_DFE_FEDEC_FE_FIFO_MODE_reserved0_SHIFT                2

/* DFE_FEDEC :: FE_FIFO_MODE :: irf_fifo_test_mode [01:01] */
#define BCHP_DFE_FEDEC_FE_FIFO_MODE_irf_fifo_test_mode_MASK        0x02
#define BCHP_DFE_FEDEC_FE_FIFO_MODE_irf_fifo_test_mode_SHIFT       1
#define BCHP_DFE_FEDEC_FE_FIFO_MODE_irf_fifo_test_mode_DEFAULT     0x00

/* DFE_FEDEC :: FE_FIFO_MODE :: irf_clk_sel [00:00] */
#define BCHP_DFE_FEDEC_FE_FIFO_MODE_irf_clk_sel_MASK               0x01
#define BCHP_DFE_FEDEC_FE_FIFO_MODE_irf_clk_sel_SHIFT              0
#define BCHP_DFE_FEDEC_FE_FIFO_MODE_irf_clk_sel_DEFAULT            0x00

/***************************************************************************
 *FE_MODULATION_STANDARD - FE_MODULATION_STANDARD
 ***************************************************************************/
/* DFE_FEDEC :: FE_MODULATION_STANDARD :: reserved0 [07:04] */
#define BCHP_DFE_FEDEC_FE_MODULATION_STANDARD_reserved0_MASK       0xf0
#define BCHP_DFE_FEDEC_FE_MODULATION_STANDARD_reserved0_SHIFT      4

/* DFE_FEDEC :: FE_MODULATION_STANDARD :: mod_std [03:00] */
#define BCHP_DFE_FEDEC_FE_MODULATION_STANDARD_mod_std_MASK         0x0f
#define BCHP_DFE_FEDEC_FE_MODULATION_STANDARD_mod_std_SHIFT        0
#define BCHP_DFE_FEDEC_FE_MODULATION_STANDARD_mod_std_DEFAULT      0x00

/***************************************************************************
 *FE_QAM_MODE - FE_QAM_MODE
 ***************************************************************************/
/* DFE_FEDEC :: FE_QAM_MODE :: reserved0 [07:03] */
#define BCHP_DFE_FEDEC_FE_QAM_MODE_reserved0_MASK                  0xf8
#define BCHP_DFE_FEDEC_FE_QAM_MODE_reserved0_SHIFT                 3

/* DFE_FEDEC :: FE_QAM_MODE :: qam_mode [02:00] */
#define BCHP_DFE_FEDEC_FE_QAM_MODE_qam_mode_MASK                   0x07
#define BCHP_DFE_FEDEC_FE_QAM_MODE_qam_mode_SHIFT                  0
#define BCHP_DFE_FEDEC_FE_QAM_MODE_qam_mode_DEFAULT                0x00

/***************************************************************************
 *FE_TIMING_POS_PWR_DB_EXT_MSB - FE_TIMING_POS_PWR_DB_EXT_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_POS_PWR_DB_EXT_MSB :: pospowerdb_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_EXT_MSB_pospowerdb_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_EXT_MSB_pospowerdb_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_EXT_MSB_pospowerdb_msb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_POS_PWR_DB_EXT_LSB - FE_TIMING_POS_PWR_DB_EXT_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_POS_PWR_DB_EXT_LSB :: pospowerdb_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_EXT_LSB_pospowerdb_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_EXT_LSB_pospowerdb_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_POS_PWR_DB_EXT_LSB_pospowerdb_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_NEG_PWR_DB_EXT_MSB - FE_TIMING_NEG_PWR_DB_EXT_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_NEG_PWR_DB_EXT_MSB :: negpowerdb_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_EXT_MSB_negpowerdb_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_EXT_MSB_negpowerdb_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_EXT_MSB_negpowerdb_msb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_NEG_PWR_DB_EXT_LSB - FE_TIMING_NEG_PWR_DB_EXT_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_NEG_PWR_DB_EXT_LSB :: negpowerdb_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_EXT_LSB_negpowerdb_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_EXT_LSB_negpowerdb_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_NEG_PWR_DB_EXT_LSB_negpowerdb_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_FREQLB_MSB - FE_PILOT_FREQLB_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQLB_MSB :: fe_pilot_freqlb_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQLB_MSB_fe_pilot_freqlb_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQLB_MSB_fe_pilot_freqlb_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQLB_MSB_fe_pilot_freqlb_msb_DEFAULT 0x80

/***************************************************************************
 *FE_PILOT_FREQLB_LSB - FE_PILOT_FREQLB_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQLB_LSB :: fe_pilot_freqlb_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQLB_LSB_fe_pilot_freqlb_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQLB_LSB_fe_pilot_freqlb_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQLB_LSB_fe_pilot_freqlb_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_FREQUB_MSB - FE_PILOT_FREQUB_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQUB_MSB :: fe_pilot_frequb_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUB_MSB_fe_pilot_frequb_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUB_MSB_fe_pilot_frequb_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUB_MSB_fe_pilot_frequb_msb_DEFAULT 0x7f

/***************************************************************************
 *FE_PILOT_FREQUB_LSB - FE_PILOT_FREQUB_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_FREQUB_LSB :: fe_pilot_frequb_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUB_LSB_fe_pilot_frequb_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUB_LSB_fe_pilot_frequb_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_FREQUB_LSB_fe_pilot_frequb_lsb_DEFAULT 0xff

/***************************************************************************
 *FE_PILOT_AGC_GAIN_MSB - FE_PILOT_AGC_GAIN_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_AGC_GAIN_MSB :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_MSB_reserved0_MASK        0x80
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_MSB_reserved0_SHIFT       7

/* DFE_FEDEC :: FE_PILOT_AGC_GAIN_MSB :: fe_pilot_agc_gain_msb [06:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_MSB_fe_pilot_agc_gain_msb_MASK 0x7f
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_MSB_fe_pilot_agc_gain_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_MSB_fe_pilot_agc_gain_msb_DEFAULT 0x40

/***************************************************************************
 *FE_PILOT_AGC_GAIN_LSB - FE_PILOT_AGC_GAIN_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_AGC_GAIN_LSB :: fe_pilot_agc_gain_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_LSB_fe_pilot_agc_gain_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_LSB_fe_pilot_agc_gain_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_LSB_fe_pilot_agc_gain_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_AGC_DELTA_MSB - FE_PILOT_AGC_DELTA_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_AGC_DELTA_MSB :: reserved0 [07:05] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_MSB_reserved0_MASK       0xe0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_MSB_reserved0_SHIFT      5

/* DFE_FEDEC :: FE_PILOT_AGC_DELTA_MSB :: fe_pilot_agc_gain_msb [04:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_MSB_fe_pilot_agc_gain_msb_MASK 0x1f
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_MSB_fe_pilot_agc_gain_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_MSB_fe_pilot_agc_gain_msb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_AGC_DELTA_LSB - FE_PILOT_AGC_DELTA_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_AGC_DELTA_LSB :: fe_pilot_agc_gain_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_LSB_fe_pilot_agc_gain_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_LSB_fe_pilot_agc_gain_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_DELTA_LSB_fe_pilot_agc_gain_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_AGC_CONTROL - FE_PILOT_AGC_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_AGC_CONTROL :: reserved0 [07:04] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL_reserved0_MASK         0xf0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL_reserved0_SHIFT        4

/* DFE_FEDEC :: FE_PILOT_AGC_CONTROL :: AGCdeltamaxindx [03:01] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL_AGCdeltamaxindx_MASK   0x0e
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL_AGCdeltamaxindx_SHIFT  1
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL_AGCdeltamaxindx_DEFAULT 0x06

/* DFE_FEDEC :: FE_PILOT_AGC_CONTROL :: pilNormalizeMode [00:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL_pilNormalizeMode_MASK  0x01
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL_pilNormalizeMode_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_CONTROL_pilNormalizeMode_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_AGC_GAIN_CONTROL - FE_PILOT_AGC_GAIN_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_AGC_GAIN_CONTROL :: AGCgainminindx [07:04] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_CONTROL_AGCgainminindx_MASK 0xf0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_CONTROL_AGCgainminindx_SHIFT 4
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_CONTROL_AGCgainminindx_DEFAULT 0x05

/* DFE_FEDEC :: FE_PILOT_AGC_GAIN_CONTROL :: AGCrhoindx [03:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_CONTROL_AGCrhoindx_MASK   0x0f
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_CONTROL_AGCrhoindx_SHIFT  0
#define BCHP_DFE_FEDEC_FE_PILOT_AGC_GAIN_CONTROL_AGCrhoindx_DEFAULT 0x0b

/***************************************************************************
 *FE_PILOT_PHASEDETECTOR_CONTROL - FE_PILOT_PHASEDETECTOR_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_PHASEDETECTOR_CONTROL :: reserved0 [07:01] */
#define BCHP_DFE_FEDEC_FE_PILOT_PHASEDETECTOR_CONTROL_reserved0_MASK 0xfe
#define BCHP_DFE_FEDEC_FE_PILOT_PHASEDETECTOR_CONTROL_reserved0_SHIFT 1

/* DFE_FEDEC :: FE_PILOT_PHASEDETECTOR_CONTROL :: PilotTrackMode [00:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_PHASEDETECTOR_CONTROL_PilotTrackMode_MASK 0x01
#define BCHP_DFE_FEDEC_FE_PILOT_PHASEDETECTOR_CONTROL_PilotTrackMode_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_PHASEDETECTOR_CONTROL_PilotTrackMode_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_PHASE_ERROR_2 - FE_TIMING_PHASE_ERROR_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_PHASE_ERROR_2 :: reserved0 [07:04] */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_2_reserved0_MASK      0xf0
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_2_reserved0_SHIFT     4

/* DFE_FEDEC :: FE_TIMING_PHASE_ERROR_2 :: Timing_phase_error [03:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_2_Timing_phase_error_MASK 0x0f
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_2_Timing_phase_error_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_2_Timing_phase_error_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_PHASE_ERROR_1 - FE_TIMING_PHASE_ERROR_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_PHASE_ERROR_1 :: Timing_phase_error [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_1_Timing_phase_error_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_1_Timing_phase_error_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_1_Timing_phase_error_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_PHASE_ERROR_0 - FE_TIMING_PHASE_ERROR_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_PHASE_ERROR_0 :: Timing_phase_error [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_0_Timing_phase_error_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_0_Timing_phase_error_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ERROR_0_Timing_phase_error_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_THRESH_3_MSB - FE_TIMING_THRESH_3_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_THRESH_3_MSB :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_MSB_reserved0_MASK       0x80
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_MSB_reserved0_SHIFT      7

/* DFE_FEDEC :: FE_TIMING_THRESH_3_MSB :: fe_timing_thresh_3_msb [06:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_MSB_fe_timing_thresh_3_msb_MASK 0x7f
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_MSB_fe_timing_thresh_3_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_MSB_fe_timing_thresh_3_msb_DEFAULT 0x0d

/***************************************************************************
 *FE_TIMING_THRESH_3_LSB - FE_TIMING_THRESH_3_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_THRESH_3_LSB :: fe_timing_thresh_3_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_LSB_fe_timing_thresh_3_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_LSB_fe_timing_thresh_3_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_3_LSB_fe_timing_thresh_3_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_THRESH_2_MSB - FE_TIMING_THRESH_2_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_THRESH_2_MSB :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_MSB_reserved0_MASK       0x80
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_MSB_reserved0_SHIFT      7

/* DFE_FEDEC :: FE_TIMING_THRESH_2_MSB :: fe_timing_thresh_2_msb [06:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_MSB_fe_timing_thresh_2_msb_MASK 0x7f
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_MSB_fe_timing_thresh_2_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_MSB_fe_timing_thresh_2_msb_DEFAULT 0x0b

/***************************************************************************
 *FE_TIMING_THRESH_2_LSB - FE_TIMING_THRESH_2_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_THRESH_2_LSB :: fe_timing_thresh_2_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_LSB_fe_timing_thresh_2_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_LSB_fe_timing_thresh_2_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_2_LSB_fe_timing_thresh_2_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_THRESH_1_MSB - FE_TIMING_THRESH_1_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_THRESH_1_MSB :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_MSB_reserved0_MASK       0x80
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_MSB_reserved0_SHIFT      7

/* DFE_FEDEC :: FE_TIMING_THRESH_1_MSB :: fe_timing_thresh_1_msb [06:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_MSB_fe_timing_thresh_1_msb_MASK 0x7f
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_MSB_fe_timing_thresh_1_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_MSB_fe_timing_thresh_1_msb_DEFAULT 0x13

/***************************************************************************
 *FE_TIMING_THRESH_1_LSB - FE_TIMING_THRESH_1_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_THRESH_1_LSB :: fe_timing_thresh_1_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_LSB_fe_timing_thresh_1_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_LSB_fe_timing_thresh_1_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_1_LSB_fe_timing_thresh_1_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_THRESH_0_MSB - FE_TIMING_THRESH_0_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_THRESH_0_MSB :: reserved0 [07:07] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_MSB_reserved0_MASK       0x80
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_MSB_reserved0_SHIFT      7

/* DFE_FEDEC :: FE_TIMING_THRESH_0_MSB :: fe_timing_thresh_0_msb [06:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_MSB_fe_timing_thresh_0_msb_MASK 0x7f
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_MSB_fe_timing_thresh_0_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_MSB_fe_timing_thresh_0_msb_DEFAULT 0x11

/***************************************************************************
 *FE_TIMING_THRESH_0_LSB - FE_TIMING_THRESH_0_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_THRESH_0_LSB :: fe_timing_thresh_0_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_LSB_fe_timing_thresh_0_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_LSB_fe_timing_thresh_0_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_THRESH_0_LSB_fe_timing_thresh_0_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_QUANT_SEL - FE_QUANT_SEL
 ***************************************************************************/
/* DFE_FEDEC :: FE_QUANT_SEL :: reserved0 [07:02] */
#define BCHP_DFE_FEDEC_FE_QUANT_SEL_reserved0_MASK                 0xfc
#define BCHP_DFE_FEDEC_FE_QUANT_SEL_reserved0_SHIFT                2

/* DFE_FEDEC :: FE_QUANT_SEL :: fe_tl_in_quant_sel [01:01] */
#define BCHP_DFE_FEDEC_FE_QUANT_SEL_fe_tl_in_quant_sel_MASK        0x02
#define BCHP_DFE_FEDEC_FE_QUANT_SEL_fe_tl_in_quant_sel_SHIFT       1
#define BCHP_DFE_FEDEC_FE_QUANT_SEL_fe_tl_in_quant_sel_DEFAULT     0x00

/* DFE_FEDEC :: FE_QUANT_SEL :: fe_tl_out_quant_sel [00:00] */
#define BCHP_DFE_FEDEC_FE_QUANT_SEL_fe_tl_out_quant_sel_MASK       0x01
#define BCHP_DFE_FEDEC_FE_QUANT_SEL_fe_tl_out_quant_sel_SHIFT      0
#define BCHP_DFE_FEDEC_FE_QUANT_SEL_fe_tl_out_quant_sel_DEFAULT    0x00

/***************************************************************************
 *FE_TIMING_LINEAR_OFFSET_4 - FE_TIMING_LINEAR_OFFSET_4
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_LINEAR_OFFSET_4 :: timing_linear_offset_4 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_4_timing_linear_offset_4_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_4_timing_linear_offset_4_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_4_timing_linear_offset_4_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_LINEAR_OFFSET_3 - FE_TIMING_LINEAR_OFFSET_3
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_LINEAR_OFFSET_3 :: timing_linear_offset_3 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_3_timing_linear_offset_3_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_3_timing_linear_offset_3_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_3_timing_linear_offset_3_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_LINEAR_OFFSET_2 - FE_TIMING_LINEAR_OFFSET_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_LINEAR_OFFSET_2 :: timing_linear_offset_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_2_timing_linear_offset_2_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_2_timing_linear_offset_2_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_2_timing_linear_offset_2_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_LINEAR_OFFSET_1 - FE_TIMING_LINEAR_OFFSET_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_LINEAR_OFFSET_1 :: timing_linear_offset_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_1_timing_linear_offset_1_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_1_timing_linear_offset_1_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_1_timing_linear_offset_1_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_LINEAR_OFFSET_0 - FE_TIMING_LINEAR_OFFSET_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_LINEAR_OFFSET_0 :: timing_linear_offset_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_0_timing_linear_offset_0_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_0_timing_linear_offset_0_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_LINEAR_OFFSET_0_timing_linear_offset_0_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_PHASE_ACCUMULATOR_MSB - FE_TIMING_PHASE_ACCUMULATOR_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_PHASE_ACCUMULATOR_MSB :: timing_phase_accumulator_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ACCUMULATOR_MSB_timing_phase_accumulator_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ACCUMULATOR_MSB_timing_phase_accumulator_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ACCUMULATOR_MSB_timing_phase_accumulator_msb_DEFAULT 0x00

/***************************************************************************
 *FE_TIMING_PHASE_ACCUMULATOR_LSB - FE_TIMING_PHASE_ACCUMULATOR_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_TIMING_PHASE_ACCUMULATOR_LSB :: timing_phase_accumulator_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ACCUMULATOR_LSB_timing_phase_accumulator_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ACCUMULATOR_LSB_timing_phase_accumulator_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_TIMING_PHASE_ACCUMULATOR_LSB_timing_phase_accumulator_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_PHASE_ERROR_MSB - FE_PILOT_PHASE_ERROR_MSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_PHASE_ERROR_MSB :: pilot_phase_error_msb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_PHASE_ERROR_MSB_pilot_phase_error_msb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_PHASE_ERROR_MSB_pilot_phase_error_msb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_PHASE_ERROR_MSB_pilot_phase_error_msb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_PHASE_ERROR_LSB - FE_PILOT_PHASE_ERROR_LSB
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_PHASE_ERROR_LSB :: pilot_phase_error_lsb [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_PHASE_ERROR_LSB_pilot_phase_error_lsb_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_PHASE_ERROR_LSB_pilot_phase_error_lsb_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_PHASE_ERROR_LSB_pilot_phase_error_lsb_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_LINEAR_OFFSET_3 - FE_PILOT_LINEAR_OFFSET_3
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LINEAR_OFFSET_3 :: pilot_linear_offset_3 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_3_pilot_linear_offset_3_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_3_pilot_linear_offset_3_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_3_pilot_linear_offset_3_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_LINEAR_OFFSET_2 - FE_PILOT_LINEAR_OFFSET_2
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LINEAR_OFFSET_2 :: pilot_linear_offset_2 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_2_pilot_linear_offset_2_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_2_pilot_linear_offset_2_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_2_pilot_linear_offset_2_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_LINEAR_OFFSET_1 - FE_PILOT_LINEAR_OFFSET_1
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LINEAR_OFFSET_1 :: pilot_linear_offset_1 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_1_pilot_linear_offset_1_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_1_pilot_linear_offset_1_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_1_pilot_linear_offset_1_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_LINEAR_OFFSET_0 - FE_PILOT_LINEAR_OFFSET_0
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_LINEAR_OFFSET_0 :: pilot_linear_offset_0 [07:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_0_pilot_linear_offset_0_MASK 0xff
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_0_pilot_linear_offset_0_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_LINEAR_OFFSET_0_pilot_linear_offset_0_DEFAULT 0x00

/***************************************************************************
 *FE_PILOT_RESET_CONTROL - FE_PILOT_RESET_CONTROL
 ***************************************************************************/
/* DFE_FEDEC :: FE_PILOT_RESET_CONTROL :: reserved0 [07:01] */
#define BCHP_DFE_FEDEC_FE_PILOT_RESET_CONTROL_reserved0_MASK       0xfe
#define BCHP_DFE_FEDEC_FE_PILOT_RESET_CONTROL_reserved0_SHIFT      1

/* DFE_FEDEC :: FE_PILOT_RESET_CONTROL :: pilot_loop_phaseoffset_reset [00:00] */
#define BCHP_DFE_FEDEC_FE_PILOT_RESET_CONTROL_pilot_loop_phaseoffset_reset_MASK 0x01
#define BCHP_DFE_FEDEC_FE_PILOT_RESET_CONTROL_pilot_loop_phaseoffset_reset_SHIFT 0
#define BCHP_DFE_FEDEC_FE_PILOT_RESET_CONTROL_pilot_loop_phaseoffset_reset_DEFAULT 0x00

#endif /* #ifndef BCHP_DFE_FEDEC_H__ */

/* End of File */
