#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 17 13:06:32 2025
# Process ID: 21100
# Current directory: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8908 C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.xpr
# Log file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/vivado.log
# Journal file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES\vivado.jou
# Running On: ECE-EMBSYS16, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 6, Host memory: 17104 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ip_repo/custom_accelerator_xyz_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/impl/ip'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ip_repo/rtl_multiplier_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/hls_multiplier/solution1/impl/ip'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ip_repo/custom_accelerator_xyz_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ip_repo/rtl_multiplier_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/hls_multiplier/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/02c8/hdl/verilog/sc_util_v1_0_2_constants.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/02c8/hdl/verilog/sc_util_v1_0_2_structs.svh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/02c8/hdl/sc_util_v1_0_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/a16a/hdl/axi_vip_v1_1_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_3_local_params.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_3_reg_params.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_3_reg_init.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_3_apis.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_3_unused_ports.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_3_axi_gp.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_3_axi_acp.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1313/hdl/processing_system7_vip_v1_0_3_axi_hp.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_processing_system7_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/5c35/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/5c35/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_xbar_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/5c35/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/5c35/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_auto_pc_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_rst_ps7_0_100M_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_rst_ps7_0_100M_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_rst_ps7_0_100M_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_rst_ps7_0_100M_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AddRoundKey.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_CRTLS_s_axi.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_state_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns_inveOg.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvShiftRows.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes_inverdEe.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns_cipher.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows_tmp_state.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes_cipher.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AddRoundKey.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_CRTLS_s_axi.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_state_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns_inveOg.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvShiftRows.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes_inverdEe.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns_cipher.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows_tmp_state.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes_cipher.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_axi_uartlite_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_axi_uartlite_0_0/Zynq_CPU_axi_uartlite_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_axi_uartlite_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_axi_uartlite_0_0/Zynq_CPU_axi_uartlite_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_axi_uartlite_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_axi_uartlite_0_0/Zynq_CPU_axi_uartlite_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_axi_uartlite_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_axi_uartlite_0_0/Zynq_CPU_axi_uartlite_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_axi_uartlite_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_axi_uartlite_0_0/Zynq_CPU_axi_uartlite_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Zynq_CPU.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Zynq_CPU_ps7_0_axi_periph_0
Zynq_CPU_auto_pc_0
Zynq_CPU_xbar_0
Zynq_CPU_rst_ps7_0_100M_0
Zynq_CPU_AES_Full_0_0

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1445.879 ; gain = 0.000
open_bd_design {C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd}
Reading block design file <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:AES_Full:1.0 - AES_Full_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <Zynq_CPU> from block design file <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1445.879 ; gain = 0.000
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /AES_Full_0]
WARNING: [BD 41-2028] Locking AES_Full to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
upgrade_ip [get_ips  {Zynq_CPU_ps7_0_axi_periph_0 Zynq_CPU_rst_ps7_0_100M_0}] -log ip_upgrade.log
Upgrading 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd'
INFO: [IP_Flow 19-3422] Upgraded Zynq_CPU_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 16 to revision 26
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded Zynq_CPU_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [BD 41-1983] Skipping reset outputs for the ip AES_Full_0, which is locked by user.
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
Wrote  : <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ui/bd_6fb9208b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {Zynq_CPU_ps7_0_axi_periph_0 Zynq_CPU_rst_ps7_0_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M01_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /axi_uartlite_0/S_AXI'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
VHDL Output written to : C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/synth/Zynq_CPU.v
VHDL Output written to : C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/sim/Zynq_CPU.v
VHDL Output written to : C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/hdl/Zynq_CPU_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_axi_uartlite_0_0/Zynq_CPU_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_2/Zynq_CPU_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_0/Zynq_CPU_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_1/Zynq_CPU_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
Exporting to file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/hw_handoff/Zynq_CPU.hwh
Generated Hardware Definition File C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/synth/Zynq_CPU.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1934.207 ; gain = 314.598
catch { config_ip_cache -export [get_ips -all Zynq_CPU_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_AES_Full_0_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_xbar_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_s00_mmu_0] }
export_ip_user_files -of_objects [get_files C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd]
launch_runs Zynq_CPU_AES_Full_0_0_synth_1 Zynq_CPU_processing_system7_0_0_synth_1 Zynq_CPU_rst_ps7_0_100M_0_synth_1 Zynq_CPU_axi_uartlite_0_0_synth_1 Zynq_CPU_xbar_0_synth_1 Zynq_CPU_auto_pc_2_synth_1 Zynq_CPU_auto_pc_0_synth_1 Zynq_CPU_auto_pc_1_synth_1 Zynq_CPU_s00_mmu_0_synth_1 -jobs 6
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Thu Apr 17 13:08:59 2025] Launched Zynq_CPU_AES_Full_0_0_synth_1, Zynq_CPU_processing_system7_0_0_synth_1, Zynq_CPU_rst_ps7_0_100M_0_synth_1, Zynq_CPU_axi_uartlite_0_0_synth_1, Zynq_CPU_xbar_0_synth_1, Zynq_CPU_auto_pc_2_synth_1, Zynq_CPU_auto_pc_0_synth_1, Zynq_CPU_auto_pc_1_synth_1, Zynq_CPU_s00_mmu_0_synth_1...
Run output will be captured here:
Zynq_CPU_AES_Full_0_0_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_AES_Full_0_0_synth_1/runme.log
Zynq_CPU_processing_system7_0_0_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_processing_system7_0_0_synth_1/runme.log
Zynq_CPU_rst_ps7_0_100M_0_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_rst_ps7_0_100M_0_synth_1/runme.log
Zynq_CPU_axi_uartlite_0_0_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_axi_uartlite_0_0_synth_1/runme.log
Zynq_CPU_xbar_0_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_xbar_0_synth_1/runme.log
Zynq_CPU_auto_pc_2_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_auto_pc_2_synth_1/runme.log
Zynq_CPU_auto_pc_0_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_auto_pc_0_synth_1/runme.log
Zynq_CPU_auto_pc_1_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_auto_pc_1_synth_1/runme.log
Zynq_CPU_s00_mmu_0_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_s00_mmu_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd] -directory C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.ip_user_files -ipstatic_source_dir C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.cache/compile_simlib/modelsim} {questa=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.cache/compile_simlib/questa} {riviera=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.cache/compile_simlib/riviera} {activehdl=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets rst_ps7_0_100M_interconnect_aresetn] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_cells rst_ps7_0_100M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x42C0_0000 [ 64K ]>.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]'
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x42C0_0000 [ 64K ]>.
set_property location {3 981 13} [get_bd_cells AES_Full_0]
connect_bd_net [get_bd_pins AES_Full_0/ap_rst_n] [get_bd_pins rst_clk_wiz_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins AES_Full_0/ap_clk] [get_bd_pins clk_wiz/clk_out1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_1/S_AXI]
Slave segment '/axi_uartlite_1/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x42C1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_1/UART]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /uart_rtl_0 /axi_uartlite_1/UART
WARNING: [BoardRule 102-1] Board automation did not generate location constraint for /axi_uartlite_1/UART. Users may need to specify the location constraint manually.
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins AES_Full_0/s_axi_CRTLS] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
delete_bd_objs [get_bd_intf_nets axi_uartlite_1_UART] [get_bd_cells axi_uartlite_1]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_cells rst_clk_wiz_100M]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports FIXED_IO]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports DDR]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]'
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports uart_rtl_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_uartlite_0/s_axi_aclk]
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/M00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/M01_ACLK' will not be run, since it is obsolete due to previously run automations
endgroup
save_bd_design
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
Wrote  : <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ui/bd_6fb9208b.ui> 
reset_run Zynq_CPU_AES_Full_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [BD 41-1356] Slave segment </AES_Full_0/s_axi_CRTLS/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_50M'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /AES_Full_0/s_axi_CRTLS(Zynq_CPU_processing_system7_0_0_FCLK_CLK0) and /ps7_0_axi_periph/xbar/M01_AXI(Zynq_CPU_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /AES_Full_0/ap_clk(Zynq_CPU_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0/FCLK_CLK0(Zynq_CPU_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zynq_CPU_processing_system7_0_1, cache-ID = 25e826bc8347e9f1; cache size = 4.883 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zynq_CPU_rst_ps7_0_50M_1, cache-ID = f94599877b9013b5; cache size = 4.883 MB.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
save_bd_design
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
Wrote  : <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ui/bd_6fb9208b.ui> 
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [BD 41-1356] Slave segment </AES_Full_0/s_axi_CRTLS/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_50M'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /AES_Full_0/s_axi_CRTLS(Zynq_CPU_processing_system7_0_0_FCLK_CLK0) and /ps7_0_axi_periph/xbar/M01_AXI(Zynq_CPU_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /AES_Full_0/ap_clk(Zynq_CPU_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0/FCLK_CLK0(Zynq_CPU_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd 
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property CONFIG.clk_period 100000000 [get_bd_cells /AES_Full_0]
WARNING: [BD 41-721] Attempt to set value '100000000' on disabled parameter 'clk_period' of cell '/AES_Full_0' is ignored
set_property CONFIG.clk_period 100000000 [get_bd_cells /AES_Full_0]
WARNING: [BD 41-721] Attempt to set value '100000000' on disabled parameter 'clk_period' of cell '/AES_Full_0' is ignored
set_property CONFIG.clk_period 100000000 [get_bd_cells /AES_Full_0]
WARNING: [BD 41-721] Attempt to set value '100000000' on disabled parameter 'clk_period' of cell '/AES_Full_0' is ignored
save_bd_design
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
Wrote  : <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ui/bd_6fb9208b.ui> 
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [BD 41-1356] Slave segment </AES_Full_0/s_axi_CRTLS/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_50M'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /AES_Full_0/s_axi_CRTLS(Zynq_CPU_processing_system7_0_0_FCLK_CLK0) and /ps7_0_axi_periph/xbar/M01_AXI(Zynq_CPU_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /AES_Full_0/ap_clk(Zynq_CPU_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0/FCLK_CLK0(Zynq_CPU_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd 
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
save_bd_design
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 13:26:01 2025...
