[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysBigSimOpenMsp/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430_undefines.v:249: Undefining an unknown macro "PMEM_CUSTOM_AWIDTH".

[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430_undefines.v:250: Undefining an unknown macro "PMEM_CUSTOM_SIZE".

[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430_undefines.v:251: Undefining an unknown macro "DMEM_CUSTOM_AWIDTH".

[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430_undefines.v:252: Undefining an unknown macro "DMEM_CUSTOM_SIZE".

[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430_undefines.v:253: Undefining an unknown macro "PER_CUSTOM_AWIDTH".

[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430_undefines.v:254: Undefining an unknown macro "PER_CUSTOM_SIZE".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430.v:48:1: No timescale set for "openMSP430".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_clock_module.v:48:1: No timescale set for "omsp_clock_module".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_dbg.v:48:1: No timescale set for "omsp_dbg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_execution_unit.v:48:1: No timescale set for "omsp_execution_unit".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_frontend.v:48:1: No timescale set for "omsp_frontend".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_mem_backbone.v:48:1: No timescale set for "omsp_mem_backbone".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_multiplier.v:48:1: No timescale set for "omsp_multiplier".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sfr.v:49:1: No timescale set for "omsp_sfr".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_watchdog.v:48:1: No timescale set for "omsp_watchdog".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_alu.v:48:1: No timescale set for "omsp_alu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_dbg_uart.v:48:1: No timescale set for "omsp_dbg_uart".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_register_file.v:48:1: No timescale set for "omsp_register_file".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sync_cell.v:44:1: No timescale set for "omsp_sync_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sync_reset.v:44:1: No timescale set for "omsp_sync_reset".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_alu.v:48:1: Compile module "work@omsp_alu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_clock_module.v:48:1: Compile module "work@omsp_clock_module".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_dbg.v:48:1: Compile module "work@omsp_dbg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_dbg_uart.v:48:1: Compile module "work@omsp_dbg_uart".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_execution_unit.v:48:1: Compile module "work@omsp_execution_unit".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_frontend.v:48:1: Compile module "work@omsp_frontend".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_mem_backbone.v:48:1: Compile module "work@omsp_mem_backbone".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_multiplier.v:48:1: Compile module "work@omsp_multiplier".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_register_file.v:48:1: Compile module "work@omsp_register_file".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sfr.v:49:1: Compile module "work@omsp_sfr".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sync_cell.v:44:1: Compile module "work@omsp_sync_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sync_reset.v:44:1: Compile module "work@omsp_sync_reset".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_watchdog.v:48:1: Compile module "work@omsp_watchdog".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430.v:48:1: Compile module "work@openMSP430".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/sim/bench.v:7:1: Compile module "work@testbench".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_alu.v:51:5: Implicit port type (wire) for "alu_out",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_clock_module.v:51:5: Implicit port type (wire) for "aclk",
there are 11 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_dbg.v:54:5: Implicit port type (wire) for "dbg_i2c_sda_out",
there are 6 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_execution_unit.v:51:5: Implicit port type (wire) for "cpuoff",
there are 11 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_frontend.v:71:5: Implicit port type (wire) for "mclk_enable",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_mem_backbone.v:51:5: Implicit port type (wire) for "dbg_mem_din",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_register_file.v:51:5: Implicit port type (wire) for "cpuoff",
there are 7 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sfr.v:52:5: Implicit port type (wire) for "cpu_id",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sync_cell.v:47:5: Implicit port type (wire) for "data_out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/omsp_sync_reset.v:47:5: Implicit port type (wire) for "rst_s".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/rtl/openMSP430.v:51:5: Implicit port type (wire) for "aclk",
there are 25 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/openmsp430/sim/bench.v:7:1: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 18.

[NTE:EL0511] Nb leaf instances: 9.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                               113
array_net                                              4
assign_stmt                                            2
assignment                                           484
begin                                                 23
bit_select                                          1078
case_item                                             70
case_stmt                                             13
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            6735
cont_assign                                          817
delay_control                                          6
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                        113
event_stmt                                             1
event_typespec                                         2
for_stmt                                               2
forever_stmt                                           1
func_call                                             15
function                                              12
if_else                                              165
if_stmt                                               78
include_file_info                                     39
initial                                                3
int_typespec                                         106
int_var                                                4
integer_typespec                                       6
integer_var                                            3
io_decl                                               16
logic_net                                           2206
logic_typespec                                      2283
logic_var                                              9
module_inst                                           65
named_event                                            1
operation                                           3427
package                                                2
param_assign                                         226
parameter                                            226
part_select                                          223
port                                                 994
range                                               1482
ref_module                                            16
ref_obj                                             4266
ref_typespec                                        3449
ref_var                                                2
sys_func_call                                         12
task                                                   9
while_stmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysBigSimOpenMsp/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 20
[   NOTE] : 16
