// Seed: 3972339088
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire [-1 : -1] id_3;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [1 : -1] id_5;
  time id_6;
  ;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_6
  );
  wire id_8;
  parameter id_9 = -1;
  wire id_10;
  wire id_11;
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input tri id_8,
    input tri id_9,
    input supply1 id_10
);
  wire id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  logic [7:0] id_13;
  if (-1) assign id_13[1] = -1;
endmodule
