$date
	Thu Nov 20 19:26:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 1 ! zero $end
$var wire 16 " result [15:0] $end
$var reg 16 # num1 [15:0] $end
$var reg 16 $ num2 [15:0] $end
$var reg 4 % opcode [3:0] $end
$scope module myALU $end
$var wire 16 & num1 [15:0] $end
$var wire 16 ' num2 [15:0] $end
$var wire 4 ( opcode [3:0] $end
$var wire 1 ! zero $end
$var reg 16 ) result [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#10
0!
b1100 "
b1100 )
b1 %
b1 (
b11 $
b11 '
b1001 #
b1001 &
#20
1!
b0 "
b0 )
b1111111111111011 $
b1111111111111011 '
b101 #
b101 &
#30
0!
b1000 "
b1000 )
b10 %
b10 (
b11 $
b11 '
b1011 #
b1011 &
#40
1!
b0 "
b0 )
b101 $
b101 '
b101 #
b101 &
#50
0!
b111 "
b111 )
b11 %
b11 (
b111 $
b111 '
b1111 #
b1111 &
#60
b1111 "
b1111 )
b100 %
b100 (
#70
b1000 "
b1000 )
b101 %
b101 (
#80
b1010101111001101 "
b1010101111001101 )
b1001000110100 $
b1001000110100 '
b1010101111001101 #
b1010101111001101 &
b1111 %
b1111 (
#90
