

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Dec 18 02:03:14 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6435|  6435|  6435|  6435|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- L_Inner_Loop    |  1024|  1024|         2|          1|          1|  1024|    yes   |
        |- L_W_Inner_Loop  |   901|   901|         3|          1|          1|   900|    yes   |
        +------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	9  / (exitcond_flatten8)
	7  / (!exitcond_flatten8)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %input_r) nounwind, !map !18"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !24"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([900 x i32]* %result) nounwind, !map !30"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffer = alloca [1024 x i32], align 4" [conv2D.cpp:44]   --->   Operation 14 'alloca' 'buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output = alloca [900 x i32], align 4"   --->   Operation 15 'alloca' 'output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader.i" [conv2D.cpp:7->conv2D.cpp:47]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader.i ]"   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 0, %0 ], [ %tmp_i_mid2_v, %.preheader.preheader.i ]" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 18 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_i = phi i6 [ 0, %0 ], [ %j, %.preheader.preheader.i ]"   --->   Operation 19 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 20 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 22 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %load_input.exit, label %.preheader.preheader.i"   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%i = add i6 %i_i, 1" [conv2D.cpp:7->conv2D.cpp:47]   --->   Operation 24 'add' 'i' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.42ns)   --->   "%exitcond_i3 = icmp eq i6 %j_i, -32" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 25 'icmp' 'exitcond_i3' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.18ns)   --->   "%j_i_mid2 = select i1 %exitcond_i3, i6 0, i6 %j_i" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 26 'select' 'j_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.18ns)   --->   "%tmp_i_mid2_v = select i1 %exitcond_i3, i6 %i, i6 %i_i" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 27 'select' 'tmp_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_i_mid2_v, i5 0)" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i11 %tmp to i12" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 29 'zext' 'tmp_21_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = zext i6 %j_i_mid2 to i12" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 30 'zext' 'tmp_5_i_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.63ns)   --->   "%tmp_s = add i12 %tmp_5_i_cast, %tmp_21_cast" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 31 'add' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i12 %tmp_s to i64" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 32 'zext' 'tmp_22_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_22_cast" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 33 'getelementptr' 'input_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 34 'load' 'input_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 35 [1/1] (1.82ns)   --->   "%j = add i6 %j_i_mid2, 1" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 35 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @L_Inner_Loop_str)"   --->   Operation 36 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 37 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 38 'specregionbegin' 'tmp_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 39 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [1024 x i32]* %buffer, i64 0, i64 %tmp_22_cast" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 40 'getelementptr' 'buffer_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 41 'load' 'input_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i32 %input_load, i32* %buffer_addr, align 4" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 42 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_2_i) nounwind" [conv2D.cpp:11->conv2D.cpp:47]   --->   Operation 43 'specregionend' 'empty_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader.i" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 44 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @convolution_kernel([1024 x i32]* %buffer, [9 x i32]* %kernel, [900 x i32]* %output) nounwind" [conv2D.cpp:48]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @convolution_kernel([1024 x i32]* %buffer, [9 x i32]* %kernel, [900 x i32]* %output) nounwind" [conv2D.cpp:48]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader.i9" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.35>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i10 [ 0, %load_input.exit ], [ %indvar_flatten_next7, %.preheader.preheader.i6 ]"   --->   Operation 48 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i_i3 = phi i5 [ 0, %load_input.exit ], [ %tmp_i5_mid2_v, %.preheader.preheader.i6 ]" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 49 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%j_i7 = phi i5 [ 0, %load_input.exit ], [ %j_2, %.preheader.preheader.i6 ]"   --->   Operation 50 'phi' 'j_i7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.77ns)   --->   "%exitcond_flatten8 = icmp eq i10 %indvar_flatten6, -124"   --->   Operation 51 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900) nounwind"   --->   Operation 52 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.73ns)   --->   "%indvar_flatten_next7 = add i10 %indvar_flatten6, 1"   --->   Operation 53 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %write_output.exit, label %.preheader.preheader.i6"   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i_i3, 1" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 55 'add' 'i_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.36ns)   --->   "%exitcond_i = icmp eq i5 %j_i7, -2" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 56 'icmp' 'exitcond_i' <Predicate = (!exitcond_flatten8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.21ns)   --->   "%j_i7_mid2 = select i1 %exitcond_i, i5 0, i5 %j_i7" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 57 'select' 'j_i7_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.21ns)   --->   "%tmp_i5_mid2_v = select i1 %exitcond_i, i5 %i_1, i5 %i_i3" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 58 'select' 'tmp_i5_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j_i7_mid2, 1" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 59 'add' 'j_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 7.01>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_i5_mid2_v, i5 0)" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 60 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_21 to i11" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 61 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_22 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_i5_mid2_v, i1 false)" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 62 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_22 to i11" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 63 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_23 = sub i11 %p_shl_cast, %p_shl1_cast" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 64 'sub' 'tmp_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2_i1_cast = zext i5 %j_i7_mid2 to i11" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 65 'zext' 'tmp_2_i1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_24 = add i11 %tmp_23, %tmp_2_i1_cast" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 66 'add' 'tmp_24' <Predicate = (!exitcond_flatten8)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i11 %tmp_24 to i64" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 67 'sext' 'tmp_26_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i32]* %output, i64 0, i64 %tmp_26_cast" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 68 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (3.25ns)   --->   "%output_load = load i32* %output_addr, align 4" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 69 'load' 'output_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 8 <SV = 6> <Delay = 6.50>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_W_Inner_Loop_str)"   --->   Operation 70 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 71 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 72 'specregionbegin' 'tmp_1_i' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 73 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%result_addr = getelementptr [900 x i32]* %result, i64 0, i64 %tmp_26_cast" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 74 'getelementptr' 'result_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_8 : Operation 75 [1/2] (3.25ns)   --->   "%output_load = load i32* %output_addr, align 4" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 75 'load' 'output_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 76 [1/1] (3.25ns)   --->   "store i32 %output_load, i32* %result_addr, align 4" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 76 'store' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_1_i) nounwind" [conv2D.cpp:36->conv2D.cpp:49]   --->   Operation 77 'specregionend' 'empty_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader.i9" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 78 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [conv2D.cpp:50]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [12]  (1.77 ns)

 <State 2>: 7.91ns
The critical path consists of the following:
	'phi' operation ('i_i', conv2D.cpp:10->conv2D.cpp:47) with incoming values : ('tmp_i_mid2_v', conv2D.cpp:10->conv2D.cpp:47) [13]  (0 ns)
	'add' operation ('i', conv2D.cpp:7->conv2D.cpp:47) [20]  (1.83 ns)
	'select' operation ('tmp_i_mid2_v', conv2D.cpp:10->conv2D.cpp:47) [24]  (1.19 ns)
	'add' operation ('tmp_s', conv2D.cpp:10->conv2D.cpp:47) [31]  (1.64 ns)
	'getelementptr' operation ('input_addr', conv2D.cpp:10->conv2D.cpp:47) [33]  (0 ns)
	'load' operation ('input_load', conv2D.cpp:10->conv2D.cpp:47) on array 'input_r' [35]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', conv2D.cpp:10->conv2D.cpp:47) on array 'input_r' [35]  (3.25 ns)
	'store' operation (conv2D.cpp:10->conv2D.cpp:47) of variable 'input_load', conv2D.cpp:10->conv2D.cpp:47 on array 'buffer', conv2D.cpp:44 [36]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [44]  (1.77 ns)

 <State 6>: 4.36ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv2D.cpp:34->conv2D.cpp:49) [46]  (0 ns)
	'icmp' operation ('exitcond_i', conv2D.cpp:34->conv2D.cpp:49) [54]  (1.36 ns)
	'select' operation ('j_i7_mid2', conv2D.cpp:34->conv2D.cpp:49) [55]  (1.22 ns)
	'add' operation ('j', conv2D.cpp:34->conv2D.cpp:49) [73]  (1.78 ns)

 <State 7>: 7.01ns
The critical path consists of the following:
	'sub' operation ('tmp_23', conv2D.cpp:35->conv2D.cpp:49) [61]  (0 ns)
	'add' operation ('tmp_24', conv2D.cpp:35->conv2D.cpp:49) [66]  (3.76 ns)
	'getelementptr' operation ('output_addr', conv2D.cpp:35->conv2D.cpp:49) [69]  (0 ns)
	'load' operation ('output_load', conv2D.cpp:35->conv2D.cpp:49) on array 'output' [70]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('output_load', conv2D.cpp:35->conv2D.cpp:49) on array 'output' [70]  (3.25 ns)
	'store' operation (conv2D.cpp:35->conv2D.cpp:49) of variable 'output_load', conv2D.cpp:35->conv2D.cpp:49 on array 'result' [71]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
