
PomodoroT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000baac  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  0800bc34  0800bc34  0000cc34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd18  0800bd18  0000d090  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd18  0800bd18  0000cd18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd20  0800bd20  0000d090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd20  0800bd20  0000cd20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bd24  0800bd24  0000cd24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800bd28  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bfc  20000090  0800bdb8  0000d090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c8c  0800bdb8  0000dc8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020355  00000000  00000000  0000d0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004860  00000000  00000000  0002d415  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a00  00000000  00000000  00031c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001420  00000000  00000000  00033678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cdc9  00000000  00000000  00034a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022aad  00000000  00000000  00061861  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104899  00000000  00000000  0008430e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00188ba7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000710c  00000000  00000000  00188bec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0018fcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800bc1c 	.word	0x0800bc1c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	0800bc1c 	.word	0x0800bc1c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004bc:	f001 ff08 	bl	80022d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c0:	f000 f86e 	bl	80005a0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80004c4:	f000 f8d0 	bl	8000668 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c8:	f000 fb4c 	bl	8000b64 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004cc:	f000 f8fa 	bl	80006c4 <MX_I2C1_Init>
  MX_I2C2_Init();
 80004d0:	f000 f938 	bl	8000744 <MX_I2C2_Init>
  MX_LCD_Init();
 80004d4:	f000 f976 	bl	80007c4 <MX_LCD_Init>
  MX_QUADSPI_Init();
 80004d8:	f000 f9ac 	bl	8000834 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 80004dc:	f000 fa2c 	bl	8000938 <MX_SAI1_Init>
  MX_SPI2_Init();
 80004e0:	f000 fad2 	bl	8000a88 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80004e4:	f000 fb0e 	bl	8000b04 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 80004e8:	f00a fee0 	bl	800b2ac <MX_USB_HOST_Init>
  MX_RTC_Init();
 80004ec:	f000 f9c8 	bl	8000880 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 80004f0:	f000 fcfa 	bl	8000ee8 <BSP_LCD_GLASS_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004f4:	f00a ff00 	bl	800b2f8 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

    //Timer is off, Program is running
    HAL_GPIO_WritePin(LD_R_GPIO_Port,LD_R_Pin,GPIO_PIN_SET);
 80004f8:	2201      	movs	r2, #1
 80004fa:	2104      	movs	r1, #4
 80004fc:	4825      	ldr	r0, [pc, #148]	@ (8000594 <main+0xdc>)
 80004fe:	f002 fa5b 	bl	80029b8 <HAL_GPIO_WritePin>

    //Display Ready on LCD
    BSP_LCD_GLASS_DisplayString((uint8_t *)options[optionIndex]);
 8000502:	4b25      	ldr	r3, [pc, #148]	@ (8000598 <main+0xe0>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a25      	ldr	r2, [pc, #148]	@ (800059c <main+0xe4>)
 8000508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800050c:	4618      	mov	r0, r3
 800050e:	f000 fd41 	bl	8000f94 <BSP_LCD_GLASS_DisplayString>


    //check for joystick right button press and change value
    if(HAL_GPIO_ReadPin(JOY_RIGHT_GPIO_Port,JOY_RIGHT_Pin)){
 8000512:	2104      	movs	r1, #4
 8000514:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000518:	f002 fa36 	bl	8002988 <HAL_GPIO_ReadPin>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d010      	beq.n	8000544 <main+0x8c>
    	if(optionIndex == 4 ){
 8000522:	4b1d      	ldr	r3, [pc, #116]	@ (8000598 <main+0xe0>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	2b04      	cmp	r3, #4
 8000528:	d103      	bne.n	8000532 <main+0x7a>
    		optionIndex = 1;
 800052a:	4b1b      	ldr	r3, [pc, #108]	@ (8000598 <main+0xe0>)
 800052c:	2201      	movs	r2, #1
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	e004      	b.n	800053c <main+0x84>
    	} else{
    		optionIndex++;
 8000532:	4b19      	ldr	r3, [pc, #100]	@ (8000598 <main+0xe0>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	3301      	adds	r3, #1
 8000538:	4a17      	ldr	r2, [pc, #92]	@ (8000598 <main+0xe0>)
 800053a:	6013      	str	r3, [r2, #0]
    	}
    	HAL_Delay(1000);
 800053c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000540:	f001 ff42 	bl	80023c8 <HAL_Delay>
    }

    //check for joystick button left press and change value
    if(HAL_GPIO_ReadPin(JOY_LEFT_GPIO_Port,JOY_LEFT_Pin)){
 8000544:	2102      	movs	r1, #2
 8000546:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800054a:	f002 fa1d 	bl	8002988 <HAL_GPIO_ReadPin>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d00c      	beq.n	800056e <main+0xb6>
        	if(optionIndex != 0 ){
 8000554:	4b10      	ldr	r3, [pc, #64]	@ (8000598 <main+0xe0>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d004      	beq.n	8000566 <main+0xae>
        		optionIndex--;
 800055c:	4b0e      	ldr	r3, [pc, #56]	@ (8000598 <main+0xe0>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	3b01      	subs	r3, #1
 8000562:	4a0d      	ldr	r2, [pc, #52]	@ (8000598 <main+0xe0>)
 8000564:	6013      	str	r3, [r2, #0]
        	}
        	HAL_Delay(1000);
 8000566:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800056a:	f001 ff2d 	bl	80023c8 <HAL_Delay>
     }

    //check if center joystick button was pressed
    if(HAL_GPIO_ReadPin(JOY_CENTER_GPIO_Port,JOY_CENTER_Pin) && optionIndex != 0){
 800056e:	2101      	movs	r1, #1
 8000570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000574:	f002 fa08 	bl	8002988 <HAL_GPIO_ReadPin>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d0ba      	beq.n	80004f4 <main+0x3c>
 800057e:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <main+0xe0>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d0b6      	beq.n	80004f4 <main+0x3c>
    	displayTimer(optionIndex);
 8000586:	4b04      	ldr	r3, [pc, #16]	@ (8000598 <main+0xe0>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4618      	mov	r0, r3
 800058c:	f000 fc28 	bl	8000de0 <displayTimer>
    MX_USB_HOST_Process();
 8000590:	e7b0      	b.n	80004f4 <main+0x3c>
 8000592:	bf00      	nop
 8000594:	48000400 	.word	0x48000400
 8000598:	200003ec 	.word	0x200003ec
 800059c:	20000000 	.word	0x20000000

080005a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b096      	sub	sp, #88	@ 0x58
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0314 	add.w	r3, r7, #20
 80005aa:	2244      	movs	r2, #68	@ 0x44
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f00b faa6 	bl	800bb00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	463b      	mov	r3, r7
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	605a      	str	r2, [r3, #4]
 80005bc:	609a      	str	r2, [r3, #8]
 80005be:	60da      	str	r2, [r3, #12]
 80005c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005c6:	f004 f9f9 	bl	80049bc <HAL_PWREx_ControlVoltageScaling>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005d0:	f000 fc84 	bl	8000edc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005d4:	f004 f9d4 	bl	8004980 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80005d8:	4b22      	ldr	r3, [pc, #136]	@ (8000664 <SystemClock_Config+0xc4>)
 80005da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80005de:	4a21      	ldr	r2, [pc, #132]	@ (8000664 <SystemClock_Config+0xc4>)
 80005e0:	f023 0318 	bic.w	r3, r3, #24
 80005e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80005e8:	231c      	movs	r3, #28
 80005ea:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005ec:	2301      	movs	r3, #1
 80005ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005f0:	2301      	movs	r3, #1
 80005f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005f4:	2301      	movs	r3, #1
 80005f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005fc:	2360      	movs	r3, #96	@ 0x60
 80005fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000600:	2302      	movs	r3, #2
 8000602:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000604:	2301      	movs	r3, #1
 8000606:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000608:	2301      	movs	r3, #1
 800060a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800060c:	2314      	movs	r3, #20
 800060e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000610:	2307      	movs	r3, #7
 8000612:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000614:	2302      	movs	r3, #2
 8000616:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000618:	2302      	movs	r3, #2
 800061a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	4618      	mov	r0, r3
 8000622:	f004 faed 	bl	8004c00 <HAL_RCC_OscConfig>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800062c:	f000 fc56 	bl	8000edc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000630:	230f      	movs	r3, #15
 8000632:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000634:	2303      	movs	r3, #3
 8000636:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000638:	2380      	movs	r3, #128	@ 0x80
 800063a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800063c:	2300      	movs	r3, #0
 800063e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000644:	463b      	mov	r3, r7
 8000646:	2101      	movs	r1, #1
 8000648:	4618      	mov	r0, r3
 800064a:	f004 feb5 	bl	80053b8 <HAL_RCC_ClockConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000654:	f000 fc42 	bl	8000edc <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000658:	f006 f92a 	bl	80068b0 <HAL_RCCEx_EnableMSIPLLMode>
}
 800065c:	bf00      	nop
 800065e:	3758      	adds	r7, #88	@ 0x58
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40021000 	.word	0x40021000

08000668 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b0a2      	sub	sp, #136	@ 0x88
 800066c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800066e:	463b      	mov	r3, r7
 8000670:	2288      	movs	r2, #136	@ 0x88
 8000672:	2100      	movs	r1, #0
 8000674:	4618      	mov	r0, r3
 8000676:	f00b fa43 	bl	800bb00 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USB;
 800067a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800067e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000680:	2300      	movs	r3, #0
 8000682:	667b      	str	r3, [r7, #100]	@ 0x64
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000684:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000688:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800068a:	2301      	movs	r3, #1
 800068c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800068e:	2301      	movs	r3, #1
 8000690:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000692:	2318      	movs	r3, #24
 8000694:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000696:	2307      	movs	r3, #7
 8000698:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800069a:	2302      	movs	r3, #2
 800069c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800069e:	2302      	movs	r3, #2
 80006a0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 80006a2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006a6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006a8:	463b      	mov	r3, r7
 80006aa:	4618      	mov	r0, r3
 80006ac:	f005 f8a8 	bl	8005800 <HAL_RCCEx_PeriphCLKConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 80006b6:	f000 fc11 	bl	8000edc <Error_Handler>
  }
}
 80006ba:	bf00      	nop
 80006bc:	3788      	adds	r7, #136	@ 0x88
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
	...

080006c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006ca:	4a1c      	ldr	r2, [pc, #112]	@ (800073c <MX_I2C1_Init+0x78>)
 80006cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00604E6E;
 80006ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000740 <MX_I2C1_Init+0x7c>)
 80006d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006d4:	4b18      	ldr	r3, [pc, #96]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006da:	4b17      	ldr	r3, [pc, #92]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006dc:	2201      	movs	r2, #1
 80006de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006e0:	4b15      	ldr	r3, [pc, #84]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006e6:	4b14      	ldr	r3, [pc, #80]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006ec:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006f2:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <MX_I2C1_Init+0x74>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006fe:	480e      	ldr	r0, [pc, #56]	@ (8000738 <MX_I2C1_Init+0x74>)
 8000700:	f003 fe40 	bl	8004384 <HAL_I2C_Init>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800070a:	f000 fbe7 	bl	8000edc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800070e:	2100      	movs	r1, #0
 8000710:	4809      	ldr	r0, [pc, #36]	@ (8000738 <MX_I2C1_Init+0x74>)
 8000712:	f003 fed2 	bl	80044ba <HAL_I2CEx_ConfigAnalogFilter>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800071c:	f000 fbde 	bl	8000edc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000720:	2100      	movs	r1, #0
 8000722:	4805      	ldr	r0, [pc, #20]	@ (8000738 <MX_I2C1_Init+0x74>)
 8000724:	f003 ff14 	bl	8004550 <HAL_I2CEx_ConfigDigitalFilter>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800072e:	f000 fbd5 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	200000ac 	.word	0x200000ac
 800073c:	40005400 	.word	0x40005400
 8000740:	00604e6e 	.word	0x00604e6e

08000744 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000748:	4b1b      	ldr	r3, [pc, #108]	@ (80007b8 <MX_I2C2_Init+0x74>)
 800074a:	4a1c      	ldr	r2, [pc, #112]	@ (80007bc <MX_I2C2_Init+0x78>)
 800074c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00604E6E;
 800074e:	4b1a      	ldr	r3, [pc, #104]	@ (80007b8 <MX_I2C2_Init+0x74>)
 8000750:	4a1b      	ldr	r2, [pc, #108]	@ (80007c0 <MX_I2C2_Init+0x7c>)
 8000752:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000754:	4b18      	ldr	r3, [pc, #96]	@ (80007b8 <MX_I2C2_Init+0x74>)
 8000756:	2200      	movs	r2, #0
 8000758:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800075a:	4b17      	ldr	r3, [pc, #92]	@ (80007b8 <MX_I2C2_Init+0x74>)
 800075c:	2201      	movs	r2, #1
 800075e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000760:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <MX_I2C2_Init+0x74>)
 8000762:	2200      	movs	r2, #0
 8000764:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000766:	4b14      	ldr	r3, [pc, #80]	@ (80007b8 <MX_I2C2_Init+0x74>)
 8000768:	2200      	movs	r2, #0
 800076a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800076c:	4b12      	ldr	r3, [pc, #72]	@ (80007b8 <MX_I2C2_Init+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000772:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <MX_I2C2_Init+0x74>)
 8000774:	2200      	movs	r2, #0
 8000776:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000778:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <MX_I2C2_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800077e:	480e      	ldr	r0, [pc, #56]	@ (80007b8 <MX_I2C2_Init+0x74>)
 8000780:	f003 fe00 	bl	8004384 <HAL_I2C_Init>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800078a:	f000 fba7 	bl	8000edc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800078e:	2100      	movs	r1, #0
 8000790:	4809      	ldr	r0, [pc, #36]	@ (80007b8 <MX_I2C2_Init+0x74>)
 8000792:	f003 fe92 	bl	80044ba <HAL_I2CEx_ConfigAnalogFilter>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800079c:	f000 fb9e 	bl	8000edc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80007a0:	2100      	movs	r1, #0
 80007a2:	4805      	ldr	r0, [pc, #20]	@ (80007b8 <MX_I2C2_Init+0x74>)
 80007a4:	f003 fed4 	bl	8004550 <HAL_I2CEx_ConfigDigitalFilter>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80007ae:	f000 fb95 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000100 	.word	0x20000100
 80007bc:	40005800 	.word	0x40005800
 80007c0:	00604e6e 	.word	0x00604e6e

080007c4 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80007c8:	4b18      	ldr	r3, [pc, #96]	@ (800082c <MX_LCD_Init+0x68>)
 80007ca:	4a19      	ldr	r2, [pc, #100]	@ (8000830 <MX_LCD_Init+0x6c>)
 80007cc:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80007ce:	4b17      	ldr	r3, [pc, #92]	@ (800082c <MX_LCD_Init+0x68>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80007d4:	4b15      	ldr	r3, [pc, #84]	@ (800082c <MX_LCD_Init+0x68>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80007da:	4b14      	ldr	r3, [pc, #80]	@ (800082c <MX_LCD_Init+0x68>)
 80007dc:	220c      	movs	r2, #12
 80007de:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80007e0:	4b12      	ldr	r3, [pc, #72]	@ (800082c <MX_LCD_Init+0x68>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80007e6:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_LCD_Init+0x68>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <MX_LCD_Init+0x68>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_LCD_Init+0x68>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_LCD_Init+0x68>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_LCD_Init+0x68>)
 8000800:	2200      	movs	r2, #0
 8000802:	631a      	str	r2, [r3, #48]	@ 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_LCD_Init+0x68>)
 8000806:	2200      	movs	r2, #0
 8000808:	629a      	str	r2, [r3, #40]	@ 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_LCD_Init+0x68>)
 800080c:	2200      	movs	r2, #0
 800080e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_LCD_Init+0x68>)
 8000812:	2200      	movs	r2, #0
 8000814:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_LCD_Init+0x68>)
 8000818:	f003 fee6 	bl	80045e8 <HAL_LCD_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8000822:	f000 fb5b 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000154 	.word	0x20000154
 8000830:	40002400 	.word	0x40002400

08000834 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_QUADSPI_Init+0x44>)
 800083a:	4a10      	ldr	r2, [pc, #64]	@ (800087c <MX_QUADSPI_Init+0x48>)
 800083c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 800083e:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <MX_QUADSPI_Init+0x44>)
 8000840:	2201      	movs	r2, #1
 8000842:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000844:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_QUADSPI_Init+0x44>)
 8000846:	2204      	movs	r2, #4
 8000848:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800084a:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <MX_QUADSPI_Init+0x44>)
 800084c:	2210      	movs	r2, #16
 800084e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000850:	4b09      	ldr	r3, [pc, #36]	@ (8000878 <MX_QUADSPI_Init+0x44>)
 8000852:	2218      	movs	r2, #24
 8000854:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000856:	4b08      	ldr	r3, [pc, #32]	@ (8000878 <MX_QUADSPI_Init+0x44>)
 8000858:	2200      	movs	r2, #0
 800085a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_QUADSPI_Init+0x44>)
 800085e:	2200      	movs	r2, #0
 8000860:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000862:	4805      	ldr	r0, [pc, #20]	@ (8000878 <MX_QUADSPI_Init+0x44>)
 8000864:	f004 f910 	bl	8004a88 <HAL_QSPI_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800086e:	f000 fb35 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20000190 	.word	0x20000190
 800087c:	a0001000 	.word	0xa0001000

08000880 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000894:	2300      	movs	r3, #0
 8000896:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000898:	4b25      	ldr	r3, [pc, #148]	@ (8000930 <MX_RTC_Init+0xb0>)
 800089a:	4a26      	ldr	r2, [pc, #152]	@ (8000934 <MX_RTC_Init+0xb4>)
 800089c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800089e:	4b24      	ldr	r3, [pc, #144]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80008a4:	4b22      	ldr	r3, [pc, #136]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008a6:	227f      	movs	r2, #127	@ 0x7f
 80008a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80008aa:	4b21      	ldr	r3, [pc, #132]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008ac:	22ff      	movs	r2, #255	@ 0xff
 80008ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008b6:	4b1e      	ldr	r3, [pc, #120]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008be:	2200      	movs	r2, #0
 80008c0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008c8:	4819      	ldr	r0, [pc, #100]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008ca:	f006 fac3 	bl	8006e54 <HAL_RTC_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80008d4:	f000 fb02 	bl	8000edc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80008d8:	2300      	movs	r3, #0
 80008da:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80008dc:	2300      	movs	r3, #0
 80008de:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2201      	movs	r2, #1
 80008f0:	4619      	mov	r1, r3
 80008f2:	480f      	ldr	r0, [pc, #60]	@ (8000930 <MX_RTC_Init+0xb0>)
 80008f4:	f006 fb36 	bl	8006f64 <HAL_RTC_SetTime>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80008fe:	f000 faed 	bl	8000edc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000902:	2301      	movs	r3, #1
 8000904:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000906:	2301      	movs	r3, #1
 8000908:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800090a:	2301      	movs	r3, #1
 800090c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800090e:	2300      	movs	r3, #0
 8000910:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000912:	463b      	mov	r3, r7
 8000914:	2201      	movs	r2, #1
 8000916:	4619      	mov	r1, r3
 8000918:	4805      	ldr	r0, [pc, #20]	@ (8000930 <MX_RTC_Init+0xb0>)
 800091a:	f006 fc1c 	bl	8007156 <HAL_RTC_SetDate>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000924:	f000 fada 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000928:	bf00      	nop
 800092a:	3718      	adds	r7, #24
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	200001d4 	.word	0x200001d4
 8000934:	40002800 	.word	0x40002800

08000938 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 800093c:	4b4d      	ldr	r3, [pc, #308]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 800093e:	4a4e      	ldr	r2, [pc, #312]	@ (8000a78 <MX_SAI1_Init+0x140>)
 8000940:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000942:	4b4c      	ldr	r3, [pc, #304]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000944:	2200      	movs	r2, #0
 8000946:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000948:	4b4a      	ldr	r3, [pc, #296]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 800094a:	2200      	movs	r2, #0
 800094c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 800094e:	4b49      	ldr	r3, [pc, #292]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000950:	2240      	movs	r2, #64	@ 0x40
 8000952:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000954:	4b47      	ldr	r3, [pc, #284]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000956:	2200      	movs	r2, #0
 8000958:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800095a:	4b46      	ldr	r3, [pc, #280]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 800095c:	2200      	movs	r2, #0
 800095e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000960:	4b44      	ldr	r3, [pc, #272]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000966:	4b43      	ldr	r3, [pc, #268]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800096c:	4b41      	ldr	r3, [pc, #260]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 800096e:	2200      	movs	r2, #0
 8000970:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000972:	4b40      	ldr	r3, [pc, #256]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000974:	2200      	movs	r2, #0
 8000976:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000978:	4b3e      	ldr	r3, [pc, #248]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 800097a:	4a40      	ldr	r2, [pc, #256]	@ (8000a7c <MX_SAI1_Init+0x144>)
 800097c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800097e:	4b3d      	ldr	r3, [pc, #244]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000980:	2200      	movs	r2, #0
 8000982:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000984:	4b3b      	ldr	r3, [pc, #236]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000986:	2200      	movs	r2, #0
 8000988:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800098a:	4b3a      	ldr	r3, [pc, #232]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 800098c:	2200      	movs	r2, #0
 800098e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000990:	4b38      	ldr	r3, [pc, #224]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000992:	2200      	movs	r2, #0
 8000994:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000996:	4b37      	ldr	r3, [pc, #220]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 8000998:	2208      	movs	r2, #8
 800099a:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800099c:	4b35      	ldr	r3, [pc, #212]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 800099e:	2201      	movs	r2, #1
 80009a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80009a2:	4b34      	ldr	r3, [pc, #208]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80009a8:	4b32      	ldr	r3, [pc, #200]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80009ae:	4b31      	ldr	r3, [pc, #196]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80009b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80009ba:	4b2e      	ldr	r3, [pc, #184]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80009c0:	4b2c      	ldr	r3, [pc, #176]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80009c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80009cc:	4829      	ldr	r0, [pc, #164]	@ (8000a74 <MX_SAI1_Init+0x13c>)
 80009ce:	f006 fd67 	bl	80074a0 <HAL_SAI_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 80009d8:	f000 fa80 	bl	8000edc <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80009dc:	4b28      	ldr	r3, [pc, #160]	@ (8000a80 <MX_SAI1_Init+0x148>)
 80009de:	4a29      	ldr	r2, [pc, #164]	@ (8000a84 <MX_SAI1_Init+0x14c>)
 80009e0:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80009e2:	4b27      	ldr	r3, [pc, #156]	@ (8000a80 <MX_SAI1_Init+0x148>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80009e8:	4b25      	ldr	r3, [pc, #148]	@ (8000a80 <MX_SAI1_Init+0x148>)
 80009ea:	2203      	movs	r2, #3
 80009ec:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 80009ee:	4b24      	ldr	r3, [pc, #144]	@ (8000a80 <MX_SAI1_Init+0x148>)
 80009f0:	2240      	movs	r2, #64	@ 0x40
 80009f2:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80009f4:	4b22      	ldr	r3, [pc, #136]	@ (8000a80 <MX_SAI1_Init+0x148>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80009fa:	4b21      	ldr	r3, [pc, #132]	@ (8000a80 <MX_SAI1_Init+0x148>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8000a00:	4b1f      	ldr	r3, [pc, #124]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000a06:	4b1e      	ldr	r3, [pc, #120]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000a0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000a12:	4b1b      	ldr	r3, [pc, #108]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000a18:	4b19      	ldr	r3, [pc, #100]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000a1e:	4b18      	ldr	r3, [pc, #96]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000a24:	4b16      	ldr	r3, [pc, #88]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a2c:	2208      	movs	r2, #8
 8000a2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8000a30:	4b13      	ldr	r3, [pc, #76]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000a36:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000a3c:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000a42:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8000a48:	4b0d      	ldr	r3, [pc, #52]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8000a54:	4b0a      	ldr	r3, [pc, #40]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8000a5a:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8000a60:	4807      	ldr	r0, [pc, #28]	@ (8000a80 <MX_SAI1_Init+0x148>)
 8000a62:	f006 fd1d 	bl	80074a0 <HAL_SAI_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8000a6c:	f000 fa36 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	200001f8 	.word	0x200001f8
 8000a78:	40015404 	.word	0x40015404
 8000a7c:	0002ee00 	.word	0x0002ee00
 8000a80:	2000027c 	.word	0x2000027c
 8000a84:	40015424 	.word	0x40015424

08000a88 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8000b00 <MX_SPI2_Init+0x78>)
 8000a90:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000a94:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a98:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a9a:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000aa2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000aa6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aa8:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aae:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000ab6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aba:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000abc:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ace:	4b0b      	ldr	r3, [pc, #44]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000ad4:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000ad6:	2207      	movs	r2, #7
 8000ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ada:	4b08      	ldr	r3, [pc, #32]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000ae2:	2208      	movs	r2, #8
 8000ae4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ae6:	4805      	ldr	r0, [pc, #20]	@ (8000afc <MX_SPI2_Init+0x74>)
 8000ae8:	f006 fe86 	bl	80077f8 <HAL_SPI_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000af2:	f000 f9f3 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000300 	.word	0x20000300
 8000b00:	40003800 	.word	0x40003800

08000b04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b0a:	4a15      	ldr	r2, [pc, #84]	@ (8000b60 <MX_USART2_UART_Init+0x5c>)
 8000b0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b0e:	4b13      	ldr	r3, [pc, #76]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b16:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b34:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b40:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b46:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <MX_USART2_UART_Init+0x58>)
 8000b48:	f006 fef9 	bl	800793e <HAL_UART_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b52:	f000 f9c3 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b56:	bf00      	nop
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000364 	.word	0x20000364
 8000b60:	40004400 	.word	0x40004400

08000b64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08c      	sub	sp, #48	@ 0x30
 8000b68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6a:	f107 031c 	add.w	r3, r7, #28
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	609a      	str	r2, [r3, #8]
 8000b76:	60da      	str	r2, [r3, #12]
 8000b78:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b7a:	4b94      	ldr	r3, [pc, #592]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7e:	4a93      	ldr	r2, [pc, #588]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000b80:	f043 0310 	orr.w	r3, r3, #16
 8000b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b86:	4b91      	ldr	r3, [pc, #580]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8a:	f003 0310 	and.w	r3, r3, #16
 8000b8e:	61bb      	str	r3, [r7, #24]
 8000b90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b92:	4b8e      	ldr	r3, [pc, #568]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b96:	4a8d      	ldr	r2, [pc, #564]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000b98:	f043 0304 	orr.w	r3, r3, #4
 8000b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b9e:	4b8b      	ldr	r3, [pc, #556]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba2:	f003 0304 	and.w	r3, r3, #4
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000baa:	4b88      	ldr	r3, [pc, #544]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bae:	4a87      	ldr	r2, [pc, #540]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb6:	4b85      	ldr	r3, [pc, #532]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bbe:	613b      	str	r3, [r7, #16]
 8000bc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc2:	4b82      	ldr	r3, [pc, #520]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc6:	4a81      	ldr	r2, [pc, #516]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bce:	4b7f      	ldr	r3, [pc, #508]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bda:	4b7c      	ldr	r3, [pc, #496]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bde:	4a7b      	ldr	r2, [pc, #492]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000be0:	f043 0302 	orr.w	r3, r3, #2
 8000be4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000be6:	4b79      	ldr	r3, [pc, #484]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bea:	f003 0302 	and.w	r3, r3, #2
 8000bee:	60bb      	str	r3, [r7, #8]
 8000bf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf2:	4b76      	ldr	r3, [pc, #472]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf6:	4a75      	ldr	r2, [pc, #468]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000bf8:	f043 0308 	orr.w	r3, r3, #8
 8000bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bfe:	4b73      	ldr	r3, [pc, #460]	@ (8000dcc <MX_GPIO_Init+0x268>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	f003 0308 	and.w	r3, r3, #8
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f240 1109 	movw	r1, #265	@ 0x109
 8000c10:	486f      	ldr	r0, [pc, #444]	@ (8000dd0 <MX_GPIO_Init+0x26c>)
 8000c12:	f001 fed1 	bl	80029b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	210c      	movs	r1, #12
 8000c1a:	486e      	ldr	r0, [pc, #440]	@ (8000dd4 <MX_GPIO_Init+0x270>)
 8000c1c:	f001 fecc 	bl	80029b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c20:	2201      	movs	r2, #1
 8000c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c26:	486c      	ldr	r0, [pc, #432]	@ (8000dd8 <MX_GPIO_Init+0x274>)
 8000c28:	f001 fec6 	bl	80029b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c32:	4869      	ldr	r0, [pc, #420]	@ (8000dd8 <MX_GPIO_Init+0x274>)
 8000c34:	f001 fec0 	bl	80029b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2180      	movs	r1, #128	@ 0x80
 8000c3c:	4867      	ldr	r0, [pc, #412]	@ (8000ddc <MX_GPIO_Init+0x278>)
 8000c3e:	f001 febb 	bl	80029b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8000c42:	2308      	movs	r3, #8
 8000c44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c46:	2301      	movs	r3, #1
 8000c48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	4619      	mov	r1, r3
 8000c58:	485d      	ldr	r0, [pc, #372]	@ (8000dd0 <MX_GPIO_Init+0x26c>)
 8000c5a:	f001 fceb 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8000c5e:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8000c62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c64:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000c68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c6e:	f107 031c 	add.w	r3, r7, #28
 8000c72:	4619      	mov	r1, r3
 8000c74:	4858      	ldr	r0, [pc, #352]	@ (8000dd8 <MX_GPIO_Init+0x274>)
 8000c76:	f001 fcdd 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8000c7a:	2307      	movs	r3, #7
 8000c7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c86:	f107 031c 	add.w	r3, r7, #28
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4852      	ldr	r0, [pc, #328]	@ (8000dd8 <MX_GPIO_Init+0x274>)
 8000c8e:	f001 fcd1 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin
                           JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 8000c92:	232f      	movs	r3, #47	@ 0x2f
 8000c94:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c96:	2300      	movs	r3, #0
 8000c98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9e:	f107 031c 	add.w	r3, r7, #28
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca8:	f001 fcc4 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000cac:	2310      	movs	r3, #16
 8000cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cb0:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000cb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc4:	f001 fcb6 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000cc8:	2304      	movs	r3, #4
 8000cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000cd8:	f107 031c 	add.w	r3, r7, #28
 8000cdc:	4619      	mov	r1, r3
 8000cde:	483d      	ldr	r0, [pc, #244]	@ (8000dd4 <MX_GPIO_Init+0x270>)
 8000ce0:	f001 fca8 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8000ce4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cea:	2301      	movs	r3, #1
 8000cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	f107 031c 	add.w	r3, r7, #28
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4834      	ldr	r0, [pc, #208]	@ (8000dd0 <MX_GPIO_Init+0x26c>)
 8000cfe:	f001 fc99 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8000d02:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8000d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	4619      	mov	r1, r3
 8000d1a:	482f      	ldr	r0, [pc, #188]	@ (8000dd8 <MX_GPIO_Init+0x274>)
 8000d1c:	f001 fc8a 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000d20:	2305      	movs	r3, #5
 8000d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d24:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d2e:	f107 031c 	add.w	r3, r7, #28
 8000d32:	4619      	mov	r1, r3
 8000d34:	4829      	ldr	r0, [pc, #164]	@ (8000ddc <MX_GPIO_Init+0x278>)
 8000d36:	f001 fc7d 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000d3a:	2380      	movs	r3, #128	@ 0x80
 8000d3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d46:	2303      	movs	r3, #3
 8000d48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	f107 031c 	add.w	r3, r7, #28
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4822      	ldr	r0, [pc, #136]	@ (8000ddc <MX_GPIO_Init+0x278>)
 8000d52:	f001 fc6f 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000d56:	2308      	movs	r3, #8
 8000d58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000d66:	f107 031c 	add.w	r3, r7, #28
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4819      	ldr	r0, [pc, #100]	@ (8000dd4 <MX_GPIO_Init+0x270>)
 8000d6e:	f001 fc61 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8000d72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d78:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8000d82:	f107 031c 	add.w	r3, r7, #28
 8000d86:	4619      	mov	r1, r3
 8000d88:	4812      	ldr	r0, [pc, #72]	@ (8000dd4 <MX_GPIO_Init+0x270>)
 8000d8a:	f001 fc53 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8000d9e:	f107 031c 	add.w	r3, r7, #28
 8000da2:	4619      	mov	r1, r3
 8000da4:	480a      	ldr	r0, [pc, #40]	@ (8000dd0 <MX_GPIO_Init+0x26c>)
 8000da6:	f001 fc45 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000daa:	2302      	movs	r3, #2
 8000dac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000dae:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000db2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000db8:	f107 031c 	add.w	r3, r7, #28
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4804      	ldr	r0, [pc, #16]	@ (8000dd0 <MX_GPIO_Init+0x26c>)
 8000dc0:	f001 fc38 	bl	8002634 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000dc4:	bf00      	nop
 8000dc6:	3730      	adds	r7, #48	@ 0x30
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	48001000 	.word	0x48001000
 8000dd4:	48000400 	.word	0x48000400
 8000dd8:	48000800 	.word	0x48000800
 8000ddc:	48000c00 	.word	0x48000c00

08000de0 <displayTimer>:

/* USER CODE BEGIN 4 */
void displayTimer(int time)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08a      	sub	sp, #40	@ 0x28
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]

  char bufSec[2];
  char bufMin[2];

  while(1){
	    MX_USB_HOST_Process();
 8000de8:	f00a fa86 	bl	800b2f8 <MX_USB_HOST_Process>


	    HAL_RTC_GetTime(&hrtc, &readTime, RTC_FORMAT_BIN);
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	2200      	movs	r2, #0
 8000df2:	4619      	mov	r1, r3
 8000df4:	4838      	ldr	r0, [pc, #224]	@ (8000ed8 <displayTimer+0xf8>)
 8000df6:	f006 f952 	bl	800709e <HAL_RTC_GetTime>
	    HAL_RTC_GetDate(&hrtc, &readDate, RTC_FORMAT_BIN);
 8000dfa:	f107 0310 	add.w	r3, r7, #16
 8000dfe:	2200      	movs	r2, #0
 8000e00:	4619      	mov	r1, r3
 8000e02:	4835      	ldr	r0, [pc, #212]	@ (8000ed8 <displayTimer+0xf8>)
 8000e04:	f006 fa2e 	bl	8007264 <HAL_RTC_GetDate>

	    itoa(readTime.Seconds,bufSec,10);
 8000e08:	7dbb      	ldrb	r3, [r7, #22]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f107 030c 	add.w	r3, r7, #12
 8000e10:	220a      	movs	r2, #10
 8000e12:	4619      	mov	r1, r3
 8000e14:	f00a fd72 	bl	800b8fc <itoa>
	    itoa(readTime.Minutes,bufMin,10);
 8000e18:	7d7b      	ldrb	r3, [r7, #21]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f107 0308 	add.w	r3, r7, #8
 8000e20:	220a      	movs	r2, #10
 8000e22:	4619      	mov	r1, r3
 8000e24:	f00a fd6a 	bl	800b8fc <itoa>

	    if(readTime.Seconds == 0){
 8000e28:	7dbb      	ldrb	r3, [r7, #22]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d102      	bne.n	8000e34 <displayTimer+0x54>
	  	   BSP_LCD_GLASS_Clear();
 8000e2e:	f000 f8d5 	bl	8000fdc <BSP_LCD_GLASS_Clear>
 8000e32:	e005      	b.n	8000e40 <displayTimer+0x60>
	    }else if(readTime.Seconds == 30 && time == 1 ){
 8000e34:	7dbb      	ldrb	r3, [r7, #22]
 8000e36:	2b1e      	cmp	r3, #30
 8000e38:	d102      	bne.n	8000e40 <displayTimer+0x60>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d03e      	beq.n	8000ebe <displayTimer+0xde>
	    	return;
	    }

	    if(readTime.Minutes == 0){
 8000e40:	7d7b      	ldrb	r3, [r7, #21]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d102      	bne.n	8000e4c <displayTimer+0x6c>
	  	   BSP_LCD_GLASS_Clear();
 8000e46:	f000 f8c9 	bl	8000fdc <BSP_LCD_GLASS_Clear>
 8000e4a:	e011      	b.n	8000e70 <displayTimer+0x90>
	    }else if(time == 2 && readTime.Minutes == 10){
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d102      	bne.n	8000e58 <displayTimer+0x78>
 8000e52:	7d7b      	ldrb	r3, [r7, #21]
 8000e54:	2b0a      	cmp	r3, #10
 8000e56:	d034      	beq.n	8000ec2 <displayTimer+0xe2>
	    	return;
	    } else if(time == 3 && readTime.Minutes == 20){
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2b03      	cmp	r3, #3
 8000e5c:	d102      	bne.n	8000e64 <displayTimer+0x84>
 8000e5e:	7d7b      	ldrb	r3, [r7, #21]
 8000e60:	2b14      	cmp	r3, #20
 8000e62:	d030      	beq.n	8000ec6 <displayTimer+0xe6>
	    	return;
	    } else if(time == 3 && readTime.Minutes == 30){
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2b03      	cmp	r3, #3
 8000e68:	d102      	bne.n	8000e70 <displayTimer+0x90>
 8000e6a:	7d7b      	ldrb	r3, [r7, #21]
 8000e6c:	2b1e      	cmp	r3, #30
 8000e6e:	d02c      	beq.n	8000eca <displayTimer+0xea>
	    	return;
	    }

	    BSP_LCD_GLASS_DisplayChar((uint8_t *)&bufMin[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 8000e70:	f107 0008 	add.w	r0, r7, #8
 8000e74:	2302      	movs	r3, #2
 8000e76:	2200      	movs	r2, #0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	f000 f86f 	bl	8000f5c <BSP_LCD_GLASS_DisplayChar>
	    BSP_LCD_GLASS_DisplayChar((uint8_t *)&bufMin[1], POINT_OFF, DOUBLEPOINT_ON, 3);
 8000e7e:	f107 0308 	add.w	r3, r7, #8
 8000e82:	1c58      	adds	r0, r3, #1
 8000e84:	2303      	movs	r3, #3
 8000e86:	2201      	movs	r2, #1
 8000e88:	2100      	movs	r1, #0
 8000e8a:	f000 f867 	bl	8000f5c <BSP_LCD_GLASS_DisplayChar>
	    BSP_LCD_GLASS_DisplayChar((uint8_t *)&bufSec[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8000e8e:	f107 000c 	add.w	r0, r7, #12
 8000e92:	2304      	movs	r3, #4
 8000e94:	2200      	movs	r2, #0
 8000e96:	2100      	movs	r1, #0
 8000e98:	f000 f860 	bl	8000f5c <BSP_LCD_GLASS_DisplayChar>
	    BSP_LCD_GLASS_DisplayChar((uint8_t *)&bufSec[1], POINT_OFF, DOUBLEPOINT_OFF, 5);
 8000e9c:	f107 030c 	add.w	r3, r7, #12
 8000ea0:	1c58      	adds	r0, r3, #1
 8000ea2:	2305      	movs	r3, #5
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	f000 f858 	bl	8000f5c <BSP_LCD_GLASS_DisplayChar>


	    if(HAL_GPIO_ReadPin(JOY_CENTER_GPIO_Port,JOY_CENTER_Pin)){
 8000eac:	2101      	movs	r1, #1
 8000eae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eb2:	f001 fd69 	bl	8002988 <HAL_GPIO_ReadPin>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d108      	bne.n	8000ece <displayTimer+0xee>
  while(1){
 8000ebc:	e794      	b.n	8000de8 <displayTimer+0x8>
	    	return;
 8000ebe:	bf00      	nop
 8000ec0:	e006      	b.n	8000ed0 <displayTimer+0xf0>
	    	return;
 8000ec2:	bf00      	nop
 8000ec4:	e004      	b.n	8000ed0 <displayTimer+0xf0>
	    	return;
 8000ec6:	bf00      	nop
 8000ec8:	e002      	b.n	8000ed0 <displayTimer+0xf0>
	    	return;
 8000eca:	bf00      	nop
 8000ecc:	e000      	b.n	8000ed0 <displayTimer+0xf0>
	       	return;
 8000ece:	bf00      	nop
	    }

  }


}
 8000ed0:	3728      	adds	r7, #40	@ 0x28
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	200001d4 	.word	0x200001d4

08000edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee0:	b672      	cpsid	i
}
 8000ee2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <Error_Handler+0x8>

08000ee8 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000eec:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000eee:	4a1a      	ldr	r2, [pc, #104]	@ (8000f58 <BSP_LCD_GLASS_Init+0x70>)
 8000ef0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000ef2:	4b18      	ldr	r3, [pc, #96]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000ef8:	4b16      	ldr	r3, [pc, #88]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000efa:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8000efe:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000f00:	4b14      	ldr	r3, [pc, #80]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f02:	220c      	movs	r2, #12
 8000f04:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000f06:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f08:	2240      	movs	r2, #64	@ 0x40
 8000f0a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000f0c:	4b11      	ldr	r3, [pc, #68]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000f12:	4b10      	ldr	r3, [pc, #64]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f14:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8000f18:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000f20:	4b0c      	ldr	r3, [pc, #48]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f22:	2240      	movs	r2, #64	@ 0x40
 8000f24:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8000f26:	4b0b      	ldr	r3, [pc, #44]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	625a      	str	r2, [r3, #36]	@ 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000f2c:	4b09      	ldr	r3, [pc, #36]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	629a      	str	r2, [r3, #40]	@ 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000f32:	4b08      	ldr	r3, [pc, #32]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f38:	62da      	str	r2, [r3, #44]	@ 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8000f3a:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000f40:	4804      	ldr	r0, [pc, #16]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f42:	f000 f855 	bl	8000ff0 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000f46:	4803      	ldr	r0, [pc, #12]	@ (8000f54 <BSP_LCD_GLASS_Init+0x6c>)
 8000f48:	f003 fb4e 	bl	80045e8 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000f4c:	f000 f846 	bl	8000fdc <BSP_LCD_GLASS_Clear>
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	200003f0 	.word	0x200003f0
 8000f58:	40002400 	.word	0x40002400

08000f5c <BSP_LCD_GLASS_DisplayChar>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	4608      	mov	r0, r1
 8000f66:	4611      	mov	r1, r2
 8000f68:	461a      	mov	r2, r3
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	70fb      	strb	r3, [r7, #3]
 8000f6e:	460b      	mov	r3, r1
 8000f70:	70bb      	strb	r3, [r7, #2]
 8000f72:	4613      	mov	r3, r2
 8000f74:	707b      	strb	r3, [r7, #1]
  WriteChar(ch, Point, Colon, Position);
 8000f76:	787b      	ldrb	r3, [r7, #1]
 8000f78:	78ba      	ldrb	r2, [r7, #2]
 8000f7a:	78f9      	ldrb	r1, [r7, #3]
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f000 fa57 	bl	8001430 <WriteChar>

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000f82:	4803      	ldr	r0, [pc, #12]	@ (8000f90 <BSP_LCD_GLASS_DisplayChar+0x34>)
 8000f84:	f003 fca1 	bl	80048ca <HAL_LCD_UpdateDisplayRequest>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200003f0 	.word	0x200003f0

08000f94 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8000fa0:	e00b      	b.n	8000fba <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f000 fa41 	bl	8001430 <WriteChar>

    /* Point on the next character */
    ptr++;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d002      	beq.n	8000fc8 <BSP_LCD_GLASS_DisplayString+0x34>
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	2b05      	cmp	r3, #5
 8000fc6:	d9ec      	bls.n	8000fa2 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000fc8:	4803      	ldr	r0, [pc, #12]	@ (8000fd8 <BSP_LCD_GLASS_DisplayString+0x44>)
 8000fca:	f003 fc7e 	bl	80048ca <HAL_LCD_UpdateDisplayRequest>
}
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200003f0 	.word	0x200003f0

08000fdc <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8000fe0:	4802      	ldr	r0, [pc, #8]	@ (8000fec <BSP_LCD_GLASS_Clear+0x10>)
 8000fe2:	f003 fc1c 	bl	800481e <HAL_LCD_Clear>
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	200003f0 	.word	0x200003f0

08000ff0 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b0c0      	sub	sp, #256	@ 0x100
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8000ff8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001008:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800100c:	2244      	movs	r2, #68	@ 0x44
 800100e:	2100      	movs	r1, #0
 8001010:	4618      	mov	r0, r3
 8001012:	f00a fd75 	bl	800bb00 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001016:	f107 0320 	add.w	r3, r7, #32
 800101a:	2288      	movs	r2, #136	@ 0x88
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f00a fd6e 	bl	800bb00 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001024:	4b51      	ldr	r3, [pc, #324]	@ (800116c <LCD_MspInit+0x17c>)
 8001026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001028:	4a50      	ldr	r2, [pc, #320]	@ (800116c <LCD_MspInit+0x17c>)
 800102a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800102e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001030:	4b4e      	ldr	r3, [pc, #312]	@ (800116c <LCD_MspInit+0x17c>)
 8001032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001034:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001038:	61fb      	str	r3, [r7, #28]
 800103a:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 800103c:	2304      	movs	r3, #4
 800103e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001042:	2300      	movs	r3, #0
 8001044:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001048:	2301      	movs	r3, #1
 800104a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800104e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001052:	4618      	mov	r0, r3
 8001054:	f003 fdd4 	bl	8004c00 <HAL_RCC_OscConfig>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <LCD_MspInit+0x72>
  {
    while (1);
 800105e:	bf00      	nop
 8001060:	e7fd      	b.n	800105e <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001062:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001066:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001068:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800106c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001070:	f107 0320 	add.w	r3, r7, #32
 8001074:	4618      	mov	r0, r3
 8001076:	f004 fbc3 	bl	8005800 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	4b3c      	ldr	r3, [pc, #240]	@ (800116c <LCD_MspInit+0x17c>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107e:	4a3b      	ldr	r2, [pc, #236]	@ (800116c <LCD_MspInit+0x17c>)
 8001080:	f043 0301 	orr.w	r3, r3, #1
 8001084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001086:	4b39      	ldr	r3, [pc, #228]	@ (800116c <LCD_MspInit+0x17c>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	61bb      	str	r3, [r7, #24]
 8001090:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001092:	4b36      	ldr	r3, [pc, #216]	@ (800116c <LCD_MspInit+0x17c>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	4a35      	ldr	r2, [pc, #212]	@ (800116c <LCD_MspInit+0x17c>)
 8001098:	f043 0302 	orr.w	r3, r3, #2
 800109c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800109e:	4b33      	ldr	r3, [pc, #204]	@ (800116c <LCD_MspInit+0x17c>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010aa:	4b30      	ldr	r3, [pc, #192]	@ (800116c <LCD_MspInit+0x17c>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	4a2f      	ldr	r2, [pc, #188]	@ (800116c <LCD_MspInit+0x17c>)
 80010b0:	f043 0304 	orr.w	r3, r3, #4
 80010b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b6:	4b2d      	ldr	r3, [pc, #180]	@ (800116c <LCD_MspInit+0x17c>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ba:	f003 0304 	and.w	r3, r3, #4
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010c2:	4b2a      	ldr	r3, [pc, #168]	@ (800116c <LCD_MspInit+0x17c>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c6:	4a29      	ldr	r2, [pc, #164]	@ (800116c <LCD_MspInit+0x17c>)
 80010c8:	f043 0308 	orr.w	r3, r3, #8
 80010cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ce:	4b27      	ldr	r3, [pc, #156]	@ (800116c <LCD_MspInit+0x17c>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	f003 0308 	and.w	r3, r3, #8
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80010da:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 80010de:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80010e2:	2302      	movs	r3, #2
 80010e4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ee:	2303      	movs	r3, #3
 80010f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80010f4:	230b      	movs	r3, #11
 80010f6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80010fa:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80010fe:	4619      	mov	r1, r3
 8001100:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001104:	f001 fa96 	bl	8002634 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001108:	f24f 2333 	movw	r3, #62003	@ 0xf233
 800110c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001110:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001114:	4619      	mov	r1, r3
 8001116:	4816      	ldr	r0, [pc, #88]	@ (8001170 <LCD_MspInit+0x180>)
 8001118:	f001 fa8c 	bl	8002634 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800111c:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8001120:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001124:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001128:	4619      	mov	r1, r3
 800112a:	4812      	ldr	r0, [pc, #72]	@ (8001174 <LCD_MspInit+0x184>)
 800112c:	f001 fa82 	bl	8002634 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8001130:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001134:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8001138:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800113c:	4619      	mov	r1, r3
 800113e:	480e      	ldr	r0, [pc, #56]	@ (8001178 <LCD_MspInit+0x188>)
 8001140:	f001 fa78 	bl	8002634 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001144:	2002      	movs	r0, #2
 8001146:	f001 f93f 	bl	80023c8 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800114a:	4b08      	ldr	r3, [pc, #32]	@ (800116c <LCD_MspInit+0x17c>)
 800114c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800114e:	4a07      	ldr	r2, [pc, #28]	@ (800116c <LCD_MspInit+0x17c>)
 8001150:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001154:	6593      	str	r3, [r2, #88]	@ 0x58
 8001156:	4b05      	ldr	r3, [pc, #20]	@ (800116c <LCD_MspInit+0x17c>)
 8001158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800115a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
}
 8001162:	bf00      	nop
 8001164:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40021000 	.word	0x40021000
 8001170:	48000400 	.word	0x48000400
 8001174:	48000800 	.word	0x48000800
 8001178:	48000c00 	.word	0x48000c00

0800117c <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	70fb      	strb	r3, [r7, #3]
 8001188:	4613      	mov	r3, r2
 800118a:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 800118c:	2300      	movs	r3, #0
 800118e:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	737b      	strb	r3, [r7, #13]
 8001194:	2300      	movs	r3, #0
 8001196:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2bff      	cmp	r3, #255	@ 0xff
 800119e:	f000 80e8 	beq.w	8001372 <Convert+0x1f6>
 80011a2:	2bff      	cmp	r3, #255	@ 0xff
 80011a4:	f300 80f1 	bgt.w	800138a <Convert+0x20e>
 80011a8:	2bb5      	cmp	r3, #181	@ 0xb5
 80011aa:	f000 80cb 	beq.w	8001344 <Convert+0x1c8>
 80011ae:	2bb5      	cmp	r3, #181	@ 0xb5
 80011b0:	f300 80eb 	bgt.w	800138a <Convert+0x20e>
 80011b4:	2b6e      	cmp	r3, #110	@ 0x6e
 80011b6:	f300 80a9 	bgt.w	800130c <Convert+0x190>
 80011ba:	2b20      	cmp	r3, #32
 80011bc:	f2c0 80e5 	blt.w	800138a <Convert+0x20e>
 80011c0:	3b20      	subs	r3, #32
 80011c2:	2b4e      	cmp	r3, #78	@ 0x4e
 80011c4:	f200 80e1 	bhi.w	800138a <Convert+0x20e>
 80011c8:	a201      	add	r2, pc, #4	@ (adr r2, 80011d0 <Convert+0x54>)
 80011ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ce:	bf00      	nop
 80011d0:	08001313 	.word	0x08001313
 80011d4:	0800138b 	.word	0x0800138b
 80011d8:	0800138b 	.word	0x0800138b
 80011dc:	0800138b 	.word	0x0800138b
 80011e0:	0800138b 	.word	0x0800138b
 80011e4:	0800136b 	.word	0x0800136b
 80011e8:	0800138b 	.word	0x0800138b
 80011ec:	0800138b 	.word	0x0800138b
 80011f0:	08001321 	.word	0x08001321
 80011f4:	08001327 	.word	0x08001327
 80011f8:	08001319 	.word	0x08001319
 80011fc:	08001355 	.word	0x08001355
 8001200:	0800138b 	.word	0x0800138b
 8001204:	0800134d 	.word	0x0800134d
 8001208:	0800138b 	.word	0x0800138b
 800120c:	0800135d 	.word	0x0800135d
 8001210:	0800137b 	.word	0x0800137b
 8001214:	0800137b 	.word	0x0800137b
 8001218:	0800137b 	.word	0x0800137b
 800121c:	0800137b 	.word	0x0800137b
 8001220:	0800137b 	.word	0x0800137b
 8001224:	0800137b 	.word	0x0800137b
 8001228:	0800137b 	.word	0x0800137b
 800122c:	0800137b 	.word	0x0800137b
 8001230:	0800137b 	.word	0x0800137b
 8001234:	0800137b 	.word	0x0800137b
 8001238:	0800138b 	.word	0x0800138b
 800123c:	0800138b 	.word	0x0800138b
 8001240:	0800138b 	.word	0x0800138b
 8001244:	0800138b 	.word	0x0800138b
 8001248:	0800138b 	.word	0x0800138b
 800124c:	0800138b 	.word	0x0800138b
 8001250:	0800138b 	.word	0x0800138b
 8001254:	0800138b 	.word	0x0800138b
 8001258:	0800138b 	.word	0x0800138b
 800125c:	0800138b 	.word	0x0800138b
 8001260:	0800138b 	.word	0x0800138b
 8001264:	0800138b 	.word	0x0800138b
 8001268:	0800138b 	.word	0x0800138b
 800126c:	0800138b 	.word	0x0800138b
 8001270:	0800138b 	.word	0x0800138b
 8001274:	0800138b 	.word	0x0800138b
 8001278:	0800138b 	.word	0x0800138b
 800127c:	0800138b 	.word	0x0800138b
 8001280:	0800138b 	.word	0x0800138b
 8001284:	0800138b 	.word	0x0800138b
 8001288:	0800138b 	.word	0x0800138b
 800128c:	0800138b 	.word	0x0800138b
 8001290:	0800138b 	.word	0x0800138b
 8001294:	0800138b 	.word	0x0800138b
 8001298:	0800138b 	.word	0x0800138b
 800129c:	0800138b 	.word	0x0800138b
 80012a0:	0800138b 	.word	0x0800138b
 80012a4:	0800138b 	.word	0x0800138b
 80012a8:	0800138b 	.word	0x0800138b
 80012ac:	0800138b 	.word	0x0800138b
 80012b0:	0800138b 	.word	0x0800138b
 80012b4:	0800138b 	.word	0x0800138b
 80012b8:	0800138b 	.word	0x0800138b
 80012bc:	0800138b 	.word	0x0800138b
 80012c0:	0800138b 	.word	0x0800138b
 80012c4:	0800138b 	.word	0x0800138b
 80012c8:	0800138b 	.word	0x0800138b
 80012cc:	0800138b 	.word	0x0800138b
 80012d0:	0800138b 	.word	0x0800138b
 80012d4:	0800138b 	.word	0x0800138b
 80012d8:	0800138b 	.word	0x0800138b
 80012dc:	0800138b 	.word	0x0800138b
 80012e0:	0800132d 	.word	0x0800132d
 80012e4:	0800138b 	.word	0x0800138b
 80012e8:	0800138b 	.word	0x0800138b
 80012ec:	0800138b 	.word	0x0800138b
 80012f0:	0800138b 	.word	0x0800138b
 80012f4:	0800138b 	.word	0x0800138b
 80012f8:	0800138b 	.word	0x0800138b
 80012fc:	0800138b 	.word	0x0800138b
 8001300:	0800138b 	.word	0x0800138b
 8001304:	08001335 	.word	0x08001335
 8001308:	0800133d 	.word	0x0800133d
 800130c:	2bb0      	cmp	r3, #176	@ 0xb0
 800130e:	d028      	beq.n	8001362 <Convert+0x1e6>
 8001310:	e03b      	b.n	800138a <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 8001312:	2300      	movs	r3, #0
 8001314:	81fb      	strh	r3, [r7, #14]
      break;
 8001316:	e057      	b.n	80013c8 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8001318:	f24a 03dd 	movw	r3, #41181	@ 0xa0dd
 800131c:	81fb      	strh	r3, [r7, #14]
      break;
 800131e:	e053      	b.n	80013c8 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8001320:	2328      	movs	r3, #40	@ 0x28
 8001322:	81fb      	strh	r3, [r7, #14]
      break;
 8001324:	e050      	b.n	80013c8 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001326:	2311      	movs	r3, #17
 8001328:	81fb      	strh	r3, [r7, #14]
      break;
 800132a:	e04d      	b.n	80013c8 <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 800132c:	f44f 4373 	mov.w	r3, #62208	@ 0xf300
 8001330:	81fb      	strh	r3, [r7, #14]
      break;
 8001332:	e049      	b.n	80013c8 <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 8001334:	f24b 2310 	movw	r3, #45584	@ 0xb210
 8001338:	81fb      	strh	r3, [r7, #14]
      break;
 800133a:	e045      	b.n	80013c8 <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 800133c:	f242 2310 	movw	r3, #8720	@ 0x2210
 8001340:	81fb      	strh	r3, [r7, #14]
      break;
 8001342:	e041      	b.n	80013c8 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8001344:	f246 0384 	movw	r3, #24708	@ 0x6084
 8001348:	81fb      	strh	r3, [r7, #14]
      break;
 800134a:	e03d      	b.n	80013c8 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 800134c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001350:	81fb      	strh	r3, [r7, #14]
      break;
 8001352:	e039      	b.n	80013c8 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8001354:	f24a 0314 	movw	r3, #40980	@ 0xa014
 8001358:	81fb      	strh	r3, [r7, #14]
      break;
 800135a:	e035      	b.n	80013c8 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 800135c:	23c0      	movs	r3, #192	@ 0xc0
 800135e:	81fb      	strh	r3, [r7, #14]
      break;
 8001360:	e032      	b.n	80013c8 <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 8001362:	f44f 436c 	mov.w	r3, #60416	@ 0xec00
 8001366:	81fb      	strh	r3, [r7, #14]
      break;
 8001368:	e02e      	b.n	80013c8 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 800136a:	f44f 4333 	mov.w	r3, #45824	@ 0xb300
 800136e:	81fb      	strh	r3, [r7, #14]
      break;
 8001370:	e02a      	b.n	80013c8 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 8001372:	f64f 73dd 	movw	r3, #65501	@ 0xffdd
 8001376:	81fb      	strh	r3, [r7, #14]
      break ;
 8001378:	e026      	b.n	80013c8 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	3b30      	subs	r3, #48	@ 0x30
 8001380:	4a28      	ldr	r2, [pc, #160]	@ (8001424 <Convert+0x2a8>)
 8001382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001386:	81fb      	strh	r3, [r7, #14]
      break;
 8001388:	e01e      	b.n	80013c8 <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b5a      	cmp	r3, #90	@ 0x5a
 8001390:	d80a      	bhi.n	80013a8 <Convert+0x22c>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b40      	cmp	r3, #64	@ 0x40
 8001398:	d906      	bls.n	80013a8 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	3b41      	subs	r3, #65	@ 0x41
 80013a0:	4a21      	ldr	r2, [pc, #132]	@ (8001428 <Convert+0x2ac>)
 80013a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013a6:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b7a      	cmp	r3, #122	@ 0x7a
 80013ae:	d80a      	bhi.n	80013c6 <Convert+0x24a>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b60      	cmp	r3, #96	@ 0x60
 80013b6:	d906      	bls.n	80013c6 <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	3b61      	subs	r3, #97	@ 0x61
 80013be:	4a1a      	ldr	r2, [pc, #104]	@ (8001428 <Convert+0x2ac>)
 80013c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013c4:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80013c6:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80013c8:	78fb      	ldrb	r3, [r7, #3]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d103      	bne.n	80013d6 <Convert+0x25a>
  {
    ch |= 0x0002;
 80013ce:	89fb      	ldrh	r3, [r7, #14]
 80013d0:	f043 0302 	orr.w	r3, r3, #2
 80013d4:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80013d6:	78bb      	ldrb	r3, [r7, #2]
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d103      	bne.n	80013e4 <Convert+0x268>
  {
    ch |= 0x0020;
 80013dc:	89fb      	ldrh	r3, [r7, #14]
 80013de:	f043 0320 	orr.w	r3, r3, #32
 80013e2:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80013e4:	230c      	movs	r3, #12
 80013e6:	737b      	strb	r3, [r7, #13]
 80013e8:	2300      	movs	r3, #0
 80013ea:	733b      	strb	r3, [r7, #12]
 80013ec:	e010      	b.n	8001410 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80013ee:	89fa      	ldrh	r2, [r7, #14]
 80013f0:	7b7b      	ldrb	r3, [r7, #13]
 80013f2:	fa42 f303 	asr.w	r3, r2, r3
 80013f6:	461a      	mov	r2, r3
 80013f8:	7b3b      	ldrb	r3, [r7, #12]
 80013fa:	f002 020f 	and.w	r2, r2, #15
 80013fe:	490b      	ldr	r1, [pc, #44]	@ (800142c <Convert+0x2b0>)
 8001400:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001404:	7b7b      	ldrb	r3, [r7, #13]
 8001406:	3b04      	subs	r3, #4
 8001408:	737b      	strb	r3, [r7, #13]
 800140a:	7b3b      	ldrb	r3, [r7, #12]
 800140c:	3301      	adds	r3, #1
 800140e:	733b      	strb	r3, [r7, #12]
 8001410:	7b3b      	ldrb	r3, [r7, #12]
 8001412:	2b03      	cmp	r3, #3
 8001414:	d9eb      	bls.n	80013ee <Convert+0x272>
  }
}
 8001416:	bf00      	nop
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	0800bc94 	.word	0x0800bc94
 8001428:	0800bc60 	.word	0x0800bc60
 800142c:	2000042c 	.word	0x2000042c

08001430 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	4608      	mov	r0, r1
 800143a:	4611      	mov	r1, r2
 800143c:	461a      	mov	r2, r3
 800143e:	4603      	mov	r3, r0
 8001440:	70fb      	strb	r3, [r7, #3]
 8001442:	460b      	mov	r3, r1
 8001444:	70bb      	strb	r3, [r7, #2]
 8001446:	4613      	mov	r3, r2
 8001448:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800144a:	2300      	movs	r3, #0
 800144c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800144e:	78ba      	ldrb	r2, [r7, #2]
 8001450:	78fb      	ldrb	r3, [r7, #3]
 8001452:	4619      	mov	r1, r3
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff fe91 	bl	800117c <Convert>

  switch (Position)
 800145a:	787b      	ldrb	r3, [r7, #1]
 800145c:	2b05      	cmp	r3, #5
 800145e:	f200 835b 	bhi.w	8001b18 <WriteChar+0x6e8>
 8001462:	a201      	add	r2, pc, #4	@ (adr r2, 8001468 <WriteChar+0x38>)
 8001464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001468:	08001481 	.word	0x08001481
 800146c:	0800157b 	.word	0x0800157b
 8001470:	08001695 	.word	0x08001695
 8001474:	08001797 	.word	0x08001797
 8001478:	080018c5 	.word	0x080018c5
 800147c:	08001a0f 	.word	0x08001a0f
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001480:	4b80      	ldr	r3, [pc, #512]	@ (8001684 <WriteChar+0x254>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	011b      	lsls	r3, r3, #4
 8001486:	f003 0210 	and.w	r2, r3, #16
 800148a:	4b7e      	ldr	r3, [pc, #504]	@ (8001684 <WriteChar+0x254>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	085b      	lsrs	r3, r3, #1
 8001490:	05db      	lsls	r3, r3, #23
 8001492:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001496:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001498:	4b7a      	ldr	r3, [pc, #488]	@ (8001684 <WriteChar+0x254>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	089b      	lsrs	r3, r3, #2
 800149e:	059b      	lsls	r3, r3, #22
 80014a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014a4:	431a      	orrs	r2, r3
 80014a6:	4b77      	ldr	r3, [pc, #476]	@ (8001684 <WriteChar+0x254>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4a74      	ldr	r2, [pc, #464]	@ (8001688 <WriteChar+0x258>)
 80014b6:	2100      	movs	r1, #0
 80014b8:	4874      	ldr	r0, [pc, #464]	@ (800168c <WriteChar+0x25c>)
 80014ba:	f003 f955 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80014be:	4b71      	ldr	r3, [pc, #452]	@ (8001684 <WriteChar+0x254>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	011b      	lsls	r3, r3, #4
 80014c4:	f003 0210 	and.w	r2, r3, #16
 80014c8:	4b6e      	ldr	r3, [pc, #440]	@ (8001684 <WriteChar+0x254>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	085b      	lsrs	r3, r3, #1
 80014ce:	05db      	lsls	r3, r3, #23
 80014d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80014d4:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80014d6:	4b6b      	ldr	r3, [pc, #428]	@ (8001684 <WriteChar+0x254>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	059b      	lsls	r3, r3, #22
 80014de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014e2:	431a      	orrs	r2, r3
 80014e4:	4b67      	ldr	r3, [pc, #412]	@ (8001684 <WriteChar+0x254>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80014ec:	4313      	orrs	r3, r2
 80014ee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4a65      	ldr	r2, [pc, #404]	@ (8001688 <WriteChar+0x258>)
 80014f4:	2102      	movs	r1, #2
 80014f6:	4865      	ldr	r0, [pc, #404]	@ (800168c <WriteChar+0x25c>)
 80014f8:	f003 f936 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80014fc:	4b61      	ldr	r3, [pc, #388]	@ (8001684 <WriteChar+0x254>)
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	011b      	lsls	r3, r3, #4
 8001502:	f003 0210 	and.w	r2, r3, #16
 8001506:	4b5f      	ldr	r3, [pc, #380]	@ (8001684 <WriteChar+0x254>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	085b      	lsrs	r3, r3, #1
 800150c:	05db      	lsls	r3, r3, #23
 800150e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001512:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001514:	4b5b      	ldr	r3, [pc, #364]	@ (8001684 <WriteChar+0x254>)
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	089b      	lsrs	r3, r3, #2
 800151a:	059b      	lsls	r3, r3, #22
 800151c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001520:	431a      	orrs	r2, r3
 8001522:	4b58      	ldr	r3, [pc, #352]	@ (8001684 <WriteChar+0x254>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800152a:	4313      	orrs	r3, r2
 800152c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	4a55      	ldr	r2, [pc, #340]	@ (8001688 <WriteChar+0x258>)
 8001532:	2104      	movs	r1, #4
 8001534:	4855      	ldr	r0, [pc, #340]	@ (800168c <WriteChar+0x25c>)
 8001536:	f003 f917 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800153a:	4b52      	ldr	r3, [pc, #328]	@ (8001684 <WriteChar+0x254>)
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	011b      	lsls	r3, r3, #4
 8001540:	f003 0210 	and.w	r2, r3, #16
 8001544:	4b4f      	ldr	r3, [pc, #316]	@ (8001684 <WriteChar+0x254>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	085b      	lsrs	r3, r3, #1
 800154a:	05db      	lsls	r3, r3, #23
 800154c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001550:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001552:	4b4c      	ldr	r3, [pc, #304]	@ (8001684 <WriteChar+0x254>)
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	089b      	lsrs	r3, r3, #2
 8001558:	059b      	lsls	r3, r3, #22
 800155a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800155e:	431a      	orrs	r2, r3
 8001560:	4b48      	ldr	r3, [pc, #288]	@ (8001684 <WriteChar+0x254>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001568:	4313      	orrs	r3, r2
 800156a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4a46      	ldr	r2, [pc, #280]	@ (8001688 <WriteChar+0x258>)
 8001570:	2106      	movs	r1, #6
 8001572:	4846      	ldr	r0, [pc, #280]	@ (800168c <WriteChar+0x25c>)
 8001574:	f003 f8f8 	bl	8004768 <HAL_LCD_Write>
      break;
 8001578:	e2cf      	b.n	8001b1a <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800157a:	4b42      	ldr	r3, [pc, #264]	@ (8001684 <WriteChar+0x254>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	019b      	lsls	r3, r3, #6
 8001580:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001584:	4b3f      	ldr	r3, [pc, #252]	@ (8001684 <WriteChar+0x254>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	085b      	lsrs	r3, r3, #1
 800158a:	035b      	lsls	r3, r3, #13
 800158c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001590:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001592:	4b3c      	ldr	r3, [pc, #240]	@ (8001684 <WriteChar+0x254>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	089b      	lsrs	r3, r3, #2
 8001598:	031b      	lsls	r3, r3, #12
 800159a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800159e:	431a      	orrs	r2, r3
 80015a0:	4b38      	ldr	r3, [pc, #224]	@ (8001684 <WriteChar+0x254>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	08db      	lsrs	r3, r3, #3
 80015a6:	015b      	lsls	r3, r3, #5
 80015a8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80015ac:	4313      	orrs	r3, r2
 80015ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	4a37      	ldr	r2, [pc, #220]	@ (8001690 <WriteChar+0x260>)
 80015b4:	2100      	movs	r1, #0
 80015b6:	4835      	ldr	r0, [pc, #212]	@ (800168c <WriteChar+0x25c>)
 80015b8:	f003 f8d6 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80015bc:	4b31      	ldr	r3, [pc, #196]	@ (8001684 <WriteChar+0x254>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	019b      	lsls	r3, r3, #6
 80015c2:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 80015c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001684 <WriteChar+0x254>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	085b      	lsrs	r3, r3, #1
 80015cc:	035b      	lsls	r3, r3, #13
 80015ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015d2:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80015d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001684 <WriteChar+0x254>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	089b      	lsrs	r3, r3, #2
 80015da:	031b      	lsls	r3, r3, #12
 80015dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015e0:	431a      	orrs	r2, r3
 80015e2:	4b28      	ldr	r3, [pc, #160]	@ (8001684 <WriteChar+0x254>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	08db      	lsrs	r3, r3, #3
 80015e8:	015b      	lsls	r3, r3, #5
 80015ea:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80015ee:	4313      	orrs	r3, r2
 80015f0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	4a26      	ldr	r2, [pc, #152]	@ (8001690 <WriteChar+0x260>)
 80015f6:	2102      	movs	r1, #2
 80015f8:	4824      	ldr	r0, [pc, #144]	@ (800168c <WriteChar+0x25c>)
 80015fa:	f003 f8b5 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80015fe:	4b21      	ldr	r3, [pc, #132]	@ (8001684 <WriteChar+0x254>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	019b      	lsls	r3, r3, #6
 8001604:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001608:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <WriteChar+0x254>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	085b      	lsrs	r3, r3, #1
 800160e:	035b      	lsls	r3, r3, #13
 8001610:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001614:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001616:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <WriteChar+0x254>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	089b      	lsrs	r3, r3, #2
 800161c:	031b      	lsls	r3, r3, #12
 800161e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001622:	431a      	orrs	r2, r3
 8001624:	4b17      	ldr	r3, [pc, #92]	@ (8001684 <WriteChar+0x254>)
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	08db      	lsrs	r3, r3, #3
 800162a:	015b      	lsls	r3, r3, #5
 800162c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001630:	4313      	orrs	r3, r2
 8001632:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	4a16      	ldr	r2, [pc, #88]	@ (8001690 <WriteChar+0x260>)
 8001638:	2104      	movs	r1, #4
 800163a:	4814      	ldr	r0, [pc, #80]	@ (800168c <WriteChar+0x25c>)
 800163c:	f003 f894 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001640:	4b10      	ldr	r3, [pc, #64]	@ (8001684 <WriteChar+0x254>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	019b      	lsls	r3, r3, #6
 8001646:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 800164a:	4b0e      	ldr	r3, [pc, #56]	@ (8001684 <WriteChar+0x254>)
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	085b      	lsrs	r3, r3, #1
 8001650:	035b      	lsls	r3, r3, #13
 8001652:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001656:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001658:	4b0a      	ldr	r3, [pc, #40]	@ (8001684 <WriteChar+0x254>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	089b      	lsrs	r3, r3, #2
 800165e:	031b      	lsls	r3, r3, #12
 8001660:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001664:	431a      	orrs	r2, r3
 8001666:	4b07      	ldr	r3, [pc, #28]	@ (8001684 <WriteChar+0x254>)
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	08db      	lsrs	r3, r3, #3
 800166c:	015b      	lsls	r3, r3, #5
 800166e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001672:	4313      	orrs	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <WriteChar+0x260>)
 800167a:	2106      	movs	r1, #6
 800167c:	4803      	ldr	r0, [pc, #12]	@ (800168c <WriteChar+0x25c>)
 800167e:	f003 f873 	bl	8004768 <HAL_LCD_Write>
      break;
 8001682:	e24a      	b.n	8001b1a <WriteChar+0x6ea>
 8001684:	2000042c 	.word	0x2000042c
 8001688:	ff3fffe7 	.word	0xff3fffe7
 800168c:	200003f0 	.word	0x200003f0
 8001690:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001694:	4b88      	ldr	r3, [pc, #544]	@ (80018b8 <WriteChar+0x488>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	03db      	lsls	r3, r3, #15
 800169a:	b29a      	uxth	r2, r3
 800169c:	4b86      	ldr	r3, [pc, #536]	@ (80018b8 <WriteChar+0x488>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	085b      	lsrs	r3, r3, #1
 80016a2:	075b      	lsls	r3, r3, #29
 80016a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016a8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80016aa:	4b83      	ldr	r3, [pc, #524]	@ (80018b8 <WriteChar+0x488>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	089b      	lsrs	r3, r3, #2
 80016b0:	071b      	lsls	r3, r3, #28
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b6:	431a      	orrs	r2, r3
 80016b8:	4b7f      	ldr	r3, [pc, #508]	@ (80018b8 <WriteChar+0x488>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	08db      	lsrs	r3, r3, #3
 80016be:	039b      	lsls	r3, r3, #14
 80016c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80016c4:	4313      	orrs	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4a7c      	ldr	r2, [pc, #496]	@ (80018bc <WriteChar+0x48c>)
 80016cc:	2100      	movs	r1, #0
 80016ce:	487c      	ldr	r0, [pc, #496]	@ (80018c0 <WriteChar+0x490>)
 80016d0:	f003 f84a 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80016d4:	4b78      	ldr	r3, [pc, #480]	@ (80018b8 <WriteChar+0x488>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	03db      	lsls	r3, r3, #15
 80016da:	b29a      	uxth	r2, r3
 80016dc:	4b76      	ldr	r3, [pc, #472]	@ (80018b8 <WriteChar+0x488>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	085b      	lsrs	r3, r3, #1
 80016e2:	075b      	lsls	r3, r3, #29
 80016e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016e8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80016ea:	4b73      	ldr	r3, [pc, #460]	@ (80018b8 <WriteChar+0x488>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	089b      	lsrs	r3, r3, #2
 80016f0:	071b      	lsls	r3, r3, #28
 80016f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f6:	431a      	orrs	r2, r3
 80016f8:	4b6f      	ldr	r3, [pc, #444]	@ (80018b8 <WriteChar+0x488>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	08db      	lsrs	r3, r3, #3
 80016fe:	039b      	lsls	r3, r3, #14
 8001700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001704:	4313      	orrs	r3, r2
 8001706:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	4a6c      	ldr	r2, [pc, #432]	@ (80018bc <WriteChar+0x48c>)
 800170c:	2102      	movs	r1, #2
 800170e:	486c      	ldr	r0, [pc, #432]	@ (80018c0 <WriteChar+0x490>)
 8001710:	f003 f82a 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001714:	4b68      	ldr	r3, [pc, #416]	@ (80018b8 <WriteChar+0x488>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	03db      	lsls	r3, r3, #15
 800171a:	b29a      	uxth	r2, r3
 800171c:	4b66      	ldr	r3, [pc, #408]	@ (80018b8 <WriteChar+0x488>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	085b      	lsrs	r3, r3, #1
 8001722:	075b      	lsls	r3, r3, #29
 8001724:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001728:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800172a:	4b63      	ldr	r3, [pc, #396]	@ (80018b8 <WriteChar+0x488>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	089b      	lsrs	r3, r3, #2
 8001730:	071b      	lsls	r3, r3, #28
 8001732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001736:	431a      	orrs	r2, r3
 8001738:	4b5f      	ldr	r3, [pc, #380]	@ (80018b8 <WriteChar+0x488>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	08db      	lsrs	r3, r3, #3
 800173e:	039b      	lsls	r3, r3, #14
 8001740:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001744:	4313      	orrs	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	4a5c      	ldr	r2, [pc, #368]	@ (80018bc <WriteChar+0x48c>)
 800174c:	2104      	movs	r1, #4
 800174e:	485c      	ldr	r0, [pc, #368]	@ (80018c0 <WriteChar+0x490>)
 8001750:	f003 f80a 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001754:	4b58      	ldr	r3, [pc, #352]	@ (80018b8 <WriteChar+0x488>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	03db      	lsls	r3, r3, #15
 800175a:	b29a      	uxth	r2, r3
 800175c:	4b56      	ldr	r3, [pc, #344]	@ (80018b8 <WriteChar+0x488>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	085b      	lsrs	r3, r3, #1
 8001762:	075b      	lsls	r3, r3, #29
 8001764:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001768:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800176a:	4b53      	ldr	r3, [pc, #332]	@ (80018b8 <WriteChar+0x488>)
 800176c:	68db      	ldr	r3, [r3, #12]
 800176e:	089b      	lsrs	r3, r3, #2
 8001770:	071b      	lsls	r3, r3, #28
 8001772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001776:	431a      	orrs	r2, r3
 8001778:	4b4f      	ldr	r3, [pc, #316]	@ (80018b8 <WriteChar+0x488>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	08db      	lsrs	r3, r3, #3
 800177e:	039b      	lsls	r3, r3, #14
 8001780:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001784:	4313      	orrs	r3, r2
 8001786:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4a4c      	ldr	r2, [pc, #304]	@ (80018bc <WriteChar+0x48c>)
 800178c:	2106      	movs	r1, #6
 800178e:	484c      	ldr	r0, [pc, #304]	@ (80018c0 <WriteChar+0x490>)
 8001790:	f002 ffea 	bl	8004768 <HAL_LCD_Write>
      break;
 8001794:	e1c1      	b.n	8001b1a <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001796:	4b48      	ldr	r3, [pc, #288]	@ (80018b8 <WriteChar+0x488>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	07da      	lsls	r2, r3, #31
 800179c:	4b46      	ldr	r3, [pc, #280]	@ (80018b8 <WriteChar+0x488>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	08db      	lsrs	r3, r3, #3
 80017a2:	079b      	lsls	r3, r3, #30
 80017a4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80017a8:	4313      	orrs	r3, r2
 80017aa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 80017b2:	2100      	movs	r1, #0
 80017b4:	4842      	ldr	r0, [pc, #264]	@ (80018c0 <WriteChar+0x490>)
 80017b6:	f002 ffd7 	bl	8004768 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80017ba:	4b3f      	ldr	r3, [pc, #252]	@ (80018b8 <WriteChar+0x488>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0202 	and.w	r2, r3, #2
 80017c2:	4b3d      	ldr	r3, [pc, #244]	@ (80018b8 <WriteChar+0x488>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	089b      	lsrs	r3, r3, #2
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	4313      	orrs	r3, r2
 80017ce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f06f 0203 	mvn.w	r2, #3
 80017d6:	2101      	movs	r1, #1
 80017d8:	4839      	ldr	r0, [pc, #228]	@ (80018c0 <WriteChar+0x490>)
 80017da:	f002 ffc5 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80017de:	4b36      	ldr	r3, [pc, #216]	@ (80018b8 <WriteChar+0x488>)
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	07da      	lsls	r2, r3, #31
 80017e4:	4b34      	ldr	r3, [pc, #208]	@ (80018b8 <WriteChar+0x488>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	08db      	lsrs	r3, r3, #3
 80017ea:	079b      	lsls	r3, r3, #30
 80017ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80017f0:	4313      	orrs	r3, r2
 80017f2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 80017fa:	2102      	movs	r1, #2
 80017fc:	4830      	ldr	r0, [pc, #192]	@ (80018c0 <WriteChar+0x490>)
 80017fe:	f002 ffb3 	bl	8004768 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001802:	4b2d      	ldr	r3, [pc, #180]	@ (80018b8 <WriteChar+0x488>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f003 0202 	and.w	r2, r3, #2
 800180a:	4b2b      	ldr	r3, [pc, #172]	@ (80018b8 <WriteChar+0x488>)
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	089b      	lsrs	r3, r3, #2
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	4313      	orrs	r3, r2
 8001816:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f06f 0203 	mvn.w	r2, #3
 800181e:	2103      	movs	r1, #3
 8001820:	4827      	ldr	r0, [pc, #156]	@ (80018c0 <WriteChar+0x490>)
 8001822:	f002 ffa1 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001826:	4b24      	ldr	r3, [pc, #144]	@ (80018b8 <WriteChar+0x488>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	07da      	lsls	r2, r3, #31
 800182c:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <WriteChar+0x488>)
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	08db      	lsrs	r3, r3, #3
 8001832:	079b      	lsls	r3, r3, #30
 8001834:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001838:	4313      	orrs	r3, r2
 800183a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001842:	2104      	movs	r1, #4
 8001844:	481e      	ldr	r0, [pc, #120]	@ (80018c0 <WriteChar+0x490>)
 8001846:	f002 ff8f 	bl	8004768 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800184a:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <WriteChar+0x488>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f003 0202 	and.w	r2, r3, #2
 8001852:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <WriteChar+0x488>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	089b      	lsrs	r3, r3, #2
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	4313      	orrs	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f06f 0203 	mvn.w	r2, #3
 8001866:	2105      	movs	r1, #5
 8001868:	4815      	ldr	r0, [pc, #84]	@ (80018c0 <WriteChar+0x490>)
 800186a:	f002 ff7d 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800186e:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <WriteChar+0x488>)
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	07da      	lsls	r2, r3, #31
 8001874:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <WriteChar+0x488>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	08db      	lsrs	r3, r3, #3
 800187a:	079b      	lsls	r3, r3, #30
 800187c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001880:	4313      	orrs	r3, r2
 8001882:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 800188a:	2106      	movs	r1, #6
 800188c:	480c      	ldr	r0, [pc, #48]	@ (80018c0 <WriteChar+0x490>)
 800188e:	f002 ff6b 	bl	8004768 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001892:	4b09      	ldr	r3, [pc, #36]	@ (80018b8 <WriteChar+0x488>)
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	f003 0202 	and.w	r2, r3, #2
 800189a:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <WriteChar+0x488>)
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	089b      	lsrs	r3, r3, #2
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	4313      	orrs	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f06f 0203 	mvn.w	r2, #3
 80018ae:	2107      	movs	r1, #7
 80018b0:	4803      	ldr	r0, [pc, #12]	@ (80018c0 <WriteChar+0x490>)
 80018b2:	f002 ff59 	bl	8004768 <HAL_LCD_Write>
      break;
 80018b6:	e130      	b.n	8001b1a <WriteChar+0x6ea>
 80018b8:	2000042c 	.word	0x2000042c
 80018bc:	cfff3fff 	.word	0xcfff3fff
 80018c0:	200003f0 	.word	0x200003f0

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80018c4:	4b97      	ldr	r3, [pc, #604]	@ (8001b24 <WriteChar+0x6f4>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	085b      	lsrs	r3, r3, #1
 80018ca:	065b      	lsls	r3, r3, #25
 80018cc:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 80018d0:	4b94      	ldr	r3, [pc, #592]	@ (8001b24 <WriteChar+0x6f4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	089b      	lsrs	r3, r3, #2
 80018d6:	061b      	lsls	r3, r3, #24
 80018d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80018dc:	4313      	orrs	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 80018e6:	2100      	movs	r1, #0
 80018e8:	488f      	ldr	r0, [pc, #572]	@ (8001b28 <WriteChar+0x6f8>)
 80018ea:	f002 ff3d 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80018ee:	4b8d      	ldr	r3, [pc, #564]	@ (8001b24 <WriteChar+0x6f4>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	f003 0208 	and.w	r2, r3, #8
 80018f8:	4b8a      	ldr	r3, [pc, #552]	@ (8001b24 <WriteChar+0x6f4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	08db      	lsrs	r3, r3, #3
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	4313      	orrs	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f06f 020c 	mvn.w	r2, #12
 800190e:	2101      	movs	r1, #1
 8001910:	4885      	ldr	r0, [pc, #532]	@ (8001b28 <WriteChar+0x6f8>)
 8001912:	f002 ff29 	bl	8004768 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001916:	4b83      	ldr	r3, [pc, #524]	@ (8001b24 <WriteChar+0x6f4>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	085b      	lsrs	r3, r3, #1
 800191c:	065b      	lsls	r3, r3, #25
 800191e:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001922:	4b80      	ldr	r3, [pc, #512]	@ (8001b24 <WriteChar+0x6f4>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	089b      	lsrs	r3, r3, #2
 8001928:	061b      	lsls	r3, r3, #24
 800192a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800192e:	4313      	orrs	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001938:	2102      	movs	r1, #2
 800193a:	487b      	ldr	r0, [pc, #492]	@ (8001b28 <WriteChar+0x6f8>)
 800193c:	f002 ff14 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001940:	4b78      	ldr	r3, [pc, #480]	@ (8001b24 <WriteChar+0x6f4>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	f003 0208 	and.w	r2, r3, #8
 800194a:	4b76      	ldr	r3, [pc, #472]	@ (8001b24 <WriteChar+0x6f4>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	08db      	lsrs	r3, r3, #3
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	f003 0304 	and.w	r3, r3, #4
 8001956:	4313      	orrs	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f06f 020c 	mvn.w	r2, #12
 8001960:	2103      	movs	r1, #3
 8001962:	4871      	ldr	r0, [pc, #452]	@ (8001b28 <WriteChar+0x6f8>)
 8001964:	f002 ff00 	bl	8004768 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001968:	4b6e      	ldr	r3, [pc, #440]	@ (8001b24 <WriteChar+0x6f4>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	085b      	lsrs	r3, r3, #1
 800196e:	065b      	lsls	r3, r3, #25
 8001970:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001974:	4b6b      	ldr	r3, [pc, #428]	@ (8001b24 <WriteChar+0x6f4>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	061b      	lsls	r3, r3, #24
 800197c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001980:	4313      	orrs	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 800198a:	2104      	movs	r1, #4
 800198c:	4866      	ldr	r0, [pc, #408]	@ (8001b28 <WriteChar+0x6f8>)
 800198e:	f002 feeb 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001992:	4b64      	ldr	r3, [pc, #400]	@ (8001b24 <WriteChar+0x6f4>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	f003 0208 	and.w	r2, r3, #8
 800199c:	4b61      	ldr	r3, [pc, #388]	@ (8001b24 <WriteChar+0x6f4>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	08db      	lsrs	r3, r3, #3
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	4313      	orrs	r3, r2
 80019aa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f06f 020c 	mvn.w	r2, #12
 80019b2:	2105      	movs	r1, #5
 80019b4:	485c      	ldr	r0, [pc, #368]	@ (8001b28 <WriteChar+0x6f8>)
 80019b6:	f002 fed7 	bl	8004768 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80019ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001b24 <WriteChar+0x6f4>)
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	085b      	lsrs	r3, r3, #1
 80019c0:	065b      	lsls	r3, r3, #25
 80019c2:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 80019c6:	4b57      	ldr	r3, [pc, #348]	@ (8001b24 <WriteChar+0x6f4>)
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	089b      	lsrs	r3, r3, #2
 80019cc:	061b      	lsls	r3, r3, #24
 80019ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80019d2:	4313      	orrs	r3, r2
 80019d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 80019dc:	2106      	movs	r1, #6
 80019de:	4852      	ldr	r0, [pc, #328]	@ (8001b28 <WriteChar+0x6f8>)
 80019e0:	f002 fec2 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80019e4:	4b4f      	ldr	r3, [pc, #316]	@ (8001b24 <WriteChar+0x6f4>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	f003 0208 	and.w	r2, r3, #8
 80019ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001b24 <WriteChar+0x6f4>)
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	08db      	lsrs	r3, r3, #3
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	f003 0304 	and.w	r3, r3, #4
 80019fa:	4313      	orrs	r3, r2
 80019fc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f06f 020c 	mvn.w	r2, #12
 8001a04:	2107      	movs	r1, #7
 8001a06:	4848      	ldr	r0, [pc, #288]	@ (8001b28 <WriteChar+0x6f8>)
 8001a08:	f002 feae 	bl	8004768 <HAL_LCD_Write>
      break;
 8001a0c:	e085      	b.n	8001b1a <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a0e:	4b45      	ldr	r3, [pc, #276]	@ (8001b24 <WriteChar+0x6f4>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	045b      	lsls	r3, r3, #17
 8001a14:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8001a18:	4b42      	ldr	r3, [pc, #264]	@ (8001b24 <WriteChar+0x6f4>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	085b      	lsrs	r3, r3, #1
 8001a1e:	021b      	lsls	r3, r3, #8
 8001a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a24:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001a26:	4b3f      	ldr	r3, [pc, #252]	@ (8001b24 <WriteChar+0x6f4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	089b      	lsrs	r3, r3, #2
 8001a2c:	025b      	lsls	r3, r3, #9
 8001a2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a32:	431a      	orrs	r2, r3
 8001a34:	4b3b      	ldr	r3, [pc, #236]	@ (8001b24 <WriteChar+0x6f4>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	08db      	lsrs	r3, r3, #3
 8001a3a:	069b      	lsls	r3, r3, #26
 8001a3c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a40:	4313      	orrs	r3, r2
 8001a42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4a39      	ldr	r2, [pc, #228]	@ (8001b2c <WriteChar+0x6fc>)
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4837      	ldr	r0, [pc, #220]	@ (8001b28 <WriteChar+0x6f8>)
 8001a4c:	f002 fe8c 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a50:	4b34      	ldr	r3, [pc, #208]	@ (8001b24 <WriteChar+0x6f4>)
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	045b      	lsls	r3, r3, #17
 8001a56:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8001a5a:	4b32      	ldr	r3, [pc, #200]	@ (8001b24 <WriteChar+0x6f4>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	085b      	lsrs	r3, r3, #1
 8001a60:	021b      	lsls	r3, r3, #8
 8001a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a66:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001a68:	4b2e      	ldr	r3, [pc, #184]	@ (8001b24 <WriteChar+0x6f4>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	089b      	lsrs	r3, r3, #2
 8001a6e:	025b      	lsls	r3, r3, #9
 8001a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a74:	431a      	orrs	r2, r3
 8001a76:	4b2b      	ldr	r3, [pc, #172]	@ (8001b24 <WriteChar+0x6f4>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	08db      	lsrs	r3, r3, #3
 8001a7c:	069b      	lsls	r3, r3, #26
 8001a7e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4a28      	ldr	r2, [pc, #160]	@ (8001b2c <WriteChar+0x6fc>)
 8001a8a:	2102      	movs	r1, #2
 8001a8c:	4826      	ldr	r0, [pc, #152]	@ (8001b28 <WriteChar+0x6f8>)
 8001a8e:	f002 fe6b 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a92:	4b24      	ldr	r3, [pc, #144]	@ (8001b24 <WriteChar+0x6f4>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	045b      	lsls	r3, r3, #17
 8001a98:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8001a9c:	4b21      	ldr	r3, [pc, #132]	@ (8001b24 <WriteChar+0x6f4>)
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	085b      	lsrs	r3, r3, #1
 8001aa2:	021b      	lsls	r3, r3, #8
 8001aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa8:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001aaa:	4b1e      	ldr	r3, [pc, #120]	@ (8001b24 <WriteChar+0x6f4>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	089b      	lsrs	r3, r3, #2
 8001ab0:	025b      	lsls	r3, r3, #9
 8001ab2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <WriteChar+0x6f4>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	08db      	lsrs	r3, r3, #3
 8001abe:	069b      	lsls	r3, r3, #26
 8001ac0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	4a18      	ldr	r2, [pc, #96]	@ (8001b2c <WriteChar+0x6fc>)
 8001acc:	2104      	movs	r1, #4
 8001ace:	4816      	ldr	r0, [pc, #88]	@ (8001b28 <WriteChar+0x6f8>)
 8001ad0:	f002 fe4a 	bl	8004768 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <WriteChar+0x6f4>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	045b      	lsls	r3, r3, #17
 8001ada:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8001ade:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <WriteChar+0x6f4>)
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	085b      	lsrs	r3, r3, #1
 8001ae4:	021b      	lsls	r3, r3, #8
 8001ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aea:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001aec:	4b0d      	ldr	r3, [pc, #52]	@ (8001b24 <WriteChar+0x6f4>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	089b      	lsrs	r3, r3, #2
 8001af2:	025b      	lsls	r3, r3, #9
 8001af4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001af8:	431a      	orrs	r2, r3
 8001afa:	4b0a      	ldr	r3, [pc, #40]	@ (8001b24 <WriteChar+0x6f4>)
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	08db      	lsrs	r3, r3, #3
 8001b00:	069b      	lsls	r3, r3, #26
 8001b02:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	4a07      	ldr	r2, [pc, #28]	@ (8001b2c <WriteChar+0x6fc>)
 8001b0e:	2106      	movs	r1, #6
 8001b10:	4805      	ldr	r0, [pc, #20]	@ (8001b28 <WriteChar+0x6f8>)
 8001b12:	f002 fe29 	bl	8004768 <HAL_LCD_Write>
      break;
 8001b16:	e000      	b.n	8001b1a <WriteChar+0x6ea>

    default:
      break;
 8001b18:	bf00      	nop
  }
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000042c 	.word	0x2000042c
 8001b28:	200003f0 	.word	0x200003f0
 8001b2c:	fbfdfcff 	.word	0xfbfdfcff

08001b30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b36:	4b0f      	ldr	r3, [pc, #60]	@ (8001b74 <HAL_MspInit+0x44>)
 8001b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b3a:	4a0e      	ldr	r2, [pc, #56]	@ (8001b74 <HAL_MspInit+0x44>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b42:	4b0c      	ldr	r3, [pc, #48]	@ (8001b74 <HAL_MspInit+0x44>)
 8001b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	607b      	str	r3, [r7, #4]
 8001b4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4e:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <HAL_MspInit+0x44>)
 8001b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b52:	4a08      	ldr	r2, [pc, #32]	@ (8001b74 <HAL_MspInit+0x44>)
 8001b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b58:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b5a:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <HAL_MspInit+0x44>)
 8001b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	40021000 	.word	0x40021000

08001b78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b0ae      	sub	sp, #184	@ 0xb8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b90:	f107 031c 	add.w	r3, r7, #28
 8001b94:	2288      	movs	r2, #136	@ 0x88
 8001b96:	2100      	movs	r1, #0
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f009 ffb1 	bl	800bb00 <memset>
  if(hi2c->Instance==I2C1)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a42      	ldr	r2, [pc, #264]	@ (8001cac <HAL_I2C_MspInit+0x134>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d13b      	bne.n	8001c20 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ba8:	2340      	movs	r3, #64	@ 0x40
 8001baa:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001bac:	2300      	movs	r3, #0
 8001bae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb0:	f107 031c 	add.w	r3, r7, #28
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f003 fe23 	bl	8005800 <HAL_RCCEx_PeriphCLKConfig>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001bc0:	f7ff f98c 	bl	8000edc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc4:	4b3a      	ldr	r3, [pc, #232]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc8:	4a39      	ldr	r2, [pc, #228]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001bca:	f043 0302 	orr.w	r3, r3, #2
 8001bce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd0:	4b37      	ldr	r3, [pc, #220]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	61bb      	str	r3, [r7, #24]
 8001bda:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001bdc:	23c0      	movs	r3, #192	@ 0xc0
 8001bde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be2:	2312      	movs	r3, #18
 8001be4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be8:	2301      	movs	r3, #1
 8001bea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001bfe:	4619      	mov	r1, r3
 8001c00:	482c      	ldr	r0, [pc, #176]	@ (8001cb4 <HAL_I2C_MspInit+0x13c>)
 8001c02:	f000 fd17 	bl	8002634 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c06:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0a:	4a29      	ldr	r2, [pc, #164]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c10:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c12:	4b27      	ldr	r3, [pc, #156]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001c1e:	e040      	b.n	8001ca2 <HAL_I2C_MspInit+0x12a>
  else if(hi2c->Instance==I2C2)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a24      	ldr	r2, [pc, #144]	@ (8001cb8 <HAL_I2C_MspInit+0x140>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d13b      	bne.n	8001ca2 <HAL_I2C_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001c2a:	2380      	movs	r3, #128	@ 0x80
 8001c2c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c32:	f107 031c 	add.w	r3, r7, #28
 8001c36:	4618      	mov	r0, r3
 8001c38:	f003 fde2 	bl	8005800 <HAL_RCCEx_PeriphCLKConfig>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_I2C_MspInit+0xce>
      Error_Handler();
 8001c42:	f7ff f94b 	bl	8000edc <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c46:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4a:	4a19      	ldr	r2, [pc, #100]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c4c:	f043 0302 	orr.w	r3, r3, #2
 8001c50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c52:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001c5e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001c62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c66:	2312      	movs	r3, #18
 8001c68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c72:	2303      	movs	r3, #3
 8001c74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c78:	2304      	movs	r3, #4
 8001c7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c82:	4619      	mov	r1, r3
 8001c84:	480b      	ldr	r0, [pc, #44]	@ (8001cb4 <HAL_I2C_MspInit+0x13c>)
 8001c86:	f000 fcd5 	bl	8002634 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c8a:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8e:	4a08      	ldr	r2, [pc, #32]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c94:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c96:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_I2C_MspInit+0x138>)
 8001c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
}
 8001ca2:	bf00      	nop
 8001ca4:	37b8      	adds	r7, #184	@ 0xb8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40005400 	.word	0x40005400
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	48000400 	.word	0x48000400
 8001cb8:	40005800 	.word	0x40005800

08001cbc <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b0ae      	sub	sp, #184	@ 0xb8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cd4:	f107 031c 	add.w	r3, r7, #28
 8001cd8:	2288      	movs	r2, #136	@ 0x88
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f009 ff0f 	bl	800bb00 <memset>
  if(hlcd->Instance==LCD)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a57      	ldr	r2, [pc, #348]	@ (8001e44 <HAL_LCD_MspInit+0x188>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	f040 80a6 	bne.w	8001e3a <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001cee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cf2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001cf4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cf8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cfc:	f107 031c 	add.w	r3, r7, #28
 8001d00:	4618      	mov	r0, r3
 8001d02:	f003 fd7d 	bl	8005800 <HAL_RCCEx_PeriphCLKConfig>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8001d0c:	f7ff f8e6 	bl	8000edc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001d10:	4b4d      	ldr	r3, [pc, #308]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d14:	4a4c      	ldr	r2, [pc, #304]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d1c:	4b4a      	ldr	r3, [pc, #296]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d24:	61bb      	str	r3, [r7, #24]
 8001d26:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d28:	4b47      	ldr	r3, [pc, #284]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2c:	4a46      	ldr	r2, [pc, #280]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d2e:	f043 0304 	orr.w	r3, r3, #4
 8001d32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d34:	4b44      	ldr	r3, [pc, #272]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d40:	4b41      	ldr	r3, [pc, #260]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d44:	4a40      	ldr	r2, [pc, #256]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d4c:	4b3e      	ldr	r3, [pc, #248]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	613b      	str	r3, [r7, #16]
 8001d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d58:	4b3b      	ldr	r3, [pc, #236]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d5c:	4a3a      	ldr	r2, [pc, #232]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d5e:	f043 0302 	orr.w	r3, r3, #2
 8001d62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d64:	4b38      	ldr	r3, [pc, #224]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d70:	4b35      	ldr	r3, [pc, #212]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d74:	4a34      	ldr	r2, [pc, #208]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d76:	f043 0308 	orr.w	r3, r3, #8
 8001d7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d7c:	4b32      	ldr	r3, [pc, #200]	@ (8001e48 <HAL_LCD_MspInit+0x18c>)
 8001d7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 8001d88:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8001d8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d90:	2302      	movs	r3, #2
 8001d92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001da2:	230b      	movs	r3, #11
 8001da4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001dac:	4619      	mov	r1, r3
 8001dae:	4827      	ldr	r0, [pc, #156]	@ (8001e4c <HAL_LCD_MspInit+0x190>)
 8001db0:	f000 fc40 	bl	8002634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 8001db4:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 8001db8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001dce:	230b      	movs	r3, #11
 8001dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001dd8:	4619      	mov	r1, r3
 8001dda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dde:	f000 fc29 	bl	8002634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 8001de2:	f24f 2333 	movw	r3, #62003	@ 0xf233
 8001de6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df6:	2300      	movs	r3, #0
 8001df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001dfc:	230b      	movs	r3, #11
 8001dfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e02:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e06:	4619      	mov	r1, r3
 8001e08:	4811      	ldr	r0, [pc, #68]	@ (8001e50 <HAL_LCD_MspInit+0x194>)
 8001e0a:	f000 fc13 	bl	8002634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 8001e0e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001e12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e16:	2302      	movs	r3, #2
 8001e18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e22:	2300      	movs	r3, #0
 8001e24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001e28:	230b      	movs	r3, #11
 8001e2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e2e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e32:	4619      	mov	r1, r3
 8001e34:	4807      	ldr	r0, [pc, #28]	@ (8001e54 <HAL_LCD_MspInit+0x198>)
 8001e36:	f000 fbfd 	bl	8002634 <HAL_GPIO_Init>

  /* USER CODE END LCD_MspInit 1 */

  }

}
 8001e3a:	bf00      	nop
 8001e3c:	37b8      	adds	r7, #184	@ 0xb8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40002400 	.word	0x40002400
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	48000800 	.word	0x48000800
 8001e50:	48000400 	.word	0x48000400
 8001e54:	48000c00 	.word	0x48000c00

08001e58 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b08a      	sub	sp, #40	@ 0x28
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a17      	ldr	r2, [pc, #92]	@ (8001ed4 <HAL_QSPI_MspInit+0x7c>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d128      	bne.n	8001ecc <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001e7a:	4b17      	ldr	r3, [pc, #92]	@ (8001ed8 <HAL_QSPI_MspInit+0x80>)
 8001e7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e7e:	4a16      	ldr	r2, [pc, #88]	@ (8001ed8 <HAL_QSPI_MspInit+0x80>)
 8001e80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e84:	6513      	str	r3, [r2, #80]	@ 0x50
 8001e86:	4b14      	ldr	r3, [pc, #80]	@ (8001ed8 <HAL_QSPI_MspInit+0x80>)
 8001e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e92:	4b11      	ldr	r3, [pc, #68]	@ (8001ed8 <HAL_QSPI_MspInit+0x80>)
 8001e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e96:	4a10      	ldr	r2, [pc, #64]	@ (8001ed8 <HAL_QSPI_MspInit+0x80>)
 8001e98:	f043 0310 	orr.w	r3, r3, #16
 8001e9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed8 <HAL_QSPI_MspInit+0x80>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea2:	f003 0310 	and.w	r3, r3, #16
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8001eaa:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001eae:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001ebc:	230a      	movs	r3, #10
 8001ebe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ec0:	f107 0314 	add.w	r3, r7, #20
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4805      	ldr	r0, [pc, #20]	@ (8001edc <HAL_QSPI_MspInit+0x84>)
 8001ec8:	f000 fbb4 	bl	8002634 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001ecc:	bf00      	nop
 8001ece:	3728      	adds	r7, #40	@ 0x28
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	a0001000 	.word	0xa0001000
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	48001000 	.word	0x48001000

08001ee0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b0a4      	sub	sp, #144	@ 0x90
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ee8:	f107 0308 	add.w	r3, r7, #8
 8001eec:	2288      	movs	r2, #136	@ 0x88
 8001eee:	2100      	movs	r1, #0
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f009 fe05 	bl	800bb00 <memset>
  if(hrtc->Instance==RTC)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a10      	ldr	r2, [pc, #64]	@ (8001f3c <HAL_RTC_MspInit+0x5c>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d118      	bne.n	8001f32 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f04:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001f06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f0e:	f107 0308 	add.w	r3, r7, #8
 8001f12:	4618      	mov	r0, r3
 8001f14:	f003 fc74 	bl	8005800 <HAL_RCCEx_PeriphCLKConfig>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001f1e:	f7fe ffdd 	bl	8000edc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f22:	4b07      	ldr	r3, [pc, #28]	@ (8001f40 <HAL_RTC_MspInit+0x60>)
 8001f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f28:	4a05      	ldr	r2, [pc, #20]	@ (8001f40 <HAL_RTC_MspInit+0x60>)
 8001f2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8001f32:	bf00      	nop
 8001f34:	3790      	adds	r7, #144	@ 0x90
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40002800 	.word	0x40002800
 8001f40:	40021000 	.word	0x40021000

08001f44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08a      	sub	sp, #40	@ 0x28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f4c:	f107 0314 	add.w	r3, r7, #20
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a17      	ldr	r2, [pc, #92]	@ (8001fc0 <HAL_SPI_MspInit+0x7c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d127      	bne.n	8001fb6 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f66:	4b17      	ldr	r3, [pc, #92]	@ (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6a:	4a16      	ldr	r2, [pc, #88]	@ (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f70:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f72:	4b14      	ldr	r3, [pc, #80]	@ (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f7e:	4b11      	ldr	r3, [pc, #68]	@ (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f82:	4a10      	ldr	r2, [pc, #64]	@ (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f84:	f043 0308 	orr.w	r3, r3, #8
 8001f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc4 <HAL_SPI_MspInit+0x80>)
 8001f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8e:	f003 0308 	and.w	r3, r3, #8
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001f96:	231a      	movs	r3, #26
 8001f98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fa6:	2305      	movs	r3, #5
 8001fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4805      	ldr	r0, [pc, #20]	@ (8001fc8 <HAL_SPI_MspInit+0x84>)
 8001fb2:	f000 fb3f 	bl	8002634 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001fb6:	bf00      	nop
 8001fb8:	3728      	adds	r7, #40	@ 0x28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40003800 	.word	0x40003800
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	48000c00 	.word	0x48000c00

08001fcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b0ac      	sub	sp, #176	@ 0xb0
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fe4:	f107 0314 	add.w	r3, r7, #20
 8001fe8:	2288      	movs	r2, #136	@ 0x88
 8001fea:	2100      	movs	r1, #0
 8001fec:	4618      	mov	r0, r3
 8001fee:	f009 fd87 	bl	800bb00 <memset>
  if(huart->Instance==USART2)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a21      	ldr	r2, [pc, #132]	@ (800207c <HAL_UART_MspInit+0xb0>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d13a      	bne.n	8002072 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002000:	2300      	movs	r3, #0
 8002002:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002004:	f107 0314 	add.w	r3, r7, #20
 8002008:	4618      	mov	r0, r3
 800200a:	f003 fbf9 	bl	8005800 <HAL_RCCEx_PeriphCLKConfig>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002014:	f7fe ff62 	bl	8000edc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002018:	4b19      	ldr	r3, [pc, #100]	@ (8002080 <HAL_UART_MspInit+0xb4>)
 800201a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201c:	4a18      	ldr	r2, [pc, #96]	@ (8002080 <HAL_UART_MspInit+0xb4>)
 800201e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002022:	6593      	str	r3, [r2, #88]	@ 0x58
 8002024:	4b16      	ldr	r3, [pc, #88]	@ (8002080 <HAL_UART_MspInit+0xb4>)
 8002026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800202c:	613b      	str	r3, [r7, #16]
 800202e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002030:	4b13      	ldr	r3, [pc, #76]	@ (8002080 <HAL_UART_MspInit+0xb4>)
 8002032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002034:	4a12      	ldr	r2, [pc, #72]	@ (8002080 <HAL_UART_MspInit+0xb4>)
 8002036:	f043 0308 	orr.w	r3, r3, #8
 800203a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800203c:	4b10      	ldr	r3, [pc, #64]	@ (8002080 <HAL_UART_MspInit+0xb4>)
 800203e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002040:	f003 0308 	and.w	r3, r3, #8
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002048:	2360      	movs	r3, #96	@ 0x60
 800204a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204e:	2302      	movs	r3, #2
 8002050:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002054:	2301      	movs	r3, #1
 8002056:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205a:	2303      	movs	r3, #3
 800205c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002060:	2307      	movs	r3, #7
 8002062:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002066:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800206a:	4619      	mov	r1, r3
 800206c:	4805      	ldr	r0, [pc, #20]	@ (8002084 <HAL_UART_MspInit+0xb8>)
 800206e:	f000 fae1 	bl	8002634 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002072:	bf00      	nop
 8002074:	37b0      	adds	r7, #176	@ 0xb0
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40004400 	.word	0x40004400
 8002080:	40021000 	.word	0x40021000
 8002084:	48000c00 	.word	0x48000c00

08002088 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	@ 0x28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a33      	ldr	r2, [pc, #204]	@ (8002164 <HAL_SAI_MspInit+0xdc>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d135      	bne.n	8002106 <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 800209a:	4b33      	ldr	r3, [pc, #204]	@ (8002168 <HAL_SAI_MspInit+0xe0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10b      	bne.n	80020ba <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80020a2:	4b32      	ldr	r3, [pc, #200]	@ (800216c <HAL_SAI_MspInit+0xe4>)
 80020a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a6:	4a31      	ldr	r2, [pc, #196]	@ (800216c <HAL_SAI_MspInit+0xe4>)
 80020a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80020ae:	4b2f      	ldr	r3, [pc, #188]	@ (800216c <HAL_SAI_MspInit+0xe4>)
 80020b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020b6:	613b      	str	r3, [r7, #16]
 80020b8:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80020ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002168 <HAL_SAI_MspInit+0xe0>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	3301      	adds	r3, #1
 80020c0:	4a29      	ldr	r2, [pc, #164]	@ (8002168 <HAL_SAI_MspInit+0xe0>)
 80020c2:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80020c4:	2374      	movs	r3, #116	@ 0x74
 80020c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c8:	2302      	movs	r3, #2
 80020ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d0:	2303      	movs	r3, #3
 80020d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80020d4:	230d      	movs	r3, #13
 80020d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020d8:	f107 0314 	add.w	r3, r7, #20
 80020dc:	4619      	mov	r1, r3
 80020de:	4824      	ldr	r0, [pc, #144]	@ (8002170 <HAL_SAI_MspInit+0xe8>)
 80020e0:	f000 faa8 	bl	8002634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80020e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ea:	2302      	movs	r3, #2
 80020ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f2:	2300      	movs	r3, #0
 80020f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80020f6:	230d      	movs	r3, #13
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 80020fa:	f107 0314 	add.w	r3, r7, #20
 80020fe:	4619      	mov	r1, r3
 8002100:	481b      	ldr	r0, [pc, #108]	@ (8002170 <HAL_SAI_MspInit+0xe8>)
 8002102:	f000 fa97 	bl	8002634 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a1a      	ldr	r2, [pc, #104]	@ (8002174 <HAL_SAI_MspInit+0xec>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d124      	bne.n	800215a <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002110:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <HAL_SAI_MspInit+0xe0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d10b      	bne.n	8002130 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HAL_SAI_MspInit+0xe4>)
 800211a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800211c:	4a13      	ldr	r2, [pc, #76]	@ (800216c <HAL_SAI_MspInit+0xe4>)
 800211e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002122:	6613      	str	r3, [r2, #96]	@ 0x60
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <HAL_SAI_MspInit+0xe4>)
 8002126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002128:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002130:	4b0d      	ldr	r3, [pc, #52]	@ (8002168 <HAL_SAI_MspInit+0xe0>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	3301      	adds	r3, #1
 8002136:	4a0c      	ldr	r2, [pc, #48]	@ (8002168 <HAL_SAI_MspInit+0xe0>)
 8002138:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE7     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 800213a:	2380      	movs	r3, #128	@ 0x80
 800213c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213e:	2302      	movs	r3, #2
 8002140:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002146:	2303      	movs	r3, #3
 8002148:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800214a:	230d      	movs	r3, #13
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 800214e:	f107 0314 	add.w	r3, r7, #20
 8002152:	4619      	mov	r1, r3
 8002154:	4806      	ldr	r0, [pc, #24]	@ (8002170 <HAL_SAI_MspInit+0xe8>)
 8002156:	f000 fa6d 	bl	8002634 <HAL_GPIO_Init>

    }
}
 800215a:	bf00      	nop
 800215c:	3728      	adds	r7, #40	@ 0x28
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40015404 	.word	0x40015404
 8002168:	2000043c 	.word	0x2000043c
 800216c:	40021000 	.word	0x40021000
 8002170:	48001000 	.word	0x48001000
 8002174:	40015424 	.word	0x40015424

08002178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800217c:	bf00      	nop
 800217e:	e7fd      	b.n	800217c <NMI_Handler+0x4>

08002180 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002184:	bf00      	nop
 8002186:	e7fd      	b.n	8002184 <HardFault_Handler+0x4>

08002188 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800218c:	bf00      	nop
 800218e:	e7fd      	b.n	800218c <MemManage_Handler+0x4>

08002190 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <BusFault_Handler+0x4>

08002198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <UsageFault_Handler+0x4>

080021a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021ce:	f000 f8db 	bl	8002388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80021dc:	4802      	ldr	r0, [pc, #8]	@ (80021e8 <OTG_FS_IRQHandler+0x10>)
 80021de:	f000 fe9f 	bl	8002f20 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000824 	.word	0x20000824

080021ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021f4:	4a14      	ldr	r2, [pc, #80]	@ (8002248 <_sbrk+0x5c>)
 80021f6:	4b15      	ldr	r3, [pc, #84]	@ (800224c <_sbrk+0x60>)
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002200:	4b13      	ldr	r3, [pc, #76]	@ (8002250 <_sbrk+0x64>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d102      	bne.n	800220e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002208:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <_sbrk+0x64>)
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <_sbrk+0x68>)
 800220c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800220e:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <_sbrk+0x64>)
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4413      	add	r3, r2
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	429a      	cmp	r2, r3
 800221a:	d207      	bcs.n	800222c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800221c:	f009 fc88 	bl	800bb30 <__errno>
 8002220:	4603      	mov	r3, r0
 8002222:	220c      	movs	r2, #12
 8002224:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002226:	f04f 33ff 	mov.w	r3, #4294967295
 800222a:	e009      	b.n	8002240 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800222c:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <_sbrk+0x64>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002232:	4b07      	ldr	r3, [pc, #28]	@ (8002250 <_sbrk+0x64>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4413      	add	r3, r2
 800223a:	4a05      	ldr	r2, [pc, #20]	@ (8002250 <_sbrk+0x64>)
 800223c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800223e:	68fb      	ldr	r3, [r7, #12]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20018000 	.word	0x20018000
 800224c:	00000400 	.word	0x00000400
 8002250:	20000440 	.word	0x20000440
 8002254:	20000c90 	.word	0x20000c90

08002258 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800225c:	4b06      	ldr	r3, [pc, #24]	@ (8002278 <SystemInit+0x20>)
 800225e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002262:	4a05      	ldr	r2, [pc, #20]	@ (8002278 <SystemInit+0x20>)
 8002264:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002268:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800227c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002280:	f7ff ffea 	bl	8002258 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002284:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002286:	490d      	ldr	r1, [pc, #52]	@ (80022bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002288:	4a0d      	ldr	r2, [pc, #52]	@ (80022c0 <LoopForever+0xe>)
  movs r3, #0
 800228a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800228c:	e002      	b.n	8002294 <LoopCopyDataInit>

0800228e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800228e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002292:	3304      	adds	r3, #4

08002294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002298:	d3f9      	bcc.n	800228e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800229a:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800229c:	4c0a      	ldr	r4, [pc, #40]	@ (80022c8 <LoopForever+0x16>)
  movs r3, #0
 800229e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022a0:	e001      	b.n	80022a6 <LoopFillZerobss>

080022a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022a4:	3204      	adds	r2, #4

080022a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a8:	d3fb      	bcc.n	80022a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022aa:	f009 fc47 	bl	800bb3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022ae:	f7fe f903 	bl	80004b8 <main>

080022b2 <LoopForever>:

LoopForever:
    b LoopForever
 80022b2:	e7fe      	b.n	80022b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80022b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022bc:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80022c0:	0800bd28 	.word	0x0800bd28
  ldr r2, =_sbss
 80022c4:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80022c8:	20000c8c 	.word	0x20000c8c

080022cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022cc:	e7fe      	b.n	80022cc <ADC1_2_IRQHandler>
	...

080022d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022da:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <HAL_Init+0x3c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a0b      	ldr	r2, [pc, #44]	@ (800230c <HAL_Init+0x3c>)
 80022e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e6:	2003      	movs	r0, #3
 80022e8:	f000 f962 	bl	80025b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022ec:	2000      	movs	r0, #0
 80022ee:	f000 f80f 	bl	8002310 <HAL_InitTick>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d002      	beq.n	80022fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	71fb      	strb	r3, [r7, #7]
 80022fc:	e001      	b.n	8002302 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022fe:	f7ff fc17 	bl	8001b30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002302:	79fb      	ldrb	r3, [r7, #7]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40022000 	.word	0x40022000

08002310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800231c:	4b17      	ldr	r3, [pc, #92]	@ (800237c <HAL_InitTick+0x6c>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d023      	beq.n	800236c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002324:	4b16      	ldr	r3, [pc, #88]	@ (8002380 <HAL_InitTick+0x70>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4b14      	ldr	r3, [pc, #80]	@ (800237c <HAL_InitTick+0x6c>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	4619      	mov	r1, r3
 800232e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002332:	fbb3 f3f1 	udiv	r3, r3, r1
 8002336:	fbb2 f3f3 	udiv	r3, r2, r3
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f96d 	bl	800261a <HAL_SYSTICK_Config>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10f      	bne.n	8002366 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b0f      	cmp	r3, #15
 800234a:	d809      	bhi.n	8002360 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800234c:	2200      	movs	r2, #0
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	f04f 30ff 	mov.w	r0, #4294967295
 8002354:	f000 f937 	bl	80025c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002358:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <HAL_InitTick+0x74>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	e007      	b.n	8002370 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]
 8002364:	e004      	b.n	8002370 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	73fb      	strb	r3, [r7, #15]
 800236a:	e001      	b.n	8002370 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002370:	7bfb      	ldrb	r3, [r7, #15]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	2000001c 	.word	0x2000001c
 8002380:	20000014 	.word	0x20000014
 8002384:	20000018 	.word	0x20000018

08002388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800238c:	4b06      	ldr	r3, [pc, #24]	@ (80023a8 <HAL_IncTick+0x20>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_IncTick+0x24>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4413      	add	r3, r2
 8002398:	4a04      	ldr	r2, [pc, #16]	@ (80023ac <HAL_IncTick+0x24>)
 800239a:	6013      	str	r3, [r2, #0]
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	2000001c 	.word	0x2000001c
 80023ac:	20000444 	.word	0x20000444

080023b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return uwTick;
 80023b4:	4b03      	ldr	r3, [pc, #12]	@ (80023c4 <HAL_GetTick+0x14>)
 80023b6:	681b      	ldr	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	20000444 	.word	0x20000444

080023c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7ff ffee 	bl	80023b0 <HAL_GetTick>
 80023d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e0:	d005      	beq.n	80023ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80023e2:	4b0a      	ldr	r3, [pc, #40]	@ (800240c <HAL_Delay+0x44>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4413      	add	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ee:	bf00      	nop
 80023f0:	f7ff ffde 	bl	80023b0 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d8f7      	bhi.n	80023f0 <HAL_Delay+0x28>
  {
  }
}
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	2000001c 	.word	0x2000001c

08002410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0c      	ldr	r3, [pc, #48]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002438:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800243c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	@ (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	2b00      	cmp	r3, #0
 8002484:	db0b      	blt.n	800249e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4907      	ldr	r1, [pc, #28]	@ (80024ac <__NVIC_EnableIRQ+0x38>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	2001      	movs	r0, #1
 8002496:	fa00 f202 	lsl.w	r2, r0, r2
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000e100 	.word	0xe000e100

080024b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	6039      	str	r1, [r7, #0]
 80024ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	db0a      	blt.n	80024da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	490c      	ldr	r1, [pc, #48]	@ (80024fc <__NVIC_SetPriority+0x4c>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	0112      	lsls	r2, r2, #4
 80024d0:	b2d2      	uxtb	r2, r2
 80024d2:	440b      	add	r3, r1
 80024d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d8:	e00a      	b.n	80024f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	4908      	ldr	r1, [pc, #32]	@ (8002500 <__NVIC_SetPriority+0x50>)
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	3b04      	subs	r3, #4
 80024e8:	0112      	lsls	r2, r2, #4
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	440b      	add	r3, r1
 80024ee:	761a      	strb	r2, [r3, #24]
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000e100 	.word	0xe000e100
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002504:	b480      	push	{r7}
 8002506:	b089      	sub	sp, #36	@ 0x24
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f1c3 0307 	rsb	r3, r3, #7
 800251e:	2b04      	cmp	r3, #4
 8002520:	bf28      	it	cs
 8002522:	2304      	movcs	r3, #4
 8002524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	3304      	adds	r3, #4
 800252a:	2b06      	cmp	r3, #6
 800252c:	d902      	bls.n	8002534 <NVIC_EncodePriority+0x30>
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3b03      	subs	r3, #3
 8002532:	e000      	b.n	8002536 <NVIC_EncodePriority+0x32>
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002538:	f04f 32ff 	mov.w	r2, #4294967295
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43da      	mvns	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	401a      	ands	r2, r3
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800254c:	f04f 31ff 	mov.w	r1, #4294967295
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	fa01 f303 	lsl.w	r3, r1, r3
 8002556:	43d9      	mvns	r1, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800255c:	4313      	orrs	r3, r2
         );
}
 800255e:	4618      	mov	r0, r3
 8002560:	3724      	adds	r7, #36	@ 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
	...

0800256c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3b01      	subs	r3, #1
 8002578:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800257c:	d301      	bcc.n	8002582 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800257e:	2301      	movs	r3, #1
 8002580:	e00f      	b.n	80025a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002582:	4a0a      	ldr	r2, [pc, #40]	@ (80025ac <SysTick_Config+0x40>)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3b01      	subs	r3, #1
 8002588:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800258a:	210f      	movs	r1, #15
 800258c:	f04f 30ff 	mov.w	r0, #4294967295
 8002590:	f7ff ff8e 	bl	80024b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002594:	4b05      	ldr	r3, [pc, #20]	@ (80025ac <SysTick_Config+0x40>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800259a:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <SysTick_Config+0x40>)
 800259c:	2207      	movs	r2, #7
 800259e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	e000e010 	.word	0xe000e010

080025b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f7ff ff29 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b086      	sub	sp, #24
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	4603      	mov	r3, r0
 80025ce:	60b9      	str	r1, [r7, #8]
 80025d0:	607a      	str	r2, [r7, #4]
 80025d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025d8:	f7ff ff3e 	bl	8002458 <__NVIC_GetPriorityGrouping>
 80025dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	68b9      	ldr	r1, [r7, #8]
 80025e2:	6978      	ldr	r0, [r7, #20]
 80025e4:	f7ff ff8e 	bl	8002504 <NVIC_EncodePriority>
 80025e8:	4602      	mov	r2, r0
 80025ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ee:	4611      	mov	r1, r2
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff ff5d 	bl	80024b0 <__NVIC_SetPriority>
}
 80025f6:	bf00      	nop
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	af00      	add	r7, sp, #0
 8002604:	4603      	mov	r3, r0
 8002606:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff ff31 	bl	8002474 <__NVIC_EnableIRQ>
}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff ffa2 	bl	800256c <SysTick_Config>
 8002628:	4603      	mov	r3, r0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
	...

08002634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002634:	b480      	push	{r7}
 8002636:	b087      	sub	sp, #28
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002642:	e17f      	b.n	8002944 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	2101      	movs	r1, #1
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	fa01 f303 	lsl.w	r3, r1, r3
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 8171 	beq.w	800293e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	2b01      	cmp	r3, #1
 8002666:	d005      	beq.n	8002674 <HAL_GPIO_Init+0x40>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d130      	bne.n	80026d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	2203      	movs	r2, #3
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	43db      	mvns	r3, r3
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026aa:	2201      	movs	r2, #1
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	4013      	ands	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	091b      	lsrs	r3, r3, #4
 80026c0:	f003 0201 	and.w	r2, r3, #1
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f003 0303 	and.w	r3, r3, #3
 80026de:	2b03      	cmp	r3, #3
 80026e0:	d118      	bne.n	8002714 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80026e8:	2201      	movs	r2, #1
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	08db      	lsrs	r3, r3, #3
 80026fe:	f003 0201 	and.w	r2, r3, #1
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	2b03      	cmp	r3, #3
 800271e:	d017      	beq.n	8002750 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	2203      	movs	r2, #3
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	4013      	ands	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	4313      	orrs	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 0303 	and.w	r3, r3, #3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d123      	bne.n	80027a4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	08da      	lsrs	r2, r3, #3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3208      	adds	r2, #8
 8002764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002768:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	220f      	movs	r2, #15
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	691a      	ldr	r2, [r3, #16]
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	693a      	ldr	r2, [r7, #16]
 8002792:	4313      	orrs	r3, r2
 8002794:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	08da      	lsrs	r2, r3, #3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	3208      	adds	r2, #8
 800279e:	6939      	ldr	r1, [r7, #16]
 80027a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	2203      	movs	r2, #3
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4013      	ands	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0203 	and.w	r2, r3, #3
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 80ac 	beq.w	800293e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e6:	4b5f      	ldr	r3, [pc, #380]	@ (8002964 <HAL_GPIO_Init+0x330>)
 80027e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ea:	4a5e      	ldr	r2, [pc, #376]	@ (8002964 <HAL_GPIO_Init+0x330>)
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80027f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002964 <HAL_GPIO_Init+0x330>)
 80027f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027fe:	4a5a      	ldr	r2, [pc, #360]	@ (8002968 <HAL_GPIO_Init+0x334>)
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	3302      	adds	r3, #2
 8002806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	220f      	movs	r2, #15
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4013      	ands	r3, r2
 8002820:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002828:	d025      	beq.n	8002876 <HAL_GPIO_Init+0x242>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a4f      	ldr	r2, [pc, #316]	@ (800296c <HAL_GPIO_Init+0x338>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d01f      	beq.n	8002872 <HAL_GPIO_Init+0x23e>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a4e      	ldr	r2, [pc, #312]	@ (8002970 <HAL_GPIO_Init+0x33c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d019      	beq.n	800286e <HAL_GPIO_Init+0x23a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a4d      	ldr	r2, [pc, #308]	@ (8002974 <HAL_GPIO_Init+0x340>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d013      	beq.n	800286a <HAL_GPIO_Init+0x236>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a4c      	ldr	r2, [pc, #304]	@ (8002978 <HAL_GPIO_Init+0x344>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00d      	beq.n	8002866 <HAL_GPIO_Init+0x232>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a4b      	ldr	r2, [pc, #300]	@ (800297c <HAL_GPIO_Init+0x348>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d007      	beq.n	8002862 <HAL_GPIO_Init+0x22e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a4a      	ldr	r2, [pc, #296]	@ (8002980 <HAL_GPIO_Init+0x34c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_GPIO_Init+0x22a>
 800285a:	2306      	movs	r3, #6
 800285c:	e00c      	b.n	8002878 <HAL_GPIO_Init+0x244>
 800285e:	2307      	movs	r3, #7
 8002860:	e00a      	b.n	8002878 <HAL_GPIO_Init+0x244>
 8002862:	2305      	movs	r3, #5
 8002864:	e008      	b.n	8002878 <HAL_GPIO_Init+0x244>
 8002866:	2304      	movs	r3, #4
 8002868:	e006      	b.n	8002878 <HAL_GPIO_Init+0x244>
 800286a:	2303      	movs	r3, #3
 800286c:	e004      	b.n	8002878 <HAL_GPIO_Init+0x244>
 800286e:	2302      	movs	r3, #2
 8002870:	e002      	b.n	8002878 <HAL_GPIO_Init+0x244>
 8002872:	2301      	movs	r3, #1
 8002874:	e000      	b.n	8002878 <HAL_GPIO_Init+0x244>
 8002876:	2300      	movs	r3, #0
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	f002 0203 	and.w	r2, r2, #3
 800287e:	0092      	lsls	r2, r2, #2
 8002880:	4093      	lsls	r3, r2
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4313      	orrs	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002888:	4937      	ldr	r1, [pc, #220]	@ (8002968 <HAL_GPIO_Init+0x334>)
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	089b      	lsrs	r3, r3, #2
 800288e:	3302      	adds	r3, #2
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002896:	4b3b      	ldr	r3, [pc, #236]	@ (8002984 <HAL_GPIO_Init+0x350>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	43db      	mvns	r3, r3
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	4013      	ands	r3, r2
 80028a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028ba:	4a32      	ldr	r2, [pc, #200]	@ (8002984 <HAL_GPIO_Init+0x350>)
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80028c0:	4b30      	ldr	r3, [pc, #192]	@ (8002984 <HAL_GPIO_Init+0x350>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	43db      	mvns	r3, r3
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4013      	ands	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028e4:	4a27      	ldr	r2, [pc, #156]	@ (8002984 <HAL_GPIO_Init+0x350>)
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028ea:	4b26      	ldr	r3, [pc, #152]	@ (8002984 <HAL_GPIO_Init+0x350>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	43db      	mvns	r3, r3
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	4013      	ands	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800290e:	4a1d      	ldr	r2, [pc, #116]	@ (8002984 <HAL_GPIO_Init+0x350>)
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002914:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <HAL_GPIO_Init+0x350>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	43db      	mvns	r3, r3
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	4013      	ands	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d003      	beq.n	8002938 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002938:	4a12      	ldr	r2, [pc, #72]	@ (8002984 <HAL_GPIO_Init+0x350>)
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	3301      	adds	r3, #1
 8002942:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	fa22 f303 	lsr.w	r3, r2, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	f47f ae78 	bne.w	8002644 <HAL_GPIO_Init+0x10>
  }
}
 8002954:	bf00      	nop
 8002956:	bf00      	nop
 8002958:	371c      	adds	r7, #28
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000
 8002968:	40010000 	.word	0x40010000
 800296c:	48000400 	.word	0x48000400
 8002970:	48000800 	.word	0x48000800
 8002974:	48000c00 	.word	0x48000c00
 8002978:	48001000 	.word	0x48001000
 800297c:	48001400 	.word	0x48001400
 8002980:	48001800 	.word	0x48001800
 8002984:	40010400 	.word	0x40010400

08002988 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691a      	ldr	r2, [r3, #16]
 8002998:	887b      	ldrh	r3, [r7, #2]
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
 80029a4:	e001      	b.n	80029aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029a6:	2300      	movs	r3, #0
 80029a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	460b      	mov	r3, r1
 80029c2:	807b      	strh	r3, [r7, #2]
 80029c4:	4613      	mov	r3, r2
 80029c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029c8:	787b      	ldrb	r3, [r7, #1]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029ce:	887a      	ldrh	r2, [r7, #2]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029d4:	e002      	b.n	80029dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029d6:	887a      	ldrh	r2, [r7, #2]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af02      	add	r7, sp, #8
 80029ee:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e052      	b.n	8002aa0 <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3315 	ldrb.w	r3, [r3, #789]	@ 0x315
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d106      	bne.n	8002a14 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f008 fcaa 	bl	800b368 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2203      	movs	r2, #3
 8002a18:	f883 2315 	strb.w	r2, [r3, #789]	@ 0x315

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f005 fce9 	bl	80083fe <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6818      	ldr	r0, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	7c1a      	ldrb	r2, [r3, #16]
 8002a34:	f88d 2000 	strb.w	r2, [sp]
 8002a38:	3304      	adds	r3, #4
 8002a3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a3c:	f005 fca1 	bl	8008382 <USB_CoreInit>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d005      	beq.n	8002a52 <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2202      	movs	r2, #2
 8002a4a:	f883 2315 	strb.w	r2, [r3, #789]	@ 0x315
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e026      	b.n	8002aa0 <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2101      	movs	r1, #1
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f005 fce1 	bl	8008420 <USB_SetCurrentMode>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d005      	beq.n	8002a70 <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2202      	movs	r2, #2
 8002a68:	f883 2315 	strb.w	r2, [r3, #789]	@ 0x315
    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e017      	b.n	8002aa0 <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6818      	ldr	r0, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	7c1a      	ldrb	r2, [r3, #16]
 8002a78:	f88d 2000 	strb.w	r2, [sp]
 8002a7c:	3304      	adds	r3, #4
 8002a7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a80:	f005 fe80 	bl	8008784 <USB_HostInit>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d005      	beq.n	8002a96 <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	f883 2315 	strb.w	r2, [r3, #789]	@ 0x315
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e004      	b.n	8002aa0 <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 2315 	strb.w	r2, [r3, #789]	@ 0x315

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002aa8:	b590      	push	{r4, r7, lr}
 8002aaa:	b089      	sub	sp, #36	@ 0x24
 8002aac:	af04      	add	r7, sp, #16
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	4608      	mov	r0, r1
 8002ab2:	4611      	mov	r1, r2
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	70fb      	strb	r3, [r7, #3]
 8002aba:	460b      	mov	r3, r1
 8002abc:	70bb      	strb	r3, [r7, #2]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8002ac2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002ac4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d101      	bne.n	8002ad4 <HAL_HCD_HC_Init+0x2c>
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	e087      	b.n	8002be4 <HAL_HCD_HC_Init+0x13c>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
  hhcd->hc[ch_num].do_ping = 0U;
 8002adc:	78fa      	ldrb	r2, [r7, #3]
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	4413      	add	r3, r2
 8002ae6:	011b      	lsls	r3, r3, #4
 8002ae8:	440b      	add	r3, r1
 8002aea:	3319      	adds	r3, #25
 8002aec:	2200      	movs	r2, #0
 8002aee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002af0:	78fa      	ldrb	r2, [r7, #3]
 8002af2:	6879      	ldr	r1, [r7, #4]
 8002af4:	4613      	mov	r3, r2
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	4413      	add	r3, r2
 8002afa:	011b      	lsls	r3, r3, #4
 8002afc:	440b      	add	r3, r1
 8002afe:	3314      	adds	r3, #20
 8002b00:	787a      	ldrb	r2, [r7, #1]
 8002b02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002b04:	78fa      	ldrb	r2, [r7, #3]
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	4413      	add	r3, r2
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	440b      	add	r3, r1
 8002b12:	3315      	adds	r3, #21
 8002b14:	78fa      	ldrb	r2, [r7, #3]
 8002b16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002b18:	78fa      	ldrb	r2, [r7, #3]
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4413      	add	r3, r2
 8002b22:	011b      	lsls	r3, r3, #4
 8002b24:	440b      	add	r3, r1
 8002b26:	331c      	adds	r3, #28
 8002b28:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002b2c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	78bb      	ldrb	r3, [r7, #2]
 8002b32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b36:	b2d8      	uxtb	r0, r3
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	4413      	add	r3, r2
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	440b      	add	r3, r1
 8002b44:	3316      	adds	r3, #22
 8002b46:	4602      	mov	r2, r0
 8002b48:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002b4a:	78fb      	ldrb	r3, [r7, #3]
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 fb8a 	bl	8003268 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002b54:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	da0a      	bge.n	8002b72 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	440b      	add	r3, r1
 8002b6a:	3317      	adds	r3, #23
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	701a      	strb	r2, [r3, #0]
 8002b70:	e009      	b.n	8002b86 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	6879      	ldr	r1, [r7, #4]
 8002b76:	4613      	mov	r3, r2
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	4413      	add	r3, r2
 8002b7c:	011b      	lsls	r3, r3, #4
 8002b7e:	440b      	add	r3, r1
 8002b80:	3317      	adds	r3, #23
 8002b82:	2200      	movs	r2, #0
 8002b84:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	4413      	add	r3, r2
 8002b90:	011b      	lsls	r3, r3, #4
 8002b92:	440b      	add	r3, r1
 8002b94:	3318      	adds	r3, #24
 8002b96:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002b9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002b9c:	78fa      	ldrb	r2, [r7, #3]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	b298      	uxth	r0, r3
 8002ba2:	6879      	ldr	r1, [r7, #4]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	4413      	add	r3, r2
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	440b      	add	r3, r1
 8002bae:	331e      	adds	r3, #30
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6818      	ldr	r0, [r3, #0]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	787c      	ldrb	r4, [r7, #1]
 8002bbe:	78ba      	ldrb	r2, [r7, #2]
 8002bc0:	78f9      	ldrb	r1, [r7, #3]
 8002bc2:	9302      	str	r3, [sp, #8]
 8002bc4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002bc8:	9301      	str	r3, [sp, #4]
 8002bca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	4623      	mov	r3, r4
 8002bd2:	f005 ff23 	bl	8008a1c <USB_HC_Init>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314

  return status;
 8002be2:	7afb      	ldrb	r3, [r7, #11]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd90      	pop	{r4, r7, pc}

08002bec <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d101      	bne.n	8002c0a <HAL_HCD_HC_Halt+0x1e>
 8002c06:	2302      	movs	r3, #2
 8002c08:	e00f      	b.n	8002c2a <HAL_HCD_HC_Halt+0x3e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	78fa      	ldrb	r2, [r7, #3]
 8002c18:	4611      	mov	r1, r2
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f006 f913 	bl	8008e46 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314

  return status;
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
	...

08002c34 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	4608      	mov	r0, r1
 8002c3e:	4611      	mov	r1, r2
 8002c40:	461a      	mov	r2, r3
 8002c42:	4603      	mov	r3, r0
 8002c44:	70fb      	strb	r3, [r7, #3]
 8002c46:	460b      	mov	r3, r1
 8002c48:	70bb      	strb	r3, [r7, #2]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002c4e:	78fa      	ldrb	r2, [r7, #3]
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	4613      	mov	r3, r2
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	4413      	add	r3, r2
 8002c58:	011b      	lsls	r3, r3, #4
 8002c5a:	440b      	add	r3, r1
 8002c5c:	3317      	adds	r3, #23
 8002c5e:	78ba      	ldrb	r2, [r7, #2]
 8002c60:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	6879      	ldr	r1, [r7, #4]
 8002c66:	4613      	mov	r3, r2
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	4413      	add	r3, r2
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	440b      	add	r3, r1
 8002c70:	331c      	adds	r3, #28
 8002c72:	787a      	ldrb	r2, [r7, #1]
 8002c74:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002c76:	7c3b      	ldrb	r3, [r7, #16]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d114      	bne.n	8002ca6 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002c7c:	78fa      	ldrb	r2, [r7, #3]
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	4413      	add	r3, r2
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	440b      	add	r3, r1
 8002c8a:	3320      	adds	r3, #32
 8002c8c:	2203      	movs	r2, #3
 8002c8e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002c90:	78fa      	ldrb	r2, [r7, #3]
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	4613      	mov	r3, r2
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	4413      	add	r3, r2
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	440b      	add	r3, r1
 8002c9e:	3319      	adds	r3, #25
 8002ca0:	7f3a      	ldrb	r2, [r7, #28]
 8002ca2:	701a      	strb	r2, [r3, #0]
 8002ca4:	e009      	b.n	8002cba <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ca6:	78fa      	ldrb	r2, [r7, #3]
 8002ca8:	6879      	ldr	r1, [r7, #4]
 8002caa:	4613      	mov	r3, r2
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	4413      	add	r3, r2
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	440b      	add	r3, r1
 8002cb4:	3320      	adds	r3, #32
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002cba:	787b      	ldrb	r3, [r7, #1]
 8002cbc:	2b03      	cmp	r3, #3
 8002cbe:	f200 80dc 	bhi.w	8002e7a <HAL_HCD_HC_SubmitRequest+0x246>
 8002cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc8 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc8:	08002cd9 	.word	0x08002cd9
 8002ccc:	08002e65 	.word	0x08002e65
 8002cd0:	08002d49 	.word	0x08002d49
 8002cd4:	08002dd7 	.word	0x08002dd7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002cd8:	7c3b      	ldrb	r3, [r7, #16]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	f040 80cf 	bne.w	8002e7e <HAL_HCD_HC_SubmitRequest+0x24a>
      {
        if (direction == 0U)
 8002ce0:	78bb      	ldrb	r3, [r7, #2]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f040 80cb 	bne.w	8002e7e <HAL_HCD_HC_SubmitRequest+0x24a>
        {
          if (length == 0U)
 8002ce8:	8b3b      	ldrh	r3, [r7, #24]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10a      	bne.n	8002d04 <HAL_HCD_HC_SubmitRequest+0xd0>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002cee:	78fb      	ldrb	r3, [r7, #3]
 8002cf0:	6879      	ldr	r1, [r7, #4]
 8002cf2:	1c5a      	adds	r2, r3, #1
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	4413      	add	r3, r2
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	440b      	add	r3, r1
 8002cfe:	3305      	adds	r3, #5
 8002d00:	2201      	movs	r2, #1
 8002d02:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d04:	78fb      	ldrb	r3, [r7, #3]
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	1c5a      	adds	r2, r3, #1
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	4413      	add	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	440b      	add	r3, r1
 8002d14:	3305      	adds	r3, #5
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d10a      	bne.n	8002d32 <HAL_HCD_HC_SubmitRequest+0xfe>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4413      	add	r3, r2
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	440b      	add	r3, r1
 8002d2a:	3320      	adds	r3, #32
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 8002d30:	e0a5      	b.n	8002e7e <HAL_HCD_HC_SubmitRequest+0x24a>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	4413      	add	r3, r2
 8002d3c:	011b      	lsls	r3, r3, #4
 8002d3e:	440b      	add	r3, r1
 8002d40:	3320      	adds	r3, #32
 8002d42:	2202      	movs	r2, #2
 8002d44:	701a      	strb	r2, [r3, #0]
      break;
 8002d46:	e09a      	b.n	8002e7e <HAL_HCD_HC_SubmitRequest+0x24a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002d48:	78bb      	ldrb	r3, [r7, #2]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d121      	bne.n	8002d92 <HAL_HCD_HC_SubmitRequest+0x15e>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d4e:	78fb      	ldrb	r3, [r7, #3]
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	4613      	mov	r3, r2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4413      	add	r3, r2
 8002d5a:	011b      	lsls	r3, r3, #4
 8002d5c:	440b      	add	r3, r1
 8002d5e:	3305      	adds	r3, #5
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10a      	bne.n	8002d7c <HAL_HCD_HC_SubmitRequest+0x148>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	6879      	ldr	r1, [r7, #4]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	4413      	add	r3, r2
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	440b      	add	r3, r1
 8002d74:	3320      	adds	r3, #32
 8002d76:	2200      	movs	r2, #0
 8002d78:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002d7a:	e081      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d7c:	78fa      	ldrb	r2, [r7, #3]
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	4613      	mov	r3, r2
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	4413      	add	r3, r2
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	440b      	add	r3, r1
 8002d8a:	3320      	adds	r3, #32
 8002d8c:	2202      	movs	r2, #2
 8002d8e:	701a      	strb	r2, [r3, #0]
      break;
 8002d90:	e076      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002d92:	78fb      	ldrb	r3, [r7, #3]
 8002d94:	6879      	ldr	r1, [r7, #4]
 8002d96:	1c5a      	adds	r2, r3, #1
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	440b      	add	r3, r1
 8002da2:	3304      	adds	r3, #4
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10a      	bne.n	8002dc0 <HAL_HCD_HC_SubmitRequest+0x18c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	4413      	add	r3, r2
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	440b      	add	r3, r1
 8002db8:	3320      	adds	r3, #32
 8002dba:	2200      	movs	r2, #0
 8002dbc:	701a      	strb	r2, [r3, #0]
      break;
 8002dbe:	e05f      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	4413      	add	r3, r2
 8002dca:	011b      	lsls	r3, r3, #4
 8002dcc:	440b      	add	r3, r1
 8002dce:	3320      	adds	r3, #32
 8002dd0:	2202      	movs	r2, #2
 8002dd2:	701a      	strb	r2, [r3, #0]
      break;
 8002dd4:	e054      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002dd6:	78bb      	ldrb	r3, [r7, #2]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d121      	bne.n	8002e20 <HAL_HCD_HC_SubmitRequest+0x1ec>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002ddc:	78fb      	ldrb	r3, [r7, #3]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	1c5a      	adds	r2, r3, #1
 8002de2:	4613      	mov	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4413      	add	r3, r2
 8002de8:	011b      	lsls	r3, r3, #4
 8002dea:	440b      	add	r3, r1
 8002dec:	3305      	adds	r3, #5
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10a      	bne.n	8002e0a <HAL_HCD_HC_SubmitRequest+0x1d6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002df4:	78fa      	ldrb	r2, [r7, #3]
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4413      	add	r3, r2
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	440b      	add	r3, r1
 8002e02:	3320      	adds	r3, #32
 8002e04:	2200      	movs	r2, #0
 8002e06:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002e08:	e03a      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e0a:	78fa      	ldrb	r2, [r7, #3]
 8002e0c:	6879      	ldr	r1, [r7, #4]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	4413      	add	r3, r2
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	440b      	add	r3, r1
 8002e18:	3320      	adds	r3, #32
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	701a      	strb	r2, [r3, #0]
      break;
 8002e1e:	e02f      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002e20:	78fb      	ldrb	r3, [r7, #3]
 8002e22:	6879      	ldr	r1, [r7, #4]
 8002e24:	1c5a      	adds	r2, r3, #1
 8002e26:	4613      	mov	r3, r2
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	4413      	add	r3, r2
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	440b      	add	r3, r1
 8002e30:	3304      	adds	r3, #4
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10a      	bne.n	8002e4e <HAL_HCD_HC_SubmitRequest+0x21a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e38:	78fa      	ldrb	r2, [r7, #3]
 8002e3a:	6879      	ldr	r1, [r7, #4]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4413      	add	r3, r2
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	440b      	add	r3, r1
 8002e46:	3320      	adds	r3, #32
 8002e48:	2200      	movs	r2, #0
 8002e4a:	701a      	strb	r2, [r3, #0]
      break;
 8002e4c:	e018      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e4e:	78fa      	ldrb	r2, [r7, #3]
 8002e50:	6879      	ldr	r1, [r7, #4]
 8002e52:	4613      	mov	r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	4413      	add	r3, r2
 8002e58:	011b      	lsls	r3, r3, #4
 8002e5a:	440b      	add	r3, r1
 8002e5c:	3320      	adds	r3, #32
 8002e5e:	2202      	movs	r2, #2
 8002e60:	701a      	strb	r2, [r3, #0]
      break;
 8002e62:	e00d      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	4413      	add	r3, r2
 8002e6e:	011b      	lsls	r3, r3, #4
 8002e70:	440b      	add	r3, r1
 8002e72:	3320      	adds	r3, #32
 8002e74:	2200      	movs	r2, #0
 8002e76:	701a      	strb	r2, [r3, #0]
      break;
 8002e78:	e002      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>

    default:
      break;
 8002e7a:	bf00      	nop
 8002e7c:	e000      	b.n	8002e80 <HAL_HCD_HC_SubmitRequest+0x24c>
      break;
 8002e7e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002e80:	78fa      	ldrb	r2, [r7, #3]
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	4613      	mov	r3, r2
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	4413      	add	r3, r2
 8002e8a:	011b      	lsls	r3, r3, #4
 8002e8c:	440b      	add	r3, r1
 8002e8e:	3324      	adds	r3, #36	@ 0x24
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002e94:	78fa      	ldrb	r2, [r7, #3]
 8002e96:	8b39      	ldrh	r1, [r7, #24]
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	4413      	add	r3, r2
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	4403      	add	r3, r0
 8002ea4:	332c      	adds	r3, #44	@ 0x2c
 8002ea6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002ea8:	78fa      	ldrb	r2, [r7, #3]
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	4613      	mov	r3, r2
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	4413      	add	r3, r2
 8002eb2:	011b      	lsls	r3, r3, #4
 8002eb4:	440b      	add	r3, r1
 8002eb6:	3340      	adds	r3, #64	@ 0x40
 8002eb8:	2200      	movs	r2, #0
 8002eba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002ebc:	78fa      	ldrb	r2, [r7, #3]
 8002ebe:	6879      	ldr	r1, [r7, #4]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	4413      	add	r3, r2
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	440b      	add	r3, r1
 8002eca:	3330      	adds	r3, #48	@ 0x30
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002ed0:	78fa      	ldrb	r2, [r7, #3]
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	4413      	add	r3, r2
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	440b      	add	r3, r1
 8002ede:	3315      	adds	r3, #21
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002ee4:	78fa      	ldrb	r2, [r7, #3]
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	4413      	add	r3, r2
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	440b      	add	r3, r1
 8002ef2:	3341      	adds	r3, #65	@ 0x41
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	78fa      	ldrb	r2, [r7, #3]
 8002efe:	4613      	mov	r3, r2
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	4413      	add	r3, r2
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	3310      	adds	r3, #16
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	3304      	adds	r3, #4
 8002f0e:	4619      	mov	r1, r3
 8002f10:	f005 fe90 	bl	8008c34 <USB_HC_StartXfer>
 8002f14:	4603      	mov	r3, r0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop

08002f20 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b086      	sub	sp, #24
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f005 fbe4 	bl	8008704 <USB_GetMode>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	f040 80fb 	bne.w	800313a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f005 fba7 	bl	800869c <USB_ReadInterrupts>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80f1 	beq.w	8003138 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f005 fb9e 	bl	800869c <USB_ReadInterrupts>
 8002f60:	4603      	mov	r3, r0
 8002f62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f6a:	d104      	bne.n	8002f76 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002f74:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f005 fb8e 	bl	800869c <USB_ReadInterrupts>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f8a:	d104      	bne.n	8002f96 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002f94:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f005 fb7e 	bl	800869c <USB_ReadInterrupts>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fa6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002faa:	d104      	bne.n	8002fb6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002fb4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f005 fb6e 	bl	800869c <USB_ReadInterrupts>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d103      	bne.n	8002fd2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2202      	movs	r2, #2
 8002fd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f005 fb60 	bl	800869c <USB_ReadInterrupts>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002fe2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fe6:	d120      	bne.n	800302a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002ff0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d113      	bne.n	800302a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003002:	2110      	movs	r1, #16
 8003004:	6938      	ldr	r0, [r7, #16]
 8003006:	f005 fa57 	bl	80084b8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800300a:	6938      	ldr	r0, [r7, #16]
 800300c:	f005 fa86 	bl	800851c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	7a5b      	ldrb	r3, [r3, #9]
 8003014:	2b02      	cmp	r3, #2
 8003016:	d105      	bne.n	8003024 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2101      	movs	r1, #1
 800301e:	4618      	mov	r0, r3
 8003020:	f005 fc34 	bl	800888c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f008 fa21 	bl	800b46c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f005 fb34 	bl	800869c <USB_ReadInterrupts>
 8003034:	4603      	mov	r3, r0
 8003036:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800303a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800303e:	d102      	bne.n	8003046 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f001 f92c 	bl	800429e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f005 fb26 	bl	800869c <USB_ReadInterrupts>
 8003050:	4603      	mov	r3, r0
 8003052:	f003 0308 	and.w	r3, r3, #8
 8003056:	2b08      	cmp	r3, #8
 8003058:	d106      	bne.n	8003068 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f008 f9ea 	bl	800b434 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2208      	movs	r2, #8
 8003066:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f005 fb15 	bl	800869c <USB_ReadInterrupts>
 8003072:	4603      	mov	r3, r0
 8003074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003078:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800307c:	d139      	bne.n	80030f2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f005 fece 	bl	8008e24 <USB_HC_ReadInterrupt>
 8003088:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
 800308e:	e025      	b.n	80030dc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	f003 030f 	and.w	r3, r3, #15
 8003096:	68ba      	ldr	r2, [r7, #8]
 8003098:	fa22 f303 	lsr.w	r3, r2, r3
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d018      	beq.n	80030d6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	015a      	lsls	r2, r3, #5
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4413      	add	r3, r2
 80030ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030ba:	d106      	bne.n	80030ca <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	4619      	mov	r1, r3
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f8f1 	bl	80032aa <HCD_HC_IN_IRQHandler>
 80030c8:	e005      	b.n	80030d6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	4619      	mov	r1, r3
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 fd29 	bl	8003b28 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	3301      	adds	r3, #1
 80030da:	617b      	str	r3, [r7, #20]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	795b      	ldrb	r3, [r3, #5]
 80030e0:	461a      	mov	r2, r3
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d3d3      	bcc.n	8003090 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f005 fad0 	bl	800869c <USB_ReadInterrupts>
 80030fc:	4603      	mov	r3, r0
 80030fe:	f003 0310 	and.w	r3, r3, #16
 8003102:	2b10      	cmp	r3, #16
 8003104:	d101      	bne.n	800310a <HAL_HCD_IRQHandler+0x1ea>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <HAL_HCD_IRQHandler+0x1ec>
 800310a:	2300      	movs	r3, #0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d014      	beq.n	800313a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699a      	ldr	r2, [r3, #24]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0210 	bic.w	r2, r2, #16
 800311e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 ffdb 	bl	80040dc <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	699a      	ldr	r2, [r3, #24]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f042 0210 	orr.w	r2, r2, #16
 8003134:	619a      	str	r2, [r3, #24]
 8003136:	e000      	b.n	800313a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003138:	bf00      	nop
    }
  }
}
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 800314e:	2b01      	cmp	r3, #1
 8003150:	d101      	bne.n	8003156 <HAL_HCD_Start+0x16>
 8003152:	2302      	movs	r3, #2
 8003154:	e013      	b.n	800317e <HAL_HCD_Start+0x3e>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2101      	movs	r1, #1
 8003164:	4618      	mov	r0, r3
 8003166:	f005 fbf8 	bl	800895a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4618      	mov	r0, r3
 8003170:	f005 f934 	bl	80083dc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_HCD_Stop+0x16>
 8003198:	2302      	movs	r3, #2
 800319a:	e00d      	b.n	80031b8 <HAL_HCD_Stop+0x32>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
  (void)USB_StopHost(hhcd->Instance);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f005 ff6c 	bl	8009086 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314

  return HAL_OK;
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f005 fb9a 	bl	8008906 <USB_ResetPort>
 80031d2:	4603      	mov	r3, r0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	460b      	mov	r3, r1
 80031e6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80031e8:	78fa      	ldrb	r2, [r7, #3]
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	4413      	add	r3, r2
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	440b      	add	r3, r1
 80031f6:	3340      	adds	r3, #64	@ 0x40
 80031f8:	781b      	ldrb	r3, [r3, #0]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
 800320e:	460b      	mov	r3, r1
 8003210:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003212:	78fa      	ldrb	r2, [r7, #3]
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	440b      	add	r3, r1
 8003220:	3330      	adds	r3, #48	@ 0x30
 8003222:	681b      	ldr	r3, [r3, #0]
}
 8003224:	4618      	mov	r0, r3
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4618      	mov	r0, r3
 800323e:	f005 fbdc 	bl	80089fa <USB_GetCurrentFrame>
 8003242:	4603      	mov	r3, r0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4618      	mov	r0, r3
 800325a:	f005 fbb7 	bl	80089cc <USB_GetHostSpeed>
 800325e:	4603      	mov	r3, r0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	460b      	mov	r3, r1
 8003272:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	4413      	add	r3, r2
 800327e:	011b      	lsls	r3, r3, #4
 8003280:	440b      	add	r3, r1
 8003282:	331b      	adds	r3, #27
 8003284:	2200      	movs	r2, #0
 8003286:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003288:	78fa      	ldrb	r2, [r7, #3]
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	4613      	mov	r3, r2
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	4413      	add	r3, r2
 8003292:	011b      	lsls	r3, r3, #4
 8003294:	440b      	add	r3, r1
 8003296:	331a      	adds	r3, #26
 8003298:	2200      	movs	r2, #0
 800329a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b086      	sub	sp, #24
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
 80032b2:	460b      	mov	r3, r1
 80032b4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	78fa      	ldrb	r2, [r7, #3]
 80032c6:	4611      	mov	r1, r2
 80032c8:	4618      	mov	r0, r3
 80032ca:	f005 f9fa 	bl	80086c2 <USB_ReadChInterrupts>
 80032ce:	4603      	mov	r3, r0
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	d11a      	bne.n	800330e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80032d8:	78fb      	ldrb	r3, [r7, #3]
 80032da:	015a      	lsls	r2, r3, #5
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	4413      	add	r3, r2
 80032e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032e4:	461a      	mov	r2, r3
 80032e6:	2304      	movs	r3, #4
 80032e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80032ea:	78fa      	ldrb	r2, [r7, #3]
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	4413      	add	r3, r2
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	440b      	add	r3, r1
 80032f8:	3341      	adds	r3, #65	@ 0x41
 80032fa:	2207      	movs	r2, #7
 80032fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	78fa      	ldrb	r2, [r7, #3]
 8003304:	4611      	mov	r1, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f005 fd9d 	bl	8008e46 <USB_HC_Halt>
 800330c:	e09e      	b.n	800344c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	4611      	mov	r1, r2
 8003316:	4618      	mov	r0, r3
 8003318:	f005 f9d3 	bl	80086c2 <USB_ReadChInterrupts>
 800331c:	4603      	mov	r3, r0
 800331e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003326:	d11b      	bne.n	8003360 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003328:	78fb      	ldrb	r3, [r7, #3]
 800332a:	015a      	lsls	r2, r3, #5
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	4413      	add	r3, r2
 8003330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003334:	461a      	mov	r2, r3
 8003336:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800333a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	4413      	add	r3, r2
 8003346:	011b      	lsls	r3, r3, #4
 8003348:	440b      	add	r3, r1
 800334a:	3341      	adds	r3, #65	@ 0x41
 800334c:	2208      	movs	r2, #8
 800334e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	78fa      	ldrb	r2, [r7, #3]
 8003356:	4611      	mov	r1, r2
 8003358:	4618      	mov	r0, r3
 800335a:	f005 fd74 	bl	8008e46 <USB_HC_Halt>
 800335e:	e075      	b.n	800344c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	4611      	mov	r1, r2
 8003368:	4618      	mov	r0, r3
 800336a:	f005 f9aa 	bl	80086c2 <USB_ReadChInterrupts>
 800336e:	4603      	mov	r3, r0
 8003370:	f003 0308 	and.w	r3, r3, #8
 8003374:	2b08      	cmp	r3, #8
 8003376:	d11a      	bne.n	80033ae <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003378:	78fb      	ldrb	r3, [r7, #3]
 800337a:	015a      	lsls	r2, r3, #5
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	4413      	add	r3, r2
 8003380:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003384:	461a      	mov	r2, r3
 8003386:	2308      	movs	r3, #8
 8003388:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800338a:	78fa      	ldrb	r2, [r7, #3]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	4413      	add	r3, r2
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	440b      	add	r3, r1
 8003398:	3341      	adds	r3, #65	@ 0x41
 800339a:	2206      	movs	r2, #6
 800339c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	78fa      	ldrb	r2, [r7, #3]
 80033a4:	4611      	mov	r1, r2
 80033a6:	4618      	mov	r0, r3
 80033a8:	f005 fd4d 	bl	8008e46 <USB_HC_Halt>
 80033ac:	e04e      	b.n	800344c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	78fa      	ldrb	r2, [r7, #3]
 80033b4:	4611      	mov	r1, r2
 80033b6:	4618      	mov	r0, r3
 80033b8:	f005 f983 	bl	80086c2 <USB_ReadChInterrupts>
 80033bc:	4603      	mov	r3, r0
 80033be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033c6:	d11b      	bne.n	8003400 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80033c8:	78fb      	ldrb	r3, [r7, #3]
 80033ca:	015a      	lsls	r2, r3, #5
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4413      	add	r3, r2
 80033d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033d4:	461a      	mov	r2, r3
 80033d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80033dc:	78fa      	ldrb	r2, [r7, #3]
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	4613      	mov	r3, r2
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	4413      	add	r3, r2
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	440b      	add	r3, r1
 80033ea:	3341      	adds	r3, #65	@ 0x41
 80033ec:	2209      	movs	r2, #9
 80033ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	78fa      	ldrb	r2, [r7, #3]
 80033f6:	4611      	mov	r1, r2
 80033f8:	4618      	mov	r0, r3
 80033fa:	f005 fd24 	bl	8008e46 <USB_HC_Halt>
 80033fe:	e025      	b.n	800344c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	4611      	mov	r1, r2
 8003408:	4618      	mov	r0, r3
 800340a:	f005 f95a 	bl	80086c2 <USB_ReadChInterrupts>
 800340e:	4603      	mov	r3, r0
 8003410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003414:	2b80      	cmp	r3, #128	@ 0x80
 8003416:	d119      	bne.n	800344c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003418:	78fb      	ldrb	r3, [r7, #3]
 800341a:	015a      	lsls	r2, r3, #5
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	4413      	add	r3, r2
 8003420:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003424:	461a      	mov	r2, r3
 8003426:	2380      	movs	r3, #128	@ 0x80
 8003428:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800342a:	78fa      	ldrb	r2, [r7, #3]
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4413      	add	r3, r2
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	440b      	add	r3, r1
 8003438:	3341      	adds	r3, #65	@ 0x41
 800343a:	2207      	movs	r2, #7
 800343c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	78fa      	ldrb	r2, [r7, #3]
 8003444:	4611      	mov	r1, r2
 8003446:	4618      	mov	r0, r3
 8003448:	f005 fcfd 	bl	8008e46 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	4611      	mov	r1, r2
 8003454:	4618      	mov	r0, r3
 8003456:	f005 f934 	bl	80086c2 <USB_ReadChInterrupts>
 800345a:	4603      	mov	r3, r0
 800345c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003464:	d111      	bne.n	800348a <HCD_HC_IN_IRQHandler+0x1e0>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	78fa      	ldrb	r2, [r7, #3]
 800346c:	4611      	mov	r1, r2
 800346e:	4618      	mov	r0, r3
 8003470:	f005 fce9 	bl	8008e46 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003474:	78fb      	ldrb	r3, [r7, #3]
 8003476:	015a      	lsls	r2, r3, #5
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	4413      	add	r3, r2
 800347c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003480:	461a      	mov	r2, r3
 8003482:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003486:	6093      	str	r3, [r2, #8]
 8003488:	e34b      	b.n	8003b22 <HCD_HC_IN_IRQHandler+0x878>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	78fa      	ldrb	r2, [r7, #3]
 8003490:	4611      	mov	r1, r2
 8003492:	4618      	mov	r0, r3
 8003494:	f005 f915 	bl	80086c2 <USB_ReadChInterrupts>
 8003498:	4603      	mov	r3, r0
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b01      	cmp	r3, #1
 80034a0:	f040 80dc 	bne.w	800365c <HCD_HC_IN_IRQHandler+0x3b2>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 80034a4:	78fa      	ldrb	r2, [r7, #3]
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	4613      	mov	r3, r2
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	4413      	add	r3, r2
 80034ae:	011b      	lsls	r3, r3, #4
 80034b0:	440b      	add	r3, r1
 80034b2:	3341      	adds	r3, #65	@ 0x41
 80034b4:	2201      	movs	r2, #1
 80034b6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80034b8:	78fa      	ldrb	r2, [r7, #3]
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	4413      	add	r3, r2
 80034c2:	011b      	lsls	r3, r3, #4
 80034c4:	440b      	add	r3, r1
 80034c6:	333c      	adds	r3, #60	@ 0x3c
 80034c8:	2200      	movs	r2, #0
 80034ca:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80034cc:	78fb      	ldrb	r3, [r7, #3]
 80034ce:	015a      	lsls	r2, r3, #5
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4413      	add	r3, r2
 80034d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034d8:	461a      	mov	r2, r3
 80034da:	2301      	movs	r3, #1
 80034dc:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034de:	78fa      	ldrb	r2, [r7, #3]
 80034e0:	6879      	ldr	r1, [r7, #4]
 80034e2:	4613      	mov	r3, r2
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	4413      	add	r3, r2
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	440b      	add	r3, r1
 80034ec:	331c      	adds	r3, #28
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00a      	beq.n	800350a <HCD_HC_IN_IRQHandler+0x260>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80034f4:	78fa      	ldrb	r2, [r7, #3]
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	4613      	mov	r3, r2
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	4413      	add	r3, r2
 80034fe:	011b      	lsls	r3, r3, #4
 8003500:	440b      	add	r3, r1
 8003502:	331c      	adds	r3, #28
 8003504:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003506:	2b02      	cmp	r3, #2
 8003508:	d110      	bne.n	800352c <HCD_HC_IN_IRQHandler+0x282>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	78fa      	ldrb	r2, [r7, #3]
 8003510:	4611      	mov	r1, r2
 8003512:	4618      	mov	r0, r3
 8003514:	f005 fc97 	bl	8008e46 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003518:	78fb      	ldrb	r3, [r7, #3]
 800351a:	015a      	lsls	r2, r3, #5
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	4413      	add	r3, r2
 8003520:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003524:	461a      	mov	r2, r3
 8003526:	2310      	movs	r3, #16
 8003528:	6093      	str	r3, [r2, #8]
 800352a:	e03d      	b.n	80035a8 <HCD_HC_IN_IRQHandler+0x2fe>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800352c:	78fa      	ldrb	r2, [r7, #3]
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	4413      	add	r3, r2
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	440b      	add	r3, r1
 800353a:	331c      	adds	r3, #28
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b03      	cmp	r3, #3
 8003540:	d00a      	beq.n	8003558 <HCD_HC_IN_IRQHandler+0x2ae>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003542:	78fa      	ldrb	r2, [r7, #3]
 8003544:	6879      	ldr	r1, [r7, #4]
 8003546:	4613      	mov	r3, r2
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	4413      	add	r3, r2
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	440b      	add	r3, r1
 8003550:	331c      	adds	r3, #28
 8003552:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003554:	2b01      	cmp	r3, #1
 8003556:	d127      	bne.n	80035a8 <HCD_HC_IN_IRQHandler+0x2fe>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	015a      	lsls	r2, r3, #5
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	4413      	add	r3, r2
 8003560:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	0151      	lsls	r1, r2, #5
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	440a      	add	r2, r1
 800356e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003572:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003576:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003578:	78fa      	ldrb	r2, [r7, #3]
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	4613      	mov	r3, r2
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	4413      	add	r3, r2
 8003582:	011b      	lsls	r3, r3, #4
 8003584:	440b      	add	r3, r1
 8003586:	3340      	adds	r3, #64	@ 0x40
 8003588:	2201      	movs	r2, #1
 800358a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800358c:	78fa      	ldrb	r2, [r7, #3]
 800358e:	6879      	ldr	r1, [r7, #4]
 8003590:	4613      	mov	r3, r2
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	4413      	add	r3, r2
 8003596:	011b      	lsls	r3, r3, #4
 8003598:	440b      	add	r3, r1
 800359a:	3340      	adds	r3, #64	@ 0x40
 800359c:	781a      	ldrb	r2, [r3, #0]
 800359e:	78fb      	ldrb	r3, [r7, #3]
 80035a0:	4619      	mov	r1, r3
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f007 ff70 	bl	800b488 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	799b      	ldrb	r3, [r3, #6]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d13c      	bne.n	800362a <HCD_HC_IN_IRQHandler+0x380>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80035b0:	78fa      	ldrb	r2, [r7, #3]
 80035b2:	6879      	ldr	r1, [r7, #4]
 80035b4:	4613      	mov	r3, r2
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	4413      	add	r3, r2
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	440b      	add	r3, r1
 80035be:	3330      	adds	r3, #48	@ 0x30
 80035c0:	6819      	ldr	r1, [r3, #0]
 80035c2:	78fa      	ldrb	r2, [r7, #3]
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	4413      	add	r3, r2
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	4403      	add	r3, r0
 80035d0:	331e      	adds	r3, #30
 80035d2:	881b      	ldrh	r3, [r3, #0]
 80035d4:	440b      	add	r3, r1
 80035d6:	1e59      	subs	r1, r3, #1
 80035d8:	78fa      	ldrb	r2, [r7, #3]
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	4613      	mov	r3, r2
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	4413      	add	r3, r2
 80035e2:	011b      	lsls	r3, r3, #4
 80035e4:	4403      	add	r3, r0
 80035e6:	331e      	adds	r3, #30
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 8295 	beq.w	8003b22 <HCD_HC_IN_IRQHandler+0x878>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80035f8:	78fb      	ldrb	r3, [r7, #3]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	1c5a      	adds	r2, r3, #1
 80035fe:	4613      	mov	r3, r2
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	4413      	add	r3, r2
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	440b      	add	r3, r1
 8003608:	3304      	adds	r3, #4
 800360a:	781a      	ldrb	r2, [r3, #0]
 800360c:	78fb      	ldrb	r3, [r7, #3]
 800360e:	f082 0201 	eor.w	r2, r2, #1
 8003612:	b2d0      	uxtb	r0, r2
 8003614:	6879      	ldr	r1, [r7, #4]
 8003616:	1c5a      	adds	r2, r3, #1
 8003618:	4613      	mov	r3, r2
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	4413      	add	r3, r2
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	440b      	add	r3, r1
 8003622:	3304      	adds	r3, #4
 8003624:	4602      	mov	r2, r0
 8003626:	701a      	strb	r2, [r3, #0]
 8003628:	e27b      	b.n	8003b22 <HCD_HC_IN_IRQHandler+0x878>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800362a:	78fb      	ldrb	r3, [r7, #3]
 800362c:	6879      	ldr	r1, [r7, #4]
 800362e:	1c5a      	adds	r2, r3, #1
 8003630:	4613      	mov	r3, r2
 8003632:	005b      	lsls	r3, r3, #1
 8003634:	4413      	add	r3, r2
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	440b      	add	r3, r1
 800363a:	3304      	adds	r3, #4
 800363c:	781a      	ldrb	r2, [r3, #0]
 800363e:	78fb      	ldrb	r3, [r7, #3]
 8003640:	f082 0201 	eor.w	r2, r2, #1
 8003644:	b2d0      	uxtb	r0, r2
 8003646:	6879      	ldr	r1, [r7, #4]
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	4613      	mov	r3, r2
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	4413      	add	r3, r2
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	440b      	add	r3, r1
 8003654:	3304      	adds	r3, #4
 8003656:	4602      	mov	r2, r0
 8003658:	701a      	strb	r2, [r3, #0]
 800365a:	e262      	b.n	8003b22 <HCD_HC_IN_IRQHandler+0x878>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	78fa      	ldrb	r2, [r7, #3]
 8003662:	4611      	mov	r1, r2
 8003664:	4618      	mov	r0, r3
 8003666:	f005 f82c 	bl	80086c2 <USB_ReadChInterrupts>
 800366a:	4603      	mov	r3, r0
 800366c:	f003 0320 	and.w	r3, r3, #32
 8003670:	2b20      	cmp	r3, #32
 8003672:	d109      	bne.n	8003688 <HCD_HC_IN_IRQHandler+0x3de>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003674:	78fb      	ldrb	r3, [r7, #3]
 8003676:	015a      	lsls	r2, r3, #5
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	4413      	add	r3, r2
 800367c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003680:	461a      	mov	r2, r3
 8003682:	2320      	movs	r3, #32
 8003684:	6093      	str	r3, [r2, #8]
 8003686:	e24c      	b.n	8003b22 <HCD_HC_IN_IRQHandler+0x878>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	78fa      	ldrb	r2, [r7, #3]
 800368e:	4611      	mov	r1, r2
 8003690:	4618      	mov	r0, r3
 8003692:	f005 f816 	bl	80086c2 <USB_ReadChInterrupts>
 8003696:	4603      	mov	r3, r0
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b02      	cmp	r3, #2
 800369e:	f040 81a0 	bne.w	80039e2 <HCD_HC_IN_IRQHandler+0x738>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80036a2:	78fb      	ldrb	r3, [r7, #3]
 80036a4:	015a      	lsls	r2, r3, #5
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	4413      	add	r3, r2
 80036aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ae:	461a      	mov	r2, r3
 80036b0:	2302      	movs	r3, #2
 80036b2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80036b4:	78fa      	ldrb	r2, [r7, #3]
 80036b6:	6879      	ldr	r1, [r7, #4]
 80036b8:	4613      	mov	r3, r2
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	4413      	add	r3, r2
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	440b      	add	r3, r1
 80036c2:	3341      	adds	r3, #65	@ 0x41
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d114      	bne.n	80036f4 <HCD_HC_IN_IRQHandler+0x44a>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036ca:	78fa      	ldrb	r2, [r7, #3]
 80036cc:	6879      	ldr	r1, [r7, #4]
 80036ce:	4613      	mov	r3, r2
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	4413      	add	r3, r2
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	440b      	add	r3, r1
 80036d8:	3341      	adds	r3, #65	@ 0x41
 80036da:	2202      	movs	r2, #2
 80036dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80036de:	78fa      	ldrb	r2, [r7, #3]
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	4413      	add	r3, r2
 80036e8:	011b      	lsls	r3, r3, #4
 80036ea:	440b      	add	r3, r1
 80036ec:	3340      	adds	r3, #64	@ 0x40
 80036ee:	2201      	movs	r2, #1
 80036f0:	701a      	strb	r2, [r3, #0]
 80036f2:	e167      	b.n	80039c4 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80036f4:	78fa      	ldrb	r2, [r7, #3]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	4413      	add	r3, r2
 80036fe:	011b      	lsls	r3, r3, #4
 8003700:	440b      	add	r3, r1
 8003702:	3341      	adds	r3, #65	@ 0x41
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	2b06      	cmp	r3, #6
 8003708:	d114      	bne.n	8003734 <HCD_HC_IN_IRQHandler+0x48a>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800370a:	78fa      	ldrb	r2, [r7, #3]
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	005b      	lsls	r3, r3, #1
 8003712:	4413      	add	r3, r2
 8003714:	011b      	lsls	r3, r3, #4
 8003716:	440b      	add	r3, r1
 8003718:	3341      	adds	r3, #65	@ 0x41
 800371a:	2202      	movs	r2, #2
 800371c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800371e:	78fa      	ldrb	r2, [r7, #3]
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	4413      	add	r3, r2
 8003728:	011b      	lsls	r3, r3, #4
 800372a:	440b      	add	r3, r1
 800372c:	3340      	adds	r3, #64	@ 0x40
 800372e:	2205      	movs	r2, #5
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	e147      	b.n	80039c4 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003734:	78fa      	ldrb	r2, [r7, #3]
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	4413      	add	r3, r2
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	440b      	add	r3, r1
 8003742:	3341      	adds	r3, #65	@ 0x41
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	2b07      	cmp	r3, #7
 8003748:	d00a      	beq.n	8003760 <HCD_HC_IN_IRQHandler+0x4b6>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800374a:	78fa      	ldrb	r2, [r7, #3]
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	4613      	mov	r3, r2
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	4413      	add	r3, r2
 8003754:	011b      	lsls	r3, r3, #4
 8003756:	440b      	add	r3, r1
 8003758:	3341      	adds	r3, #65	@ 0x41
 800375a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800375c:	2b09      	cmp	r3, #9
 800375e:	d176      	bne.n	800384e <HCD_HC_IN_IRQHandler+0x5a4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003760:	78fa      	ldrb	r2, [r7, #3]
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	4613      	mov	r3, r2
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	4413      	add	r3, r2
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	440b      	add	r3, r1
 800376e:	3341      	adds	r3, #65	@ 0x41
 8003770:	2202      	movs	r2, #2
 8003772:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003774:	78fa      	ldrb	r2, [r7, #3]
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	4613      	mov	r3, r2
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	4413      	add	r3, r2
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	440b      	add	r3, r1
 8003782:	333c      	adds	r3, #60	@ 0x3c
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	1c59      	adds	r1, r3, #1
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	4413      	add	r3, r2
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	4403      	add	r3, r0
 8003794:	333c      	adds	r3, #60	@ 0x3c
 8003796:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003798:	78fa      	ldrb	r2, [r7, #3]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	440b      	add	r3, r1
 80037a6:	333c      	adds	r3, #60	@ 0x3c
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d914      	bls.n	80037d8 <HCD_HC_IN_IRQHandler+0x52e>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80037ae:	78fa      	ldrb	r2, [r7, #3]
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	4613      	mov	r3, r2
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	4413      	add	r3, r2
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	440b      	add	r3, r1
 80037bc:	333c      	adds	r3, #60	@ 0x3c
 80037be:	2200      	movs	r2, #0
 80037c0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80037c2:	78fa      	ldrb	r2, [r7, #3]
 80037c4:	6879      	ldr	r1, [r7, #4]
 80037c6:	4613      	mov	r3, r2
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	4413      	add	r3, r2
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	440b      	add	r3, r1
 80037d0:	3340      	adds	r3, #64	@ 0x40
 80037d2:	2204      	movs	r2, #4
 80037d4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80037d6:	e0f4      	b.n	80039c2 <HCD_HC_IN_IRQHandler+0x718>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80037d8:	78fa      	ldrb	r2, [r7, #3]
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	4613      	mov	r3, r2
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	4413      	add	r3, r2
 80037e2:	011b      	lsls	r3, r3, #4
 80037e4:	440b      	add	r3, r1
 80037e6:	3340      	adds	r3, #64	@ 0x40
 80037e8:	2202      	movs	r2, #2
 80037ea:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037ec:	78fa      	ldrb	r2, [r7, #3]
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	4413      	add	r3, r2
 80037f6:	011b      	lsls	r3, r3, #4
 80037f8:	440b      	add	r3, r1
 80037fa:	331c      	adds	r3, #28
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00b      	beq.n	800381a <HCD_HC_IN_IRQHandler+0x570>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003802:	78fa      	ldrb	r2, [r7, #3]
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	4413      	add	r3, r2
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	440b      	add	r3, r1
 8003810:	331c      	adds	r3, #28
 8003812:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003814:	2b02      	cmp	r3, #2
 8003816:	f040 80d4 	bne.w	80039c2 <HCD_HC_IN_IRQHandler+0x718>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800381a:	78fb      	ldrb	r3, [r7, #3]
 800381c:	015a      	lsls	r2, r3, #5
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4413      	add	r3, r2
 8003822:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003830:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003838:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800383a:	78fb      	ldrb	r3, [r7, #3]
 800383c:	015a      	lsls	r2, r3, #5
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4413      	add	r3, r2
 8003842:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003846:	461a      	mov	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800384c:	e0b9      	b.n	80039c2 <HCD_HC_IN_IRQHandler+0x718>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800384e:	78fa      	ldrb	r2, [r7, #3]
 8003850:	6879      	ldr	r1, [r7, #4]
 8003852:	4613      	mov	r3, r2
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	4413      	add	r3, r2
 8003858:	011b      	lsls	r3, r3, #4
 800385a:	440b      	add	r3, r1
 800385c:	3341      	adds	r3, #65	@ 0x41
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	2b05      	cmp	r3, #5
 8003862:	d10a      	bne.n	800387a <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003864:	78fa      	ldrb	r2, [r7, #3]
 8003866:	6879      	ldr	r1, [r7, #4]
 8003868:	4613      	mov	r3, r2
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	4413      	add	r3, r2
 800386e:	011b      	lsls	r3, r3, #4
 8003870:	440b      	add	r3, r1
 8003872:	3341      	adds	r3, #65	@ 0x41
 8003874:	2202      	movs	r2, #2
 8003876:	701a      	strb	r2, [r3, #0]
 8003878:	e0a4      	b.n	80039c4 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800387a:	78fa      	ldrb	r2, [r7, #3]
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	4613      	mov	r3, r2
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	4413      	add	r3, r2
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	440b      	add	r3, r1
 8003888:	3341      	adds	r3, #65	@ 0x41
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	2b03      	cmp	r3, #3
 800388e:	d10a      	bne.n	80038a6 <HCD_HC_IN_IRQHandler+0x5fc>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003890:	78fa      	ldrb	r2, [r7, #3]
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	4613      	mov	r3, r2
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	4413      	add	r3, r2
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	440b      	add	r3, r1
 800389e:	3341      	adds	r3, #65	@ 0x41
 80038a0:	2202      	movs	r2, #2
 80038a2:	701a      	strb	r2, [r3, #0]
 80038a4:	e08e      	b.n	80039c4 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80038a6:	78fa      	ldrb	r2, [r7, #3]
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	4613      	mov	r3, r2
 80038ac:	005b      	lsls	r3, r3, #1
 80038ae:	4413      	add	r3, r2
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	440b      	add	r3, r1
 80038b4:	3341      	adds	r3, #65	@ 0x41
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	2b04      	cmp	r3, #4
 80038ba:	d143      	bne.n	8003944 <HCD_HC_IN_IRQHandler+0x69a>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80038bc:	78fa      	ldrb	r2, [r7, #3]
 80038be:	6879      	ldr	r1, [r7, #4]
 80038c0:	4613      	mov	r3, r2
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	4413      	add	r3, r2
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	440b      	add	r3, r1
 80038ca:	3341      	adds	r3, #65	@ 0x41
 80038cc:	2202      	movs	r2, #2
 80038ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80038d0:	78fa      	ldrb	r2, [r7, #3]
 80038d2:	6879      	ldr	r1, [r7, #4]
 80038d4:	4613      	mov	r3, r2
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	4413      	add	r3, r2
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	440b      	add	r3, r1
 80038de:	3340      	adds	r3, #64	@ 0x40
 80038e0:	2202      	movs	r2, #2
 80038e2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80038e4:	78fa      	ldrb	r2, [r7, #3]
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	4613      	mov	r3, r2
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	4413      	add	r3, r2
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	440b      	add	r3, r1
 80038f2:	331c      	adds	r3, #28
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00a      	beq.n	8003910 <HCD_HC_IN_IRQHandler+0x666>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80038fa:	78fa      	ldrb	r2, [r7, #3]
 80038fc:	6879      	ldr	r1, [r7, #4]
 80038fe:	4613      	mov	r3, r2
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	4413      	add	r3, r2
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	440b      	add	r3, r1
 8003908:	331c      	adds	r3, #28
 800390a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800390c:	2b02      	cmp	r3, #2
 800390e:	d159      	bne.n	80039c4 <HCD_HC_IN_IRQHandler+0x71a>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003910:	78fb      	ldrb	r3, [r7, #3]
 8003912:	015a      	lsls	r2, r3, #5
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	4413      	add	r3, r2
 8003918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003926:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800392e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003930:	78fb      	ldrb	r3, [r7, #3]
 8003932:	015a      	lsls	r2, r3, #5
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	4413      	add	r3, r2
 8003938:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800393c:	461a      	mov	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e03f      	b.n	80039c4 <HCD_HC_IN_IRQHandler+0x71a>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003944:	78fa      	ldrb	r2, [r7, #3]
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	4613      	mov	r3, r2
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	4413      	add	r3, r2
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	440b      	add	r3, r1
 8003952:	3341      	adds	r3, #65	@ 0x41
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	2b08      	cmp	r3, #8
 8003958:	d126      	bne.n	80039a8 <HCD_HC_IN_IRQHandler+0x6fe>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800395a:	78fa      	ldrb	r2, [r7, #3]
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	4613      	mov	r3, r2
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	4413      	add	r3, r2
 8003964:	011b      	lsls	r3, r3, #4
 8003966:	440b      	add	r3, r1
 8003968:	3341      	adds	r3, #65	@ 0x41
 800396a:	2202      	movs	r2, #2
 800396c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800396e:	78fa      	ldrb	r2, [r7, #3]
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	4613      	mov	r3, r2
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	4413      	add	r3, r2
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	440b      	add	r3, r1
 800397c:	333c      	adds	r3, #60	@ 0x3c
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	1c59      	adds	r1, r3, #1
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	4613      	mov	r3, r2
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	4413      	add	r3, r2
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	4403      	add	r3, r0
 800398e:	333c      	adds	r3, #60	@ 0x3c
 8003990:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003992:	78fa      	ldrb	r2, [r7, #3]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	4413      	add	r3, r2
 800399c:	011b      	lsls	r3, r3, #4
 800399e:	440b      	add	r3, r1
 80039a0:	3340      	adds	r3, #64	@ 0x40
 80039a2:	2204      	movs	r2, #4
 80039a4:	701a      	strb	r2, [r3, #0]
 80039a6:	e00d      	b.n	80039c4 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80039a8:	78fa      	ldrb	r2, [r7, #3]
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	4613      	mov	r3, r2
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	4413      	add	r3, r2
 80039b2:	011b      	lsls	r3, r3, #4
 80039b4:	440b      	add	r3, r1
 80039b6:	3341      	adds	r3, #65	@ 0x41
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	f000 80b0 	beq.w	8003b20 <HCD_HC_IN_IRQHandler+0x876>
 80039c0:	e000      	b.n	80039c4 <HCD_HC_IN_IRQHandler+0x71a>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80039c2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80039c4:	78fa      	ldrb	r2, [r7, #3]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	4413      	add	r3, r2
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	440b      	add	r3, r1
 80039d2:	3340      	adds	r3, #64	@ 0x40
 80039d4:	781a      	ldrb	r2, [r3, #0]
 80039d6:	78fb      	ldrb	r3, [r7, #3]
 80039d8:	4619      	mov	r1, r3
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f007 fd54 	bl	800b488 <HAL_HCD_HC_NotifyURBChange_Callback>
 80039e0:	e09f      	b.n	8003b22 <HCD_HC_IN_IRQHandler+0x878>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	78fa      	ldrb	r2, [r7, #3]
 80039e8:	4611      	mov	r1, r2
 80039ea:	4618      	mov	r0, r3
 80039ec:	f004 fe69 	bl	80086c2 <USB_ReadChInterrupts>
 80039f0:	4603      	mov	r3, r0
 80039f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f6:	2b40      	cmp	r3, #64	@ 0x40
 80039f8:	d124      	bne.n	8003a44 <HCD_HC_IN_IRQHandler+0x79a>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80039fa:	78fb      	ldrb	r3, [r7, #3]
 80039fc:	015a      	lsls	r2, r3, #5
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a06:	461a      	mov	r2, r3
 8003a08:	2340      	movs	r3, #64	@ 0x40
 8003a0a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003a0c:	78fa      	ldrb	r2, [r7, #3]
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	4613      	mov	r3, r2
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	4413      	add	r3, r2
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	440b      	add	r3, r1
 8003a1a:	3341      	adds	r3, #65	@ 0x41
 8003a1c:	2205      	movs	r2, #5
 8003a1e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a20:	78fa      	ldrb	r2, [r7, #3]
 8003a22:	6879      	ldr	r1, [r7, #4]
 8003a24:	4613      	mov	r3, r2
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	4413      	add	r3, r2
 8003a2a:	011b      	lsls	r3, r3, #4
 8003a2c:	440b      	add	r3, r1
 8003a2e:	333c      	adds	r3, #60	@ 0x3c
 8003a30:	2200      	movs	r2, #0
 8003a32:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	78fa      	ldrb	r2, [r7, #3]
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f005 fa02 	bl	8008e46 <USB_HC_Halt>
 8003a42:	e06e      	b.n	8003b22 <HCD_HC_IN_IRQHandler+0x878>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	78fa      	ldrb	r2, [r7, #3]
 8003a4a:	4611      	mov	r1, r2
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f004 fe38 	bl	80086c2 <USB_ReadChInterrupts>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f003 0310 	and.w	r3, r3, #16
 8003a58:	2b10      	cmp	r3, #16
 8003a5a:	d162      	bne.n	8003b22 <HCD_HC_IN_IRQHandler+0x878>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003a5c:	78fa      	ldrb	r2, [r7, #3]
 8003a5e:	6879      	ldr	r1, [r7, #4]
 8003a60:	4613      	mov	r3, r2
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	4413      	add	r3, r2
 8003a66:	011b      	lsls	r3, r3, #4
 8003a68:	440b      	add	r3, r1
 8003a6a:	331c      	adds	r3, #28
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	2b03      	cmp	r3, #3
 8003a70:	d11b      	bne.n	8003aaa <HCD_HC_IN_IRQHandler+0x800>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003a72:	78fa      	ldrb	r2, [r7, #3]
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	4613      	mov	r3, r2
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	4413      	add	r3, r2
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	440b      	add	r3, r1
 8003a80:	333c      	adds	r3, #60	@ 0x3c
 8003a82:	2200      	movs	r2, #0
 8003a84:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003a86:	78fa      	ldrb	r2, [r7, #3]
 8003a88:	6879      	ldr	r1, [r7, #4]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	4413      	add	r3, r2
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	440b      	add	r3, r1
 8003a94:	3341      	adds	r3, #65	@ 0x41
 8003a96:	2204      	movs	r2, #4
 8003a98:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	78fa      	ldrb	r2, [r7, #3]
 8003aa0:	4611      	mov	r1, r2
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f005 f9cf 	bl	8008e46 <USB_HC_Halt>
 8003aa8:	e030      	b.n	8003b0c <HCD_HC_IN_IRQHandler+0x862>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003aaa:	78fa      	ldrb	r2, [r7, #3]
 8003aac:	6879      	ldr	r1, [r7, #4]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	4413      	add	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	440b      	add	r3, r1
 8003ab8:	331c      	adds	r3, #28
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00a      	beq.n	8003ad6 <HCD_HC_IN_IRQHandler+0x82c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ac0:	78fa      	ldrb	r2, [r7, #3]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	005b      	lsls	r3, r3, #1
 8003ac8:	4413      	add	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	440b      	add	r3, r1
 8003ace:	331c      	adds	r3, #28
 8003ad0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d11a      	bne.n	8003b0c <HCD_HC_IN_IRQHandler+0x862>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	4413      	add	r3, r2
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	440b      	add	r3, r1
 8003ae4:	333c      	adds	r3, #60	@ 0x3c
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003aea:	78fa      	ldrb	r2, [r7, #3]
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	4613      	mov	r3, r2
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	4413      	add	r3, r2
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	440b      	add	r3, r1
 8003af8:	3341      	adds	r3, #65	@ 0x41
 8003afa:	2204      	movs	r2, #4
 8003afc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	78fa      	ldrb	r2, [r7, #3]
 8003b04:	4611      	mov	r1, r2
 8003b06:	4618      	mov	r0, r3
 8003b08:	f005 f99d 	bl	8008e46 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003b0c:	78fb      	ldrb	r3, [r7, #3]
 8003b0e:	015a      	lsls	r2, r3, #5
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	4413      	add	r3, r2
 8003b14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b18:	461a      	mov	r2, r3
 8003b1a:	2310      	movs	r3, #16
 8003b1c:	6093      	str	r3, [r2, #8]
 8003b1e:	e000      	b.n	8003b22 <HCD_HC_IN_IRQHandler+0x878>
        return;
 8003b20:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	460b      	mov	r3, r1
 8003b32:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	78fa      	ldrb	r2, [r7, #3]
 8003b44:	4611      	mov	r1, r2
 8003b46:	4618      	mov	r0, r3
 8003b48:	f004 fdbb 	bl	80086c2 <USB_ReadChInterrupts>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	f003 0304 	and.w	r3, r3, #4
 8003b52:	2b04      	cmp	r3, #4
 8003b54:	d11a      	bne.n	8003b8c <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003b56:	78fb      	ldrb	r3, [r7, #3]
 8003b58:	015a      	lsls	r2, r3, #5
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b62:	461a      	mov	r2, r3
 8003b64:	2304      	movs	r3, #4
 8003b66:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	4413      	add	r3, r2
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	440b      	add	r3, r1
 8003b76:	3341      	adds	r3, #65	@ 0x41
 8003b78:	2207      	movs	r2, #7
 8003b7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	78fa      	ldrb	r2, [r7, #3]
 8003b82:	4611      	mov	r1, r2
 8003b84:	4618      	mov	r0, r3
 8003b86:	f005 f95e 	bl	8008e46 <USB_HC_Halt>
 8003b8a:	e2a4      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	4611      	mov	r1, r2
 8003b94:	4618      	mov	r0, r3
 8003b96:	f004 fd94 	bl	80086c2 <USB_ReadChInterrupts>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	f003 0320 	and.w	r3, r3, #32
 8003ba0:	2b20      	cmp	r3, #32
 8003ba2:	d109      	bne.n	8003bb8 <HCD_HC_OUT_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	015a      	lsls	r2, r3, #5
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	4413      	add	r3, r2
 8003bac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	2320      	movs	r3, #32
 8003bb4:	6093      	str	r3, [r2, #8]
 8003bb6:	e28e      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	78fa      	ldrb	r2, [r7, #3]
 8003bbe:	4611      	mov	r1, r2
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f004 fd7e 	bl	80086c2 <USB_ReadChInterrupts>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bd0:	d111      	bne.n	8003bf6 <HCD_HC_OUT_IRQHandler+0xce>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003bd2:	78fb      	ldrb	r3, [r7, #3]
 8003bd4:	015a      	lsls	r2, r3, #5
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4413      	add	r3, r2
 8003bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bde:	461a      	mov	r2, r3
 8003be0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003be4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	78fa      	ldrb	r2, [r7, #3]
 8003bec:	4611      	mov	r1, r2
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f005 f929 	bl	8008e46 <USB_HC_Halt>
 8003bf4:	e26f      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	4611      	mov	r1, r2
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f004 fd5f 	bl	80086c2 <USB_ReadChInterrupts>
 8003c04:	4603      	mov	r3, r0
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d124      	bne.n	8003c58 <HCD_HC_OUT_IRQHandler+0x130>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	4413      	add	r3, r2
 8003c18:	011b      	lsls	r3, r3, #4
 8003c1a:	440b      	add	r3, r1
 8003c1c:	333c      	adds	r3, #60	@ 0x3c
 8003c1e:	2200      	movs	r2, #0
 8003c20:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003c22:	78fb      	ldrb	r3, [r7, #3]
 8003c24:	015a      	lsls	r2, r3, #5
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	4413      	add	r3, r2
 8003c2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c2e:	461a      	mov	r2, r3
 8003c30:	2301      	movs	r3, #1
 8003c32:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003c34:	78fa      	ldrb	r2, [r7, #3]
 8003c36:	6879      	ldr	r1, [r7, #4]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	4413      	add	r3, r2
 8003c3e:	011b      	lsls	r3, r3, #4
 8003c40:	440b      	add	r3, r1
 8003c42:	3341      	adds	r3, #65	@ 0x41
 8003c44:	2201      	movs	r2, #1
 8003c46:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	78fa      	ldrb	r2, [r7, #3]
 8003c4e:	4611      	mov	r1, r2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f005 f8f8 	bl	8008e46 <USB_HC_Halt>
 8003c56:	e23e      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	78fa      	ldrb	r2, [r7, #3]
 8003c5e:	4611      	mov	r1, r2
 8003c60:	4618      	mov	r0, r3
 8003c62:	f004 fd2e 	bl	80086c2 <USB_ReadChInterrupts>
 8003c66:	4603      	mov	r3, r0
 8003c68:	f003 0308 	and.w	r3, r3, #8
 8003c6c:	2b08      	cmp	r3, #8
 8003c6e:	d11a      	bne.n	8003ca6 <HCD_HC_OUT_IRQHandler+0x17e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003c70:	78fb      	ldrb	r3, [r7, #3]
 8003c72:	015a      	lsls	r2, r3, #5
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	4413      	add	r3, r2
 8003c78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	2308      	movs	r3, #8
 8003c80:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003c82:	78fa      	ldrb	r2, [r7, #3]
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	4413      	add	r3, r2
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	440b      	add	r3, r1
 8003c90:	3341      	adds	r3, #65	@ 0x41
 8003c92:	2206      	movs	r2, #6
 8003c94:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	78fa      	ldrb	r2, [r7, #3]
 8003c9c:	4611      	mov	r1, r2
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f005 f8d1 	bl	8008e46 <USB_HC_Halt>
 8003ca4:	e217      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	78fa      	ldrb	r2, [r7, #3]
 8003cac:	4611      	mov	r1, r2
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f004 fd07 	bl	80086c2 <USB_ReadChInterrupts>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	f003 0310 	and.w	r3, r3, #16
 8003cba:	2b10      	cmp	r3, #16
 8003cbc:	d124      	bne.n	8003d08 <HCD_HC_OUT_IRQHandler+0x1e0>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003cbe:	78fa      	ldrb	r2, [r7, #3]
 8003cc0:	6879      	ldr	r1, [r7, #4]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	4413      	add	r3, r2
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	440b      	add	r3, r1
 8003ccc:	333c      	adds	r3, #60	@ 0x3c
 8003cce:	2200      	movs	r2, #0
 8003cd0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003cd2:	78fa      	ldrb	r2, [r7, #3]
 8003cd4:	6879      	ldr	r1, [r7, #4]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	4413      	add	r3, r2
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	440b      	add	r3, r1
 8003ce0:	3341      	adds	r3, #65	@ 0x41
 8003ce2:	2204      	movs	r2, #4
 8003ce4:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	78fa      	ldrb	r2, [r7, #3]
 8003cec:	4611      	mov	r1, r2
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f005 f8a9 	bl	8008e46 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	015a      	lsls	r2, r3, #5
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d00:	461a      	mov	r2, r3
 8003d02:	2310      	movs	r3, #16
 8003d04:	6093      	str	r3, [r2, #8]
 8003d06:	e1e6      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	78fa      	ldrb	r2, [r7, #3]
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f004 fcd6 	bl	80086c2 <USB_ReadChInterrupts>
 8003d16:	4603      	mov	r3, r0
 8003d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d1c:	2b80      	cmp	r3, #128	@ 0x80
 8003d1e:	d11a      	bne.n	8003d56 <HCD_HC_OUT_IRQHandler+0x22e>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8003d20:	78fa      	ldrb	r2, [r7, #3]
 8003d22:	6879      	ldr	r1, [r7, #4]
 8003d24:	4613      	mov	r3, r2
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	4413      	add	r3, r2
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	440b      	add	r3, r1
 8003d2e:	3341      	adds	r3, #65	@ 0x41
 8003d30:	2207      	movs	r2, #7
 8003d32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	78fa      	ldrb	r2, [r7, #3]
 8003d3a:	4611      	mov	r1, r2
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f005 f882 	bl	8008e46 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003d42:	78fb      	ldrb	r3, [r7, #3]
 8003d44:	015a      	lsls	r2, r3, #5
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4413      	add	r3, r2
 8003d4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d4e:	461a      	mov	r2, r3
 8003d50:	2380      	movs	r3, #128	@ 0x80
 8003d52:	6093      	str	r3, [r2, #8]
 8003d54:	e1bf      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	78fa      	ldrb	r2, [r7, #3]
 8003d5c:	4611      	mov	r1, r2
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f004 fcaf 	bl	80086c2 <USB_ReadChInterrupts>
 8003d64:	4603      	mov	r3, r0
 8003d66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d6e:	d11b      	bne.n	8003da8 <HCD_HC_OUT_IRQHandler+0x280>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	4413      	add	r3, r2
 8003d7a:	011b      	lsls	r3, r3, #4
 8003d7c:	440b      	add	r3, r1
 8003d7e:	3341      	adds	r3, #65	@ 0x41
 8003d80:	2209      	movs	r2, #9
 8003d82:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	78fa      	ldrb	r2, [r7, #3]
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f005 f85a 	bl	8008e46 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003d92:	78fb      	ldrb	r3, [r7, #3]
 8003d94:	015a      	lsls	r2, r3, #5
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	4413      	add	r3, r2
 8003d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d9e:	461a      	mov	r2, r3
 8003da0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003da4:	6093      	str	r3, [r2, #8]
 8003da6:	e196      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	78fa      	ldrb	r2, [r7, #3]
 8003dae:	4611      	mov	r1, r2
 8003db0:	4618      	mov	r0, r3
 8003db2:	f004 fc86 	bl	80086c2 <USB_ReadChInterrupts>
 8003db6:	4603      	mov	r3, r0
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	f040 8187 	bne.w	80040d0 <HCD_HC_OUT_IRQHandler+0x5a8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003dc2:	78fb      	ldrb	r3, [r7, #3]
 8003dc4:	015a      	lsls	r2, r3, #5
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	4413      	add	r3, r2
 8003dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dce:	461a      	mov	r2, r3
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003dd4:	78fa      	ldrb	r2, [r7, #3]
 8003dd6:	6879      	ldr	r1, [r7, #4]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	4413      	add	r3, r2
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	440b      	add	r3, r1
 8003de2:	3341      	adds	r3, #65	@ 0x41
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	f040 8097 	bne.w	8003f1a <HCD_HC_OUT_IRQHandler+0x3f2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dec:	78fa      	ldrb	r2, [r7, #3]
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	4613      	mov	r3, r2
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	4413      	add	r3, r2
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	440b      	add	r3, r1
 8003dfa:	3341      	adds	r3, #65	@ 0x41
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003e00:	78fa      	ldrb	r2, [r7, #3]
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	4613      	mov	r3, r2
 8003e06:	005b      	lsls	r3, r3, #1
 8003e08:	4413      	add	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	440b      	add	r3, r1
 8003e0e:	3340      	adds	r3, #64	@ 0x40
 8003e10:	2201      	movs	r2, #1
 8003e12:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003e14:	78fa      	ldrb	r2, [r7, #3]
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	4413      	add	r3, r2
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	440b      	add	r3, r1
 8003e22:	331c      	adds	r3, #28
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	2b02      	cmp	r3, #2
 8003e28:	d00b      	beq.n	8003e42 <HCD_HC_OUT_IRQHandler+0x31a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003e2a:	78fa      	ldrb	r2, [r7, #3]
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	4413      	add	r3, r2
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	440b      	add	r3, r1
 8003e38:	331c      	adds	r3, #28
 8003e3a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003e3c:	2b03      	cmp	r3, #3
 8003e3e:	f040 8138 	bne.w	80040b2 <HCD_HC_OUT_IRQHandler+0x58a>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	799b      	ldrb	r3, [r3, #6]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d117      	bne.n	8003e7a <HCD_HC_OUT_IRQHandler+0x352>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003e4a:	78fb      	ldrb	r3, [r7, #3]
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	1c5a      	adds	r2, r3, #1
 8003e50:	4613      	mov	r3, r2
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	4413      	add	r3, r2
 8003e56:	011b      	lsls	r3, r3, #4
 8003e58:	440b      	add	r3, r1
 8003e5a:	3305      	adds	r3, #5
 8003e5c:	781a      	ldrb	r2, [r3, #0]
 8003e5e:	78fb      	ldrb	r3, [r7, #3]
 8003e60:	f082 0201 	eor.w	r2, r2, #1
 8003e64:	b2d0      	uxtb	r0, r2
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	1c5a      	adds	r2, r3, #1
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	005b      	lsls	r3, r3, #1
 8003e6e:	4413      	add	r3, r2
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	440b      	add	r3, r1
 8003e74:	3305      	adds	r3, #5
 8003e76:	4602      	mov	r2, r0
 8003e78:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	799b      	ldrb	r3, [r3, #6]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	f040 8117 	bne.w	80040b2 <HCD_HC_OUT_IRQHandler+0x58a>
 8003e84:	78fa      	ldrb	r2, [r7, #3]
 8003e86:	6879      	ldr	r1, [r7, #4]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	4413      	add	r3, r2
 8003e8e:	011b      	lsls	r3, r3, #4
 8003e90:	440b      	add	r3, r1
 8003e92:	332c      	adds	r3, #44	@ 0x2c
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f000 810b 	beq.w	80040b2 <HCD_HC_OUT_IRQHandler+0x58a>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003e9c:	78fa      	ldrb	r2, [r7, #3]
 8003e9e:	6879      	ldr	r1, [r7, #4]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	4413      	add	r3, r2
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	440b      	add	r3, r1
 8003eaa:	332c      	adds	r3, #44	@ 0x2c
 8003eac:	6819      	ldr	r1, [r3, #0]
 8003eae:	78fa      	ldrb	r2, [r7, #3]
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	4413      	add	r3, r2
 8003eb8:	011b      	lsls	r3, r3, #4
 8003eba:	4403      	add	r3, r0
 8003ebc:	331e      	adds	r3, #30
 8003ebe:	881b      	ldrh	r3, [r3, #0]
 8003ec0:	440b      	add	r3, r1
 8003ec2:	1e59      	subs	r1, r3, #1
 8003ec4:	78fa      	ldrb	r2, [r7, #3]
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	4413      	add	r3, r2
 8003ece:	011b      	lsls	r3, r3, #4
 8003ed0:	4403      	add	r3, r0
 8003ed2:	331e      	adds	r3, #30
 8003ed4:	881b      	ldrh	r3, [r3, #0]
 8003ed6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003eda:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f000 80e5 	beq.w	80040b2 <HCD_HC_OUT_IRQHandler+0x58a>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003ee8:	78fb      	ldrb	r3, [r7, #3]
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	4613      	mov	r3, r2
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	4413      	add	r3, r2
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	440b      	add	r3, r1
 8003ef8:	3305      	adds	r3, #5
 8003efa:	781a      	ldrb	r2, [r3, #0]
 8003efc:	78fb      	ldrb	r3, [r7, #3]
 8003efe:	f082 0201 	eor.w	r2, r2, #1
 8003f02:	b2d0      	uxtb	r0, r2
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	1c5a      	adds	r2, r3, #1
 8003f08:	4613      	mov	r3, r2
 8003f0a:	005b      	lsls	r3, r3, #1
 8003f0c:	4413      	add	r3, r2
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	440b      	add	r3, r1
 8003f12:	3305      	adds	r3, #5
 8003f14:	4602      	mov	r2, r0
 8003f16:	701a      	strb	r2, [r3, #0]
 8003f18:	e0cb      	b.n	80040b2 <HCD_HC_OUT_IRQHandler+0x58a>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003f1a:	78fa      	ldrb	r2, [r7, #3]
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	4413      	add	r3, r2
 8003f24:	011b      	lsls	r3, r3, #4
 8003f26:	440b      	add	r3, r1
 8003f28:	3341      	adds	r3, #65	@ 0x41
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2b03      	cmp	r3, #3
 8003f2e:	d10a      	bne.n	8003f46 <HCD_HC_OUT_IRQHandler+0x41e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	4413      	add	r3, r2
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	440b      	add	r3, r1
 8003f3e:	3341      	adds	r3, #65	@ 0x41
 8003f40:	2202      	movs	r2, #2
 8003f42:	701a      	strb	r2, [r3, #0]
 8003f44:	e0b5      	b.n	80040b2 <HCD_HC_OUT_IRQHandler+0x58a>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003f46:	78fa      	ldrb	r2, [r7, #3]
 8003f48:	6879      	ldr	r1, [r7, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	4413      	add	r3, r2
 8003f50:	011b      	lsls	r3, r3, #4
 8003f52:	440b      	add	r3, r1
 8003f54:	3341      	adds	r3, #65	@ 0x41
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d114      	bne.n	8003f86 <HCD_HC_OUT_IRQHandler+0x45e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f5c:	78fa      	ldrb	r2, [r7, #3]
 8003f5e:	6879      	ldr	r1, [r7, #4]
 8003f60:	4613      	mov	r3, r2
 8003f62:	005b      	lsls	r3, r3, #1
 8003f64:	4413      	add	r3, r2
 8003f66:	011b      	lsls	r3, r3, #4
 8003f68:	440b      	add	r3, r1
 8003f6a:	3341      	adds	r3, #65	@ 0x41
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f70:	78fa      	ldrb	r2, [r7, #3]
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	4613      	mov	r3, r2
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	4413      	add	r3, r2
 8003f7a:	011b      	lsls	r3, r3, #4
 8003f7c:	440b      	add	r3, r1
 8003f7e:	3340      	adds	r3, #64	@ 0x40
 8003f80:	2202      	movs	r2, #2
 8003f82:	701a      	strb	r2, [r3, #0]
 8003f84:	e095      	b.n	80040b2 <HCD_HC_OUT_IRQHandler+0x58a>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003f86:	78fa      	ldrb	r2, [r7, #3]
 8003f88:	6879      	ldr	r1, [r7, #4]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	4413      	add	r3, r2
 8003f90:	011b      	lsls	r3, r3, #4
 8003f92:	440b      	add	r3, r1
 8003f94:	3341      	adds	r3, #65	@ 0x41
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	2b06      	cmp	r3, #6
 8003f9a:	d114      	bne.n	8003fc6 <HCD_HC_OUT_IRQHandler+0x49e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f9c:	78fa      	ldrb	r2, [r7, #3]
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	4413      	add	r3, r2
 8003fa6:	011b      	lsls	r3, r3, #4
 8003fa8:	440b      	add	r3, r1
 8003faa:	3341      	adds	r3, #65	@ 0x41
 8003fac:	2202      	movs	r2, #2
 8003fae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003fb0:	78fa      	ldrb	r2, [r7, #3]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	005b      	lsls	r3, r3, #1
 8003fb8:	4413      	add	r3, r2
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	440b      	add	r3, r1
 8003fbe:	3340      	adds	r3, #64	@ 0x40
 8003fc0:	2205      	movs	r2, #5
 8003fc2:	701a      	strb	r2, [r3, #0]
 8003fc4:	e075      	b.n	80040b2 <HCD_HC_OUT_IRQHandler+0x58a>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003fc6:	78fa      	ldrb	r2, [r7, #3]
 8003fc8:	6879      	ldr	r1, [r7, #4]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	4413      	add	r3, r2
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	440b      	add	r3, r1
 8003fd4:	3341      	adds	r3, #65	@ 0x41
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	2b07      	cmp	r3, #7
 8003fda:	d00a      	beq.n	8003ff2 <HCD_HC_OUT_IRQHandler+0x4ca>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003fdc:	78fa      	ldrb	r2, [r7, #3]
 8003fde:	6879      	ldr	r1, [r7, #4]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	005b      	lsls	r3, r3, #1
 8003fe4:	4413      	add	r3, r2
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	440b      	add	r3, r1
 8003fea:	3341      	adds	r3, #65	@ 0x41
 8003fec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003fee:	2b09      	cmp	r3, #9
 8003ff0:	d170      	bne.n	80040d4 <HCD_HC_OUT_IRQHandler+0x5ac>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ff2:	78fa      	ldrb	r2, [r7, #3]
 8003ff4:	6879      	ldr	r1, [r7, #4]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	4413      	add	r3, r2
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	440b      	add	r3, r1
 8004000:	3341      	adds	r3, #65	@ 0x41
 8004002:	2202      	movs	r2, #2
 8004004:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004006:	78fa      	ldrb	r2, [r7, #3]
 8004008:	6879      	ldr	r1, [r7, #4]
 800400a:	4613      	mov	r3, r2
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	4413      	add	r3, r2
 8004010:	011b      	lsls	r3, r3, #4
 8004012:	440b      	add	r3, r1
 8004014:	333c      	adds	r3, #60	@ 0x3c
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	1c59      	adds	r1, r3, #1
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	4613      	mov	r3, r2
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	4413      	add	r3, r2
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	4403      	add	r3, r0
 8004026:	333c      	adds	r3, #60	@ 0x3c
 8004028:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800402a:	78fa      	ldrb	r2, [r7, #3]
 800402c:	6879      	ldr	r1, [r7, #4]
 800402e:	4613      	mov	r3, r2
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	4413      	add	r3, r2
 8004034:	011b      	lsls	r3, r3, #4
 8004036:	440b      	add	r3, r1
 8004038:	333c      	adds	r3, #60	@ 0x3c
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2b02      	cmp	r3, #2
 800403e:	d914      	bls.n	800406a <HCD_HC_OUT_IRQHandler+0x542>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004040:	78fa      	ldrb	r2, [r7, #3]
 8004042:	6879      	ldr	r1, [r7, #4]
 8004044:	4613      	mov	r3, r2
 8004046:	005b      	lsls	r3, r3, #1
 8004048:	4413      	add	r3, r2
 800404a:	011b      	lsls	r3, r3, #4
 800404c:	440b      	add	r3, r1
 800404e:	333c      	adds	r3, #60	@ 0x3c
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004054:	78fa      	ldrb	r2, [r7, #3]
 8004056:	6879      	ldr	r1, [r7, #4]
 8004058:	4613      	mov	r3, r2
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	4413      	add	r3, r2
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	440b      	add	r3, r1
 8004062:	3340      	adds	r3, #64	@ 0x40
 8004064:	2204      	movs	r2, #4
 8004066:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004068:	e022      	b.n	80040b0 <HCD_HC_OUT_IRQHandler+0x588>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800406a:	78fa      	ldrb	r2, [r7, #3]
 800406c:	6879      	ldr	r1, [r7, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	4413      	add	r3, r2
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	440b      	add	r3, r1
 8004078:	3340      	adds	r3, #64	@ 0x40
 800407a:	2202      	movs	r2, #2
 800407c:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800407e:	78fb      	ldrb	r3, [r7, #3]
 8004080:	015a      	lsls	r2, r3, #5
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	4413      	add	r3, r2
 8004086:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004094:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800409c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800409e:	78fb      	ldrb	r3, [r7, #3]
 80040a0:	015a      	lsls	r2, r3, #5
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	4413      	add	r3, r2
 80040a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040aa:	461a      	mov	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80040b0:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80040b2:	78fa      	ldrb	r2, [r7, #3]
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	4613      	mov	r3, r2
 80040b8:	005b      	lsls	r3, r3, #1
 80040ba:	4413      	add	r3, r2
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	440b      	add	r3, r1
 80040c0:	3340      	adds	r3, #64	@ 0x40
 80040c2:	781a      	ldrb	r2, [r3, #0]
 80040c4:	78fb      	ldrb	r3, [r7, #3]
 80040c6:	4619      	mov	r1, r3
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f007 f9dd 	bl	800b488 <HAL_HCD_HC_NotifyURBChange_Callback>
 80040ce:	e002      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80040d0:	bf00      	nop
 80040d2:	e000      	b.n	80040d6 <HCD_HC_OUT_IRQHandler+0x5ae>
      return;
 80040d4:	bf00      	nop
  }
}
 80040d6:	3718      	adds	r7, #24
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08a      	sub	sp, #40	@ 0x28
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	f003 030f 	and.w	r3, r3, #15
 80040fc:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	0c5b      	lsrs	r3, r3, #17
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	091b      	lsrs	r3, r3, #4
 800410c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004110:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	2b02      	cmp	r3, #2
 8004116:	d004      	beq.n	8004122 <HCD_RXQLVL_IRQHandler+0x46>
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	2b05      	cmp	r3, #5
 800411c:	f000 80b8 	beq.w	8004290 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004120:	e0b9      	b.n	8004296 <HCD_RXQLVL_IRQHandler+0x1ba>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 80b5 	beq.w	8004294 <HCD_RXQLVL_IRQHandler+0x1b8>
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	4613      	mov	r3, r2
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	4413      	add	r3, r2
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	440b      	add	r3, r1
 8004138:	3324      	adds	r3, #36	@ 0x24
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 80a9 	beq.w	8004294 <HCD_RXQLVL_IRQHandler+0x1b8>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004142:	6879      	ldr	r1, [r7, #4]
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	4613      	mov	r3, r2
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	4413      	add	r3, r2
 800414c:	011b      	lsls	r3, r3, #4
 800414e:	440b      	add	r3, r1
 8004150:	3330      	adds	r3, #48	@ 0x30
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	18d1      	adds	r1, r2, r3
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	4613      	mov	r3, r2
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	4413      	add	r3, r2
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	4403      	add	r3, r0
 8004166:	332c      	adds	r3, #44	@ 0x2c
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4299      	cmp	r1, r3
 800416c:	f200 8085 	bhi.w	800427a <HCD_RXQLVL_IRQHandler+0x19e>
          (void)USB_ReadPacket(hhcd->Instance,
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6818      	ldr	r0, [r3, #0]
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	4613      	mov	r3, r2
 800417a:	005b      	lsls	r3, r3, #1
 800417c:	4413      	add	r3, r2
 800417e:	011b      	lsls	r3, r3, #4
 8004180:	440b      	add	r3, r1
 8004182:	3324      	adds	r3, #36	@ 0x24
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	b292      	uxth	r2, r2
 800418a:	4619      	mov	r1, r3
 800418c:	f004 fa2e 	bl	80085ec <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004190:	6879      	ldr	r1, [r7, #4]
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	4613      	mov	r3, r2
 8004196:	005b      	lsls	r3, r3, #1
 8004198:	4413      	add	r3, r2
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	440b      	add	r3, r1
 800419e:	3324      	adds	r3, #36	@ 0x24
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	18d1      	adds	r1, r2, r3
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	4613      	mov	r3, r2
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	4413      	add	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	4403      	add	r3, r0
 80041b4:	3324      	adds	r3, #36	@ 0x24
 80041b6:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	4613      	mov	r3, r2
 80041be:	005b      	lsls	r3, r3, #1
 80041c0:	4413      	add	r3, r2
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	440b      	add	r3, r1
 80041c6:	3330      	adds	r3, #48	@ 0x30
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	18d1      	adds	r1, r2, r3
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	4613      	mov	r3, r2
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	4413      	add	r3, r2
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	4403      	add	r3, r0
 80041dc:	3330      	adds	r3, #48	@ 0x30
 80041de:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	015a      	lsls	r2, r3, #5
 80041e4:	6a3b      	ldr	r3, [r7, #32]
 80041e6:	4413      	add	r3, r2
 80041e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	0cdb      	lsrs	r3, r3, #19
 80041f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041f4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80041f6:	6879      	ldr	r1, [r7, #4]
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	4613      	mov	r3, r2
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	4413      	add	r3, r2
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	440b      	add	r3, r1
 8004204:	331e      	adds	r3, #30
 8004206:	881b      	ldrh	r3, [r3, #0]
 8004208:	461a      	mov	r2, r3
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	4293      	cmp	r3, r2
 800420e:	d141      	bne.n	8004294 <HCD_RXQLVL_IRQHandler+0x1b8>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d03e      	beq.n	8004294 <HCD_RXQLVL_IRQHandler+0x1b8>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	015a      	lsls	r2, r3, #5
 800421a:	6a3b      	ldr	r3, [r7, #32]
 800421c:	4413      	add	r3, r2
 800421e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800422c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004234:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	015a      	lsls	r2, r3, #5
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	4413      	add	r3, r2
 800423e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004242:	461a      	mov	r2, r3
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	1c5a      	adds	r2, r3, #1
 800424e:	4613      	mov	r3, r2
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	4413      	add	r3, r2
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	440b      	add	r3, r1
 8004258:	3304      	adds	r3, #4
 800425a:	781b      	ldrb	r3, [r3, #0]
 800425c:	f083 0301 	eor.w	r3, r3, #1
 8004260:	b2d8      	uxtb	r0, r3
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	4613      	mov	r3, r2
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	4413      	add	r3, r2
 800426e:	011b      	lsls	r3, r3, #4
 8004270:	440b      	add	r3, r1
 8004272:	3304      	adds	r3, #4
 8004274:	4602      	mov	r2, r0
 8004276:	701a      	strb	r2, [r3, #0]
      break;
 8004278:	e00c      	b.n	8004294 <HCD_RXQLVL_IRQHandler+0x1b8>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	4613      	mov	r3, r2
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	4413      	add	r3, r2
 8004284:	011b      	lsls	r3, r3, #4
 8004286:	440b      	add	r3, r1
 8004288:	3340      	adds	r3, #64	@ 0x40
 800428a:	2204      	movs	r2, #4
 800428c:	701a      	strb	r2, [r3, #0]
      break;
 800428e:	e001      	b.n	8004294 <HCD_RXQLVL_IRQHandler+0x1b8>
      break;
 8004290:	bf00      	nop
 8004292:	e000      	b.n	8004296 <HCD_RXQLVL_IRQHandler+0x1ba>
      break;
 8004294:	bf00      	nop
  }
}
 8004296:	bf00      	nop
 8004298:	3728      	adds	r7, #40	@ 0x28
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b086      	sub	sp, #24
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80042ca:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d10b      	bne.n	80042ee <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d102      	bne.n	80042e6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f007 f8b5 	bl	800b450 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	f043 0302 	orr.w	r3, r3, #2
 80042ec:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f003 0308 	and.w	r3, r3, #8
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	d132      	bne.n	800435e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f043 0308 	orr.w	r3, r3, #8
 80042fe:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f003 0304 	and.w	r3, r3, #4
 8004306:	2b04      	cmp	r3, #4
 8004308:	d126      	bne.n	8004358 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	7a5b      	ldrb	r3, [r3, #9]
 800430e:	2b02      	cmp	r3, #2
 8004310:	d113      	bne.n	800433a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004318:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800431c:	d106      	bne.n	800432c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2102      	movs	r1, #2
 8004324:	4618      	mov	r0, r3
 8004326:	f004 fab1 	bl	800888c <USB_InitFSLSPClkSel>
 800432a:	e011      	b.n	8004350 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2101      	movs	r1, #1
 8004332:	4618      	mov	r0, r3
 8004334:	f004 faaa 	bl	800888c <USB_InitFSLSPClkSel>
 8004338:	e00a      	b.n	8004350 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	79db      	ldrb	r3, [r3, #7]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d106      	bne.n	8004350 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004348:	461a      	mov	r2, r3
 800434a:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800434e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f007 f8a7 	bl	800b4a4 <HAL_HCD_PortEnabled_Callback>
 8004356:	e002      	b.n	800435e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f007 f8b1 	bl	800b4c0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f003 0320 	and.w	r3, r3, #32
 8004364:	2b20      	cmp	r3, #32
 8004366:	d103      	bne.n	8004370 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	f043 0320 	orr.w	r3, r3, #32
 800436e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004376:	461a      	mov	r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	6013      	str	r3, [r2, #0]
}
 800437c:	bf00      	nop
 800437e:	3718      	adds	r7, #24
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e08d      	b.n	80044b2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d106      	bne.n	80043b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7fd fbe4 	bl	8001b78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2224      	movs	r2, #36	@ 0x24
 80043b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0201 	bic.w	r2, r2, #1
 80043c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80043d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689a      	ldr	r2, [r3, #8]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d107      	bne.n	80043fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043fa:	609a      	str	r2, [r3, #8]
 80043fc:	e006      	b.n	800440c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	689a      	ldr	r2, [r3, #8]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800440a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	2b02      	cmp	r3, #2
 8004412:	d108      	bne.n	8004426 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004422:	605a      	str	r2, [r3, #4]
 8004424:	e007      	b.n	8004436 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004434:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	6812      	ldr	r2, [r2, #0]
 8004440:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004448:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68da      	ldr	r2, [r3, #12]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004458:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691a      	ldr	r2, [r3, #16]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	430a      	orrs	r2, r1
 8004472:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	69d9      	ldr	r1, [r3, #28]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a1a      	ldr	r2, [r3, #32]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f042 0201 	orr.w	r2, r2, #1
 8004492:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2220      	movs	r2, #32
 800449e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80044ba:	b480      	push	{r7}
 80044bc:	b083      	sub	sp, #12
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
 80044c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b20      	cmp	r3, #32
 80044ce:	d138      	bne.n	8004542 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d101      	bne.n	80044de <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80044da:	2302      	movs	r3, #2
 80044dc:	e032      	b.n	8004544 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2224      	movs	r2, #36	@ 0x24
 80044ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0201 	bic.w	r2, r2, #1
 80044fc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800450c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6819      	ldr	r1, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f042 0201 	orr.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2220      	movs	r2, #32
 8004532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800453e:	2300      	movs	r3, #0
 8004540:	e000      	b.n	8004544 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004542:	2302      	movs	r3, #2
  }
}
 8004544:	4618      	mov	r0, r3
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004550:	b480      	push	{r7}
 8004552:	b085      	sub	sp, #20
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b20      	cmp	r3, #32
 8004564:	d139      	bne.n	80045da <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004570:	2302      	movs	r3, #2
 8004572:	e033      	b.n	80045dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2224      	movs	r2, #36	@ 0x24
 8004580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f022 0201 	bic.w	r2, r2, #1
 8004592:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80045a2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	021b      	lsls	r3, r3, #8
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f042 0201 	orr.w	r2, r2, #1
 80045c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	e000      	b.n	80045dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80045da:	2302      	movs	r3, #2
  }
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3714      	adds	r7, #20
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e0af      	b.n	800475a <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d106      	bne.n	8004614 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fd fb54 	bl	8001cbc <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0201 	bic.w	r2, r2, #1
 800462a:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]
 8004630:	e00a      	b.n	8004648 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	3304      	adds	r3, #4
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	2200      	movs	r2, #0
 8004640:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	3301      	adds	r3, #1
 8004646:	617b      	str	r3, [r7, #20]
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	2b0f      	cmp	r3, #15
 800464c:	d9f1      	bls.n	8004632 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	689a      	ldr	r2, [r3, #8]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f042 0204 	orr.w	r2, r2, #4
 800465c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	4b3f      	ldr	r3, [pc, #252]	@ (8004764 <HAL_LCD_Init+0x17c>)
 8004666:	4013      	ands	r3, r2
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6851      	ldr	r1, [r2, #4]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	6892      	ldr	r2, [r2, #8]
 8004670:	4311      	orrs	r1, r2
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004676:	4311      	orrs	r1, r2
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800467c:	4311      	orrs	r1, r2
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	69d2      	ldr	r2, [r2, #28]
 8004682:	4311      	orrs	r1, r2
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6a12      	ldr	r2, [r2, #32]
 8004688:	4311      	orrs	r1, r2
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6992      	ldr	r2, [r2, #24]
 800468e:	4311      	orrs	r1, r2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004694:	4311      	orrs	r1, r2
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	6812      	ldr	r2, [r2, #0]
 800469a:	430b      	orrs	r3, r1
 800469c:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f94c 	bl	800493c <LCD_WaitForSynchro>
 80046a4:	4603      	mov	r3, r0
 80046a6:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 80046a8:	7cfb      	ldrb	r3, [r7, #19]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_LCD_Init+0xca>
  {
    return status;
 80046ae:	7cfb      	ldrb	r3, [r7, #19]
 80046b0:	e053      	b.n	800475a <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f023 01fe 	bic.w	r1, r3, #254	@ 0xfe
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	68da      	ldr	r2, [r3, #12]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	691b      	ldr	r3, [r3, #16]
 80046c4:	431a      	orrs	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	431a      	orrs	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f042 0201 	orr.w	r2, r2, #1
 80046e8:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80046ea:	f7fd fe61 	bl	80023b0 <HAL_GetTick>
 80046ee:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80046f0:	e00c      	b.n	800470c <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80046f2:	f7fd fe5d 	bl	80023b0 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004700:	d904      	bls.n	800470c <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2208      	movs	r2, #8
 8004706:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e026      	b.n	800475a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b01      	cmp	r3, #1
 8004718:	d1eb      	bne.n	80046f2 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800471a:	f7fd fe49 	bl	80023b0 <HAL_GetTick>
 800471e:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004720:	e00c      	b.n	800473c <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004722:	f7fd fe45 	bl	80023b0 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004730:	d904      	bls.n	800473c <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2210      	movs	r2, #16
 8004736:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e00e      	b.n	800475a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 0310 	and.w	r3, r3, #16
 8004746:	2b10      	cmp	r3, #16
 8004748:	d1eb      	bne.n	8004722 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	639a      	str	r2, [r3, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return status;
 8004758:	7cfb      	ldrb	r3, [r7, #19]
}
 800475a:	4618      	mov	r0, r3
 800475c:	3718      	adds	r7, #24
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	fc00000e 	.word	0xfc00000e

08004768 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
 8004774:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800477c:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800477e:	7dfb      	ldrb	r3, [r7, #23]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d002      	beq.n	800478a <HAL_LCD_Write+0x22>
 8004784:	7dfb      	ldrb	r3, [r7, #23]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d144      	bne.n	8004814 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b01      	cmp	r3, #1
 8004794:	d12a      	bne.n	80047ec <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800479c:	2b01      	cmp	r3, #1
 800479e:	d101      	bne.n	80047a4 <HAL_LCD_Write+0x3c>
 80047a0:	2302      	movs	r3, #2
 80047a2:	e038      	b.n	8004816 <HAL_LCD_Write+0xae>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2202      	movs	r2, #2
 80047b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 80047b4:	f7fd fdfc 	bl	80023b0 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80047ba:	e010      	b.n	80047de <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80047bc:	f7fd fdf8 	bl	80023b0 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80047ca:	d908      	bls.n	80047de <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2202      	movs	r2, #2
 80047d0:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e01b      	b.n	8004816 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f003 0304 	and.w	r3, r3, #4
 80047e8:	2b04      	cmp	r3, #4
 80047ea:	d0e7      	beq.n	80047bc <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	3304      	adds	r3, #4
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	401a      	ands	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6819      	ldr	r1, [r3, #0]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	431a      	orrs	r2, r3
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	3304      	adds	r3, #4
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	440b      	add	r3, r1
 800480e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004810:	2300      	movs	r3, #0
 8004812:	e000      	b.n	8004816 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
  }
}
 8004816:	4618      	mov	r0, r3
 8004818:	3718      	adds	r7, #24
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b086      	sub	sp, #24
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004830:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8004832:	7cbb      	ldrb	r3, [r7, #18]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d002      	beq.n	800483e <HAL_LCD_Clear+0x20>
 8004838:	7cbb      	ldrb	r3, [r7, #18]
 800483a:	2b02      	cmp	r3, #2
 800483c:	d140      	bne.n	80048c0 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004844:	2b01      	cmp	r3, #1
 8004846:	d101      	bne.n	800484c <HAL_LCD_Clear+0x2e>
 8004848:	2302      	movs	r3, #2
 800484a:	e03a      	b.n	80048c2 <HAL_LCD_Clear+0xa4>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2202      	movs	r2, #2
 8004858:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 800485c:	f7fd fda8 	bl	80023b0 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8004862:	e010      	b.n	8004886 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004864:	f7fd fda4 	bl	80023b0 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004872:	d908      	bls.n	8004886 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e01d      	b.n	80048c2 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 0304 	and.w	r3, r3, #4
 8004890:	2b04      	cmp	r3, #4
 8004892:	d0e7      	beq.n	8004864 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004894:	2300      	movs	r3, #0
 8004896:	617b      	str	r3, [r7, #20]
 8004898:	e00a      	b.n	80048b0 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	3304      	adds	r3, #4
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	2200      	movs	r2, #0
 80048a8:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	3301      	adds	r3, #1
 80048ae:	617b      	str	r3, [r7, #20]
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	2b0f      	cmp	r3, #15
 80048b4:	d9f1      	bls.n	800489a <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f807 	bl	80048ca <HAL_LCD_UpdateDisplayRequest>
 80048bc:	4603      	mov	r3, r0
 80048be:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 80048c0:	7cfb      	ldrb	r3, [r7, #19]
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3718      	adds	r7, #24
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b084      	sub	sp, #16
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2208      	movs	r2, #8
 80048d8:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 0204 	orr.w	r2, r2, #4
 80048e8:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80048ea:	f7fd fd61 	bl	80023b0 <HAL_GetTick>
 80048ee:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80048f0:	e010      	b.n	8004914 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80048f2:	f7fd fd5d 	bl	80023b0 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004900:	d908      	bls.n	8004914 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2204      	movs	r2, #4
 8004906:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e00f      	b.n	8004934 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b08      	cmp	r3, #8
 8004920:	d1e7      	bne.n	80048f2 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004932:	2300      	movs	r3, #0
}
 8004934:	4618      	mov	r0, r3
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004944:	f7fd fd34 	bl	80023b0 <HAL_GetTick>
 8004948:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800494a:	e00c      	b.n	8004966 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800494c:	f7fd fd30 	bl	80023b0 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800495a:	d904      	bls.n	8004966 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e007      	b.n	8004976 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	f003 0320 	and.w	r3, r3, #32
 8004970:	2b20      	cmp	r3, #32
 8004972:	d1eb      	bne.n	800494c <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004980:	b480      	push	{r7}
 8004982:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004984:	4b05      	ldr	r3, [pc, #20]	@ (800499c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a04      	ldr	r2, [pc, #16]	@ (800499c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800498a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800498e:	6013      	str	r3, [r2, #0]
}
 8004990:	bf00      	nop
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	40007000 	.word	0x40007000

080049a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80049a4:	4b04      	ldr	r3, [pc, #16]	@ (80049b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	40007000 	.word	0x40007000

080049bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049ca:	d130      	bne.n	8004a2e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80049cc:	4b23      	ldr	r3, [pc, #140]	@ (8004a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049d8:	d038      	beq.n	8004a4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80049da:	4b20      	ldr	r3, [pc, #128]	@ (8004a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80049e2:	4a1e      	ldr	r2, [pc, #120]	@ (8004a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049e8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049ea:	4b1d      	ldr	r3, [pc, #116]	@ (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2232      	movs	r2, #50	@ 0x32
 80049f0:	fb02 f303 	mul.w	r3, r2, r3
 80049f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004a64 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80049f6:	fba2 2303 	umull	r2, r3, r2, r3
 80049fa:	0c9b      	lsrs	r3, r3, #18
 80049fc:	3301      	adds	r3, #1
 80049fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a00:	e002      	b.n	8004a08 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	3b01      	subs	r3, #1
 8004a06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a08:	4b14      	ldr	r3, [pc, #80]	@ (8004a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a14:	d102      	bne.n	8004a1c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1f2      	bne.n	8004a02 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a28:	d110      	bne.n	8004a4c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e00f      	b.n	8004a4e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a3a:	d007      	beq.n	8004a4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004a3c:	4b07      	ldr	r3, [pc, #28]	@ (8004a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a44:	4a05      	ldr	r2, [pc, #20]	@ (8004a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a4a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	40007000 	.word	0x40007000
 8004a60:	20000014 	.word	0x20000014
 8004a64:	431bde83 	.word	0x431bde83

08004a68 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004a6c:	4b05      	ldr	r3, [pc, #20]	@ (8004a84 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	4a04      	ldr	r2, [pc, #16]	@ (8004a84 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004a72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a76:	6053      	str	r3, [r2, #4]
}
 8004a78:	bf00      	nop
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	40007000 	.word	0x40007000

08004a88 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b086      	sub	sp, #24
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004a90:	f7fd fc8e 	bl	80023b0 <HAL_GetTick>
 8004a94:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e063      	b.n	8004b68 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d10b      	bne.n	8004ac4 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7fd f9cf 	bl	8001e58 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004aba:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f858 	bl	8004b74 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	021a      	lsls	r2, r3, #8
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	430a      	orrs	r2, r1
 8004adc:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae2:	9300      	str	r3, [sp, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	2120      	movs	r1, #32
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f850 	bl	8004b90 <QSPI_WaitFlagStateUntilTimeout>
 8004af0:	4603      	mov	r3, r0
 8004af2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004af4:	7afb      	ldrb	r3, [r7, #11]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d131      	bne.n	8004b5e <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004b04:	f023 0310 	bic.w	r3, r3, #16
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	6852      	ldr	r2, [r2, #4]
 8004b0c:	0611      	lsls	r1, r2, #24
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	68d2      	ldr	r2, [r2, #12]
 8004b12:	4311      	orrs	r1, r2
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	6812      	ldr	r2, [r2, #0]
 8004b18:	430b      	orrs	r3, r1
 8004b1a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	4b13      	ldr	r3, [pc, #76]	@ (8004b70 <HAL_QSPI_Init+0xe8>)
 8004b24:	4013      	ands	r3, r2
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	6912      	ldr	r2, [r2, #16]
 8004b2a:	0411      	lsls	r1, r2, #16
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	6952      	ldr	r2, [r2, #20]
 8004b30:	4311      	orrs	r1, r2
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6992      	ldr	r2, [r2, #24]
 8004b36:	4311      	orrs	r1, r2
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6812      	ldr	r2, [r2, #0]
 8004b3c:	430b      	orrs	r3, r1
 8004b3e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8004b66:	7afb      	ldrb	r3, [r7, #11]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	ffe0f8fe 	.word	0xffe0f8fe

08004b74 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	603b      	str	r3, [r7, #0]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004ba0:	e01a      	b.n	8004bd8 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba8:	d016      	beq.n	8004bd8 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004baa:	f7fd fc01 	bl	80023b0 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d302      	bcc.n	8004bc0 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10b      	bne.n	8004bd8 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2204      	movs	r2, #4
 8004bc4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bcc:	f043 0201 	orr.w	r2, r3, #1
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e00e      	b.n	8004bf6 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689a      	ldr	r2, [r3, #8]
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	4013      	ands	r3, r2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	bf14      	ite	ne
 8004be6:	2301      	movne	r3, #1
 8004be8:	2300      	moveq	r3, #0
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	461a      	mov	r2, r3
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d1d6      	bne.n	8004ba2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b088      	sub	sp, #32
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d101      	bne.n	8004c12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e3ca      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c12:	4b97      	ldr	r3, [pc, #604]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f003 030c 	and.w	r3, r3, #12
 8004c1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c1c:	4b94      	ldr	r3, [pc, #592]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	f003 0303 	and.w	r3, r3, #3
 8004c24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0310 	and.w	r3, r3, #16
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	f000 80e4 	beq.w	8004dfc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d007      	beq.n	8004c4a <HAL_RCC_OscConfig+0x4a>
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	2b0c      	cmp	r3, #12
 8004c3e:	f040 808b 	bne.w	8004d58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	f040 8087 	bne.w	8004d58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c4a:	4b89      	ldr	r3, [pc, #548]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d005      	beq.n	8004c62 <HAL_RCC_OscConfig+0x62>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d101      	bne.n	8004c62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e3a2      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a1a      	ldr	r2, [r3, #32]
 8004c66:	4b82      	ldr	r3, [pc, #520]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0308 	and.w	r3, r3, #8
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d004      	beq.n	8004c7c <HAL_RCC_OscConfig+0x7c>
 8004c72:	4b7f      	ldr	r3, [pc, #508]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c7a:	e005      	b.n	8004c88 <HAL_RCC_OscConfig+0x88>
 8004c7c:	4b7c      	ldr	r3, [pc, #496]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c82:	091b      	lsrs	r3, r3, #4
 8004c84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d223      	bcs.n	8004cd4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	4618      	mov	r0, r3
 8004c92:	f000 fd55 	bl	8005740 <RCC_SetFlashLatencyFromMSIRange>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d001      	beq.n	8004ca0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e383      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ca0:	4b73      	ldr	r3, [pc, #460]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a72      	ldr	r2, [pc, #456]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004ca6:	f043 0308 	orr.w	r3, r3, #8
 8004caa:	6013      	str	r3, [r2, #0]
 8004cac:	4b70      	ldr	r3, [pc, #448]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a1b      	ldr	r3, [r3, #32]
 8004cb8:	496d      	ldr	r1, [pc, #436]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cbe:	4b6c      	ldr	r3, [pc, #432]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	021b      	lsls	r3, r3, #8
 8004ccc:	4968      	ldr	r1, [pc, #416]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	604b      	str	r3, [r1, #4]
 8004cd2:	e025      	b.n	8004d20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cd4:	4b66      	ldr	r3, [pc, #408]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a65      	ldr	r2, [pc, #404]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004cda:	f043 0308 	orr.w	r3, r3, #8
 8004cde:	6013      	str	r3, [r2, #0]
 8004ce0:	4b63      	ldr	r3, [pc, #396]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	4960      	ldr	r1, [pc, #384]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cf2:	4b5f      	ldr	r3, [pc, #380]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	021b      	lsls	r3, r3, #8
 8004d00:	495b      	ldr	r1, [pc, #364]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d109      	bne.n	8004d20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	4618      	mov	r0, r3
 8004d12:	f000 fd15 	bl	8005740 <RCC_SetFlashLatencyFromMSIRange>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e343      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d20:	f000 fc4a 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 8004d24:	4602      	mov	r2, r0
 8004d26:	4b52      	ldr	r3, [pc, #328]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	091b      	lsrs	r3, r3, #4
 8004d2c:	f003 030f 	and.w	r3, r3, #15
 8004d30:	4950      	ldr	r1, [pc, #320]	@ (8004e74 <HAL_RCC_OscConfig+0x274>)
 8004d32:	5ccb      	ldrb	r3, [r1, r3]
 8004d34:	f003 031f 	and.w	r3, r3, #31
 8004d38:	fa22 f303 	lsr.w	r3, r2, r3
 8004d3c:	4a4e      	ldr	r2, [pc, #312]	@ (8004e78 <HAL_RCC_OscConfig+0x278>)
 8004d3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004d40:	4b4e      	ldr	r3, [pc, #312]	@ (8004e7c <HAL_RCC_OscConfig+0x27c>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7fd fae3 	bl	8002310 <HAL_InitTick>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004d4e:	7bfb      	ldrb	r3, [r7, #15]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d052      	beq.n	8004dfa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004d54:	7bfb      	ldrb	r3, [r7, #15]
 8004d56:	e327      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d032      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004d60:	4b43      	ldr	r3, [pc, #268]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a42      	ldr	r2, [pc, #264]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004d66:	f043 0301 	orr.w	r3, r3, #1
 8004d6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d6c:	f7fd fb20 	bl	80023b0 <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d74:	f7fd fb1c 	bl	80023b0 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e310      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d86:	4b3a      	ldr	r3, [pc, #232]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0f0      	beq.n	8004d74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d92:	4b37      	ldr	r3, [pc, #220]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a36      	ldr	r2, [pc, #216]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004d98:	f043 0308 	orr.w	r3, r3, #8
 8004d9c:	6013      	str	r3, [r2, #0]
 8004d9e:	4b34      	ldr	r3, [pc, #208]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	4931      	ldr	r1, [pc, #196]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004db0:	4b2f      	ldr	r3, [pc, #188]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	69db      	ldr	r3, [r3, #28]
 8004dbc:	021b      	lsls	r3, r3, #8
 8004dbe:	492c      	ldr	r1, [pc, #176]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	604b      	str	r3, [r1, #4]
 8004dc4:	e01a      	b.n	8004dfc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a29      	ldr	r2, [pc, #164]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004dcc:	f023 0301 	bic.w	r3, r3, #1
 8004dd0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004dd2:	f7fd faed 	bl	80023b0 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004dd8:	e008      	b.n	8004dec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004dda:	f7fd fae9 	bl	80023b0 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e2dd      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004dec:	4b20      	ldr	r3, [pc, #128]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1f0      	bne.n	8004dda <HAL_RCC_OscConfig+0x1da>
 8004df8:	e000      	b.n	8004dfc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004dfa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d074      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	2b08      	cmp	r3, #8
 8004e0c:	d005      	beq.n	8004e1a <HAL_RCC_OscConfig+0x21a>
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	2b0c      	cmp	r3, #12
 8004e12:	d10e      	bne.n	8004e32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	2b03      	cmp	r3, #3
 8004e18:	d10b      	bne.n	8004e32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e1a:	4b15      	ldr	r3, [pc, #84]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d064      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x2f0>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d160      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e2ba      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e3a:	d106      	bne.n	8004e4a <HAL_RCC_OscConfig+0x24a>
 8004e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a0b      	ldr	r2, [pc, #44]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004e42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e46:	6013      	str	r3, [r2, #0]
 8004e48:	e026      	b.n	8004e98 <HAL_RCC_OscConfig+0x298>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e52:	d115      	bne.n	8004e80 <HAL_RCC_OscConfig+0x280>
 8004e54:	4b06      	ldr	r3, [pc, #24]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a05      	ldr	r2, [pc, #20]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004e5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e5e:	6013      	str	r3, [r2, #0]
 8004e60:	4b03      	ldr	r3, [pc, #12]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a02      	ldr	r2, [pc, #8]	@ (8004e70 <HAL_RCC_OscConfig+0x270>)
 8004e66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e6a:	6013      	str	r3, [r2, #0]
 8004e6c:	e014      	b.n	8004e98 <HAL_RCC_OscConfig+0x298>
 8004e6e:	bf00      	nop
 8004e70:	40021000 	.word	0x40021000
 8004e74:	0800bca8 	.word	0x0800bca8
 8004e78:	20000014 	.word	0x20000014
 8004e7c:	20000018 	.word	0x20000018
 8004e80:	4ba0      	ldr	r3, [pc, #640]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a9f      	ldr	r2, [pc, #636]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004e86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e8a:	6013      	str	r3, [r2, #0]
 8004e8c:	4b9d      	ldr	r3, [pc, #628]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a9c      	ldr	r2, [pc, #624]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004e92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d013      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea0:	f7fd fa86 	bl	80023b0 <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ea8:	f7fd fa82 	bl	80023b0 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b64      	cmp	r3, #100	@ 0x64
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e276      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004eba:	4b92      	ldr	r3, [pc, #584]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d0f0      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x2a8>
 8004ec6:	e014      	b.n	8004ef2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec8:	f7fd fa72 	bl	80023b0 <HAL_GetTick>
 8004ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ece:	e008      	b.n	8004ee2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ed0:	f7fd fa6e 	bl	80023b0 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b64      	cmp	r3, #100	@ 0x64
 8004edc:	d901      	bls.n	8004ee2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e262      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ee2:	4b88      	ldr	r3, [pc, #544]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1f0      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x2d0>
 8004eee:	e000      	b.n	8004ef2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d060      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	2b04      	cmp	r3, #4
 8004f02:	d005      	beq.n	8004f10 <HAL_RCC_OscConfig+0x310>
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	2b0c      	cmp	r3, #12
 8004f08:	d119      	bne.n	8004f3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d116      	bne.n	8004f3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f10:	4b7c      	ldr	r3, [pc, #496]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d005      	beq.n	8004f28 <HAL_RCC_OscConfig+0x328>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e23f      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f28:	4b76      	ldr	r3, [pc, #472]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	061b      	lsls	r3, r3, #24
 8004f36:	4973      	ldr	r1, [pc, #460]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f3c:	e040      	b.n	8004fc0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d023      	beq.n	8004f8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f46:	4b6f      	ldr	r3, [pc, #444]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a6e      	ldr	r2, [pc, #440]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f52:	f7fd fa2d 	bl	80023b0 <HAL_GetTick>
 8004f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f58:	e008      	b.n	8004f6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f5a:	f7fd fa29 	bl	80023b0 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d901      	bls.n	8004f6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e21d      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f6c:	4b65      	ldr	r3, [pc, #404]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0f0      	beq.n	8004f5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f78:	4b62      	ldr	r3, [pc, #392]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	061b      	lsls	r3, r3, #24
 8004f86:	495f      	ldr	r1, [pc, #380]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	604b      	str	r3, [r1, #4]
 8004f8c:	e018      	b.n	8004fc0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f8e:	4b5d      	ldr	r3, [pc, #372]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a5c      	ldr	r2, [pc, #368]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004f94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9a:	f7fd fa09 	bl	80023b0 <HAL_GetTick>
 8004f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004fa0:	e008      	b.n	8004fb4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fa2:	f7fd fa05 	bl	80023b0 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d901      	bls.n	8004fb4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e1f9      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004fb4:	4b53      	ldr	r3, [pc, #332]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1f0      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d03c      	beq.n	8005046 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d01c      	beq.n	800500e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fd4:	4b4b      	ldr	r3, [pc, #300]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fda:	4a4a      	ldr	r2, [pc, #296]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8004fdc:	f043 0301 	orr.w	r3, r3, #1
 8004fe0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe4:	f7fd f9e4 	bl	80023b0 <HAL_GetTick>
 8004fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fea:	e008      	b.n	8004ffe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fec:	f7fd f9e0 	bl	80023b0 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	2b02      	cmp	r3, #2
 8004ff8:	d901      	bls.n	8004ffe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e1d4      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ffe:	4b41      	ldr	r3, [pc, #260]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8005000:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d0ef      	beq.n	8004fec <HAL_RCC_OscConfig+0x3ec>
 800500c:	e01b      	b.n	8005046 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800500e:	4b3d      	ldr	r3, [pc, #244]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8005010:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005014:	4a3b      	ldr	r2, [pc, #236]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8005016:	f023 0301 	bic.w	r3, r3, #1
 800501a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800501e:	f7fd f9c7 	bl	80023b0 <HAL_GetTick>
 8005022:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005024:	e008      	b.n	8005038 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005026:	f7fd f9c3 	bl	80023b0 <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d901      	bls.n	8005038 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e1b7      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005038:	4b32      	ldr	r3, [pc, #200]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 800503a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1ef      	bne.n	8005026 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0304 	and.w	r3, r3, #4
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 80a6 	beq.w	80051a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005054:	2300      	movs	r3, #0
 8005056:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005058:	4b2a      	ldr	r3, [pc, #168]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 800505a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800505c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d10d      	bne.n	8005080 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005064:	4b27      	ldr	r3, [pc, #156]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8005066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005068:	4a26      	ldr	r2, [pc, #152]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 800506a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800506e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005070:	4b24      	ldr	r3, [pc, #144]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 8005072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005074:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005078:	60bb      	str	r3, [r7, #8]
 800507a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800507c:	2301      	movs	r3, #1
 800507e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005080:	4b21      	ldr	r3, [pc, #132]	@ (8005108 <HAL_RCC_OscConfig+0x508>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005088:	2b00      	cmp	r3, #0
 800508a:	d118      	bne.n	80050be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800508c:	4b1e      	ldr	r3, [pc, #120]	@ (8005108 <HAL_RCC_OscConfig+0x508>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a1d      	ldr	r2, [pc, #116]	@ (8005108 <HAL_RCC_OscConfig+0x508>)
 8005092:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005096:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005098:	f7fd f98a 	bl	80023b0 <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050a0:	f7fd f986 	bl	80023b0 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e17a      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050b2:	4b15      	ldr	r3, [pc, #84]	@ (8005108 <HAL_RCC_OscConfig+0x508>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0f0      	beq.n	80050a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d108      	bne.n	80050d8 <HAL_RCC_OscConfig+0x4d8>
 80050c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 80050c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 80050ce:	f043 0301 	orr.w	r3, r3, #1
 80050d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050d6:	e029      	b.n	800512c <HAL_RCC_OscConfig+0x52c>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	2b05      	cmp	r3, #5
 80050de:	d115      	bne.n	800510c <HAL_RCC_OscConfig+0x50c>
 80050e0:	4b08      	ldr	r3, [pc, #32]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 80050e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e6:	4a07      	ldr	r2, [pc, #28]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 80050e8:	f043 0304 	orr.w	r3, r3, #4
 80050ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050f0:	4b04      	ldr	r3, [pc, #16]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 80050f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f6:	4a03      	ldr	r2, [pc, #12]	@ (8005104 <HAL_RCC_OscConfig+0x504>)
 80050f8:	f043 0301 	orr.w	r3, r3, #1
 80050fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005100:	e014      	b.n	800512c <HAL_RCC_OscConfig+0x52c>
 8005102:	bf00      	nop
 8005104:	40021000 	.word	0x40021000
 8005108:	40007000 	.word	0x40007000
 800510c:	4b9c      	ldr	r3, [pc, #624]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 800510e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005112:	4a9b      	ldr	r2, [pc, #620]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005114:	f023 0301 	bic.w	r3, r3, #1
 8005118:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800511c:	4b98      	ldr	r3, [pc, #608]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 800511e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005122:	4a97      	ldr	r2, [pc, #604]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005124:	f023 0304 	bic.w	r3, r3, #4
 8005128:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d016      	beq.n	8005162 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005134:	f7fd f93c 	bl	80023b0 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800513a:	e00a      	b.n	8005152 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800513c:	f7fd f938 	bl	80023b0 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800514a:	4293      	cmp	r3, r2
 800514c:	d901      	bls.n	8005152 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e12a      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005152:	4b8b      	ldr	r3, [pc, #556]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d0ed      	beq.n	800513c <HAL_RCC_OscConfig+0x53c>
 8005160:	e015      	b.n	800518e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005162:	f7fd f925 	bl	80023b0 <HAL_GetTick>
 8005166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005168:	e00a      	b.n	8005180 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800516a:	f7fd f921 	bl	80023b0 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005178:	4293      	cmp	r3, r2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e113      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005180:	4b7f      	ldr	r3, [pc, #508]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1ed      	bne.n	800516a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800518e:	7ffb      	ldrb	r3, [r7, #31]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d105      	bne.n	80051a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005194:	4b7a      	ldr	r3, [pc, #488]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005196:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005198:	4a79      	ldr	r2, [pc, #484]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 800519a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800519e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 80fe 	beq.w	80053a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	f040 80d0 	bne.w	8005354 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80051b4:	4b72      	ldr	r3, [pc, #456]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f003 0203 	and.w	r2, r3, #3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d130      	bne.n	800522a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d2:	3b01      	subs	r3, #1
 80051d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d127      	bne.n	800522a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d11f      	bne.n	800522a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80051f4:	2a07      	cmp	r2, #7
 80051f6:	bf14      	ite	ne
 80051f8:	2201      	movne	r2, #1
 80051fa:	2200      	moveq	r2, #0
 80051fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051fe:	4293      	cmp	r3, r2
 8005200:	d113      	bne.n	800522a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800520c:	085b      	lsrs	r3, r3, #1
 800520e:	3b01      	subs	r3, #1
 8005210:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005212:	429a      	cmp	r2, r3
 8005214:	d109      	bne.n	800522a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005220:	085b      	lsrs	r3, r3, #1
 8005222:	3b01      	subs	r3, #1
 8005224:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005226:	429a      	cmp	r2, r3
 8005228:	d06e      	beq.n	8005308 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	2b0c      	cmp	r3, #12
 800522e:	d069      	beq.n	8005304 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005230:	4b53      	ldr	r3, [pc, #332]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d105      	bne.n	8005248 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800523c:	4b50      	ldr	r3, [pc, #320]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d001      	beq.n	800524c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0ad      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800524c:	4b4c      	ldr	r3, [pc, #304]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a4b      	ldr	r2, [pc, #300]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005252:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005256:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005258:	f7fd f8aa 	bl	80023b0 <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005260:	f7fd f8a6 	bl	80023b0 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b02      	cmp	r3, #2
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e09a      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005272:	4b43      	ldr	r3, [pc, #268]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1f0      	bne.n	8005260 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800527e:	4b40      	ldr	r3, [pc, #256]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	4b40      	ldr	r3, [pc, #256]	@ (8005384 <HAL_RCC_OscConfig+0x784>)
 8005284:	4013      	ands	r3, r2
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800528e:	3a01      	subs	r2, #1
 8005290:	0112      	lsls	r2, r2, #4
 8005292:	4311      	orrs	r1, r2
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005298:	0212      	lsls	r2, r2, #8
 800529a:	4311      	orrs	r1, r2
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80052a0:	0852      	lsrs	r2, r2, #1
 80052a2:	3a01      	subs	r2, #1
 80052a4:	0552      	lsls	r2, r2, #21
 80052a6:	4311      	orrs	r1, r2
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80052ac:	0852      	lsrs	r2, r2, #1
 80052ae:	3a01      	subs	r2, #1
 80052b0:	0652      	lsls	r2, r2, #25
 80052b2:	4311      	orrs	r1, r2
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80052b8:	0912      	lsrs	r2, r2, #4
 80052ba:	0452      	lsls	r2, r2, #17
 80052bc:	430a      	orrs	r2, r1
 80052be:	4930      	ldr	r1, [pc, #192]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80052c4:	4b2e      	ldr	r3, [pc, #184]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a2d      	ldr	r2, [pc, #180]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 80052ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052d0:	4b2b      	ldr	r3, [pc, #172]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 80052d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052dc:	f7fd f868 	bl	80023b0 <HAL_GetTick>
 80052e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052e2:	e008      	b.n	80052f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052e4:	f7fd f864 	bl	80023b0 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e058      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052f6:	4b22      	ldr	r3, [pc, #136]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0f0      	beq.n	80052e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005302:	e050      	b.n	80053a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e04f      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005308:	4b1d      	ldr	r3, [pc, #116]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d148      	bne.n	80053a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005314:	4b1a      	ldr	r3, [pc, #104]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a19      	ldr	r2, [pc, #100]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 800531a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800531e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005320:	4b17      	ldr	r3, [pc, #92]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	4a16      	ldr	r2, [pc, #88]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005326:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800532a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800532c:	f7fd f840 	bl	80023b0 <HAL_GetTick>
 8005330:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005334:	f7fd f83c 	bl	80023b0 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b02      	cmp	r3, #2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e030      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005346:	4b0e      	ldr	r3, [pc, #56]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d0f0      	beq.n	8005334 <HAL_RCC_OscConfig+0x734>
 8005352:	e028      	b.n	80053a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	2b0c      	cmp	r3, #12
 8005358:	d023      	beq.n	80053a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800535a:	4b09      	ldr	r3, [pc, #36]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a08      	ldr	r2, [pc, #32]	@ (8005380 <HAL_RCC_OscConfig+0x780>)
 8005360:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005364:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005366:	f7fd f823 	bl	80023b0 <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800536c:	e00c      	b.n	8005388 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800536e:	f7fd f81f 	bl	80023b0 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d905      	bls.n	8005388 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e013      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
 8005380:	40021000 	.word	0x40021000
 8005384:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005388:	4b09      	ldr	r3, [pc, #36]	@ (80053b0 <HAL_RCC_OscConfig+0x7b0>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1ec      	bne.n	800536e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005394:	4b06      	ldr	r3, [pc, #24]	@ (80053b0 <HAL_RCC_OscConfig+0x7b0>)
 8005396:	68da      	ldr	r2, [r3, #12]
 8005398:	4905      	ldr	r1, [pc, #20]	@ (80053b0 <HAL_RCC_OscConfig+0x7b0>)
 800539a:	4b06      	ldr	r3, [pc, #24]	@ (80053b4 <HAL_RCC_OscConfig+0x7b4>)
 800539c:	4013      	ands	r3, r2
 800539e:	60cb      	str	r3, [r1, #12]
 80053a0:	e001      	b.n	80053a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e000      	b.n	80053a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3720      	adds	r7, #32
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	40021000 	.word	0x40021000
 80053b4:	feeefffc 	.word	0xfeeefffc

080053b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d101      	bne.n	80053cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e0e7      	b.n	800559c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053cc:	4b75      	ldr	r3, [pc, #468]	@ (80055a4 <HAL_RCC_ClockConfig+0x1ec>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0307 	and.w	r3, r3, #7
 80053d4:	683a      	ldr	r2, [r7, #0]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d910      	bls.n	80053fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053da:	4b72      	ldr	r3, [pc, #456]	@ (80055a4 <HAL_RCC_ClockConfig+0x1ec>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f023 0207 	bic.w	r2, r3, #7
 80053e2:	4970      	ldr	r1, [pc, #448]	@ (80055a4 <HAL_RCC_ClockConfig+0x1ec>)
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ea:	4b6e      	ldr	r3, [pc, #440]	@ (80055a4 <HAL_RCC_ClockConfig+0x1ec>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0307 	and.w	r3, r3, #7
 80053f2:	683a      	ldr	r2, [r7, #0]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d001      	beq.n	80053fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e0cf      	b.n	800559c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	2b00      	cmp	r3, #0
 8005406:	d010      	beq.n	800542a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	689a      	ldr	r2, [r3, #8]
 800540c:	4b66      	ldr	r3, [pc, #408]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005414:	429a      	cmp	r2, r3
 8005416:	d908      	bls.n	800542a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005418:	4b63      	ldr	r3, [pc, #396]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	4960      	ldr	r1, [pc, #384]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005426:	4313      	orrs	r3, r2
 8005428:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b00      	cmp	r3, #0
 8005434:	d04c      	beq.n	80054d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	2b03      	cmp	r3, #3
 800543c:	d107      	bne.n	800544e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800543e:	4b5a      	ldr	r3, [pc, #360]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d121      	bne.n	800548e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e0a6      	b.n	800559c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2b02      	cmp	r3, #2
 8005454:	d107      	bne.n	8005466 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005456:	4b54      	ldr	r3, [pc, #336]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d115      	bne.n	800548e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e09a      	b.n	800559c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d107      	bne.n	800547e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800546e:	4b4e      	ldr	r3, [pc, #312]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d109      	bne.n	800548e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e08e      	b.n	800559c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800547e:	4b4a      	ldr	r3, [pc, #296]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e086      	b.n	800559c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800548e:	4b46      	ldr	r3, [pc, #280]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f023 0203 	bic.w	r2, r3, #3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	4943      	ldr	r1, [pc, #268]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 800549c:	4313      	orrs	r3, r2
 800549e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054a0:	f7fc ff86 	bl	80023b0 <HAL_GetTick>
 80054a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054a6:	e00a      	b.n	80054be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054a8:	f7fc ff82 	bl	80023b0 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d901      	bls.n	80054be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e06e      	b.n	800559c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054be:	4b3a      	ldr	r3, [pc, #232]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f003 020c 	and.w	r2, r3, #12
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d1eb      	bne.n	80054a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0302 	and.w	r3, r3, #2
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d010      	beq.n	80054fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689a      	ldr	r2, [r3, #8]
 80054e0:	4b31      	ldr	r3, [pc, #196]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d208      	bcs.n	80054fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054ec:	4b2e      	ldr	r3, [pc, #184]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	492b      	ldr	r1, [pc, #172]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054fe:	4b29      	ldr	r3, [pc, #164]	@ (80055a4 <HAL_RCC_ClockConfig+0x1ec>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0307 	and.w	r3, r3, #7
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	429a      	cmp	r2, r3
 800550a:	d210      	bcs.n	800552e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800550c:	4b25      	ldr	r3, [pc, #148]	@ (80055a4 <HAL_RCC_ClockConfig+0x1ec>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f023 0207 	bic.w	r2, r3, #7
 8005514:	4923      	ldr	r1, [pc, #140]	@ (80055a4 <HAL_RCC_ClockConfig+0x1ec>)
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	4313      	orrs	r3, r2
 800551a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800551c:	4b21      	ldr	r3, [pc, #132]	@ (80055a4 <HAL_RCC_ClockConfig+0x1ec>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0307 	and.w	r3, r3, #7
 8005524:	683a      	ldr	r2, [r7, #0]
 8005526:	429a      	cmp	r2, r3
 8005528:	d001      	beq.n	800552e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e036      	b.n	800559c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0304 	and.w	r3, r3, #4
 8005536:	2b00      	cmp	r3, #0
 8005538:	d008      	beq.n	800554c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800553a:	4b1b      	ldr	r3, [pc, #108]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	4918      	ldr	r1, [pc, #96]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005548:	4313      	orrs	r3, r2
 800554a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0308 	and.w	r3, r3, #8
 8005554:	2b00      	cmp	r3, #0
 8005556:	d009      	beq.n	800556c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005558:	4b13      	ldr	r3, [pc, #76]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	00db      	lsls	r3, r3, #3
 8005566:	4910      	ldr	r1, [pc, #64]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005568:	4313      	orrs	r3, r2
 800556a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800556c:	f000 f824 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 8005570:	4602      	mov	r2, r0
 8005572:	4b0d      	ldr	r3, [pc, #52]	@ (80055a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	091b      	lsrs	r3, r3, #4
 8005578:	f003 030f 	and.w	r3, r3, #15
 800557c:	490b      	ldr	r1, [pc, #44]	@ (80055ac <HAL_RCC_ClockConfig+0x1f4>)
 800557e:	5ccb      	ldrb	r3, [r1, r3]
 8005580:	f003 031f 	and.w	r3, r3, #31
 8005584:	fa22 f303 	lsr.w	r3, r2, r3
 8005588:	4a09      	ldr	r2, [pc, #36]	@ (80055b0 <HAL_RCC_ClockConfig+0x1f8>)
 800558a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800558c:	4b09      	ldr	r3, [pc, #36]	@ (80055b4 <HAL_RCC_ClockConfig+0x1fc>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4618      	mov	r0, r3
 8005592:	f7fc febd 	bl	8002310 <HAL_InitTick>
 8005596:	4603      	mov	r3, r0
 8005598:	72fb      	strb	r3, [r7, #11]

  return status;
 800559a:	7afb      	ldrb	r3, [r7, #11]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	40022000 	.word	0x40022000
 80055a8:	40021000 	.word	0x40021000
 80055ac:	0800bca8 	.word	0x0800bca8
 80055b0:	20000014 	.word	0x20000014
 80055b4:	20000018 	.word	0x20000018

080055b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b089      	sub	sp, #36	@ 0x24
 80055bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80055be:	2300      	movs	r3, #0
 80055c0:	61fb      	str	r3, [r7, #28]
 80055c2:	2300      	movs	r3, #0
 80055c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055c6:	4b3e      	ldr	r3, [pc, #248]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 030c 	and.w	r3, r3, #12
 80055ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055d0:	4b3b      	ldr	r3, [pc, #236]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	f003 0303 	and.w	r3, r3, #3
 80055d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d005      	beq.n	80055ec <HAL_RCC_GetSysClockFreq+0x34>
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	2b0c      	cmp	r3, #12
 80055e4:	d121      	bne.n	800562a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d11e      	bne.n	800562a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80055ec:	4b34      	ldr	r3, [pc, #208]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0308 	and.w	r3, r3, #8
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d107      	bne.n	8005608 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80055f8:	4b31      	ldr	r3, [pc, #196]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055fe:	0a1b      	lsrs	r3, r3, #8
 8005600:	f003 030f 	and.w	r3, r3, #15
 8005604:	61fb      	str	r3, [r7, #28]
 8005606:	e005      	b.n	8005614 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005608:	4b2d      	ldr	r3, [pc, #180]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	091b      	lsrs	r3, r3, #4
 800560e:	f003 030f 	and.w	r3, r3, #15
 8005612:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005614:	4a2b      	ldr	r2, [pc, #172]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800561c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d10d      	bne.n	8005640 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005628:	e00a      	b.n	8005640 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	2b04      	cmp	r3, #4
 800562e:	d102      	bne.n	8005636 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005630:	4b25      	ldr	r3, [pc, #148]	@ (80056c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005632:	61bb      	str	r3, [r7, #24]
 8005634:	e004      	b.n	8005640 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	2b08      	cmp	r3, #8
 800563a:	d101      	bne.n	8005640 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800563c:	4b23      	ldr	r3, [pc, #140]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x114>)
 800563e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	2b0c      	cmp	r3, #12
 8005644:	d134      	bne.n	80056b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005646:	4b1e      	ldr	r3, [pc, #120]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	f003 0303 	and.w	r3, r3, #3
 800564e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2b02      	cmp	r3, #2
 8005654:	d003      	beq.n	800565e <HAL_RCC_GetSysClockFreq+0xa6>
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	2b03      	cmp	r3, #3
 800565a:	d003      	beq.n	8005664 <HAL_RCC_GetSysClockFreq+0xac>
 800565c:	e005      	b.n	800566a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800565e:	4b1a      	ldr	r3, [pc, #104]	@ (80056c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005660:	617b      	str	r3, [r7, #20]
      break;
 8005662:	e005      	b.n	8005670 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005664:	4b19      	ldr	r3, [pc, #100]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x114>)
 8005666:	617b      	str	r3, [r7, #20]
      break;
 8005668:	e002      	b.n	8005670 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	617b      	str	r3, [r7, #20]
      break;
 800566e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005670:	4b13      	ldr	r3, [pc, #76]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	091b      	lsrs	r3, r3, #4
 8005676:	f003 0307 	and.w	r3, r3, #7
 800567a:	3301      	adds	r3, #1
 800567c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800567e:	4b10      	ldr	r3, [pc, #64]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	0a1b      	lsrs	r3, r3, #8
 8005684:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	fb03 f202 	mul.w	r2, r3, r2
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	fbb2 f3f3 	udiv	r3, r2, r3
 8005694:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005696:	4b0a      	ldr	r3, [pc, #40]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	0e5b      	lsrs	r3, r3, #25
 800569c:	f003 0303 	and.w	r3, r3, #3
 80056a0:	3301      	adds	r3, #1
 80056a2:	005b      	lsls	r3, r3, #1
 80056a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80056b0:	69bb      	ldr	r3, [r7, #24]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3724      	adds	r7, #36	@ 0x24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	40021000 	.word	0x40021000
 80056c4:	0800bcc0 	.word	0x0800bcc0
 80056c8:	00f42400 	.word	0x00f42400
 80056cc:	007a1200 	.word	0x007a1200

080056d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056d0:	b480      	push	{r7}
 80056d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056d4:	4b03      	ldr	r3, [pc, #12]	@ (80056e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80056d6:	681b      	ldr	r3, [r3, #0]
}
 80056d8:	4618      	mov	r0, r3
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	20000014 	.word	0x20000014

080056e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80056ec:	f7ff fff0 	bl	80056d0 <HAL_RCC_GetHCLKFreq>
 80056f0:	4602      	mov	r2, r0
 80056f2:	4b06      	ldr	r3, [pc, #24]	@ (800570c <HAL_RCC_GetPCLK1Freq+0x24>)
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	0a1b      	lsrs	r3, r3, #8
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	4904      	ldr	r1, [pc, #16]	@ (8005710 <HAL_RCC_GetPCLK1Freq+0x28>)
 80056fe:	5ccb      	ldrb	r3, [r1, r3]
 8005700:	f003 031f 	and.w	r3, r3, #31
 8005704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005708:	4618      	mov	r0, r3
 800570a:	bd80      	pop	{r7, pc}
 800570c:	40021000 	.word	0x40021000
 8005710:	0800bcb8 	.word	0x0800bcb8

08005714 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005718:	f7ff ffda 	bl	80056d0 <HAL_RCC_GetHCLKFreq>
 800571c:	4602      	mov	r2, r0
 800571e:	4b06      	ldr	r3, [pc, #24]	@ (8005738 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	0adb      	lsrs	r3, r3, #11
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	4904      	ldr	r1, [pc, #16]	@ (800573c <HAL_RCC_GetPCLK2Freq+0x28>)
 800572a:	5ccb      	ldrb	r3, [r1, r3]
 800572c:	f003 031f 	and.w	r3, r3, #31
 8005730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005734:	4618      	mov	r0, r3
 8005736:	bd80      	pop	{r7, pc}
 8005738:	40021000 	.word	0x40021000
 800573c:	0800bcb8 	.word	0x0800bcb8

08005740 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005748:	2300      	movs	r3, #0
 800574a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800574c:	4b2a      	ldr	r3, [pc, #168]	@ (80057f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800574e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005750:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d003      	beq.n	8005760 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005758:	f7ff f922 	bl	80049a0 <HAL_PWREx_GetVoltageRange>
 800575c:	6178      	str	r0, [r7, #20]
 800575e:	e014      	b.n	800578a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005760:	4b25      	ldr	r3, [pc, #148]	@ (80057f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005764:	4a24      	ldr	r2, [pc, #144]	@ (80057f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005766:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800576a:	6593      	str	r3, [r2, #88]	@ 0x58
 800576c:	4b22      	ldr	r3, [pc, #136]	@ (80057f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800576e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005774:	60fb      	str	r3, [r7, #12]
 8005776:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005778:	f7ff f912 	bl	80049a0 <HAL_PWREx_GetVoltageRange>
 800577c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800577e:	4b1e      	ldr	r3, [pc, #120]	@ (80057f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005782:	4a1d      	ldr	r2, [pc, #116]	@ (80057f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005784:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005788:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005790:	d10b      	bne.n	80057aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b80      	cmp	r3, #128	@ 0x80
 8005796:	d919      	bls.n	80057cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2ba0      	cmp	r3, #160	@ 0xa0
 800579c:	d902      	bls.n	80057a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800579e:	2302      	movs	r3, #2
 80057a0:	613b      	str	r3, [r7, #16]
 80057a2:	e013      	b.n	80057cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80057a4:	2301      	movs	r3, #1
 80057a6:	613b      	str	r3, [r7, #16]
 80057a8:	e010      	b.n	80057cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b80      	cmp	r3, #128	@ 0x80
 80057ae:	d902      	bls.n	80057b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80057b0:	2303      	movs	r3, #3
 80057b2:	613b      	str	r3, [r7, #16]
 80057b4:	e00a      	b.n	80057cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2b80      	cmp	r3, #128	@ 0x80
 80057ba:	d102      	bne.n	80057c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80057bc:	2302      	movs	r3, #2
 80057be:	613b      	str	r3, [r7, #16]
 80057c0:	e004      	b.n	80057cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2b70      	cmp	r3, #112	@ 0x70
 80057c6:	d101      	bne.n	80057cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80057c8:	2301      	movs	r3, #1
 80057ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80057cc:	4b0b      	ldr	r3, [pc, #44]	@ (80057fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f023 0207 	bic.w	r2, r3, #7
 80057d4:	4909      	ldr	r1, [pc, #36]	@ (80057fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	4313      	orrs	r3, r2
 80057da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80057dc:	4b07      	ldr	r3, [pc, #28]	@ (80057fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0307 	and.w	r3, r3, #7
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d001      	beq.n	80057ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e000      	b.n	80057f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3718      	adds	r7, #24
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	40021000 	.word	0x40021000
 80057fc:	40022000 	.word	0x40022000

08005800 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005808:	2300      	movs	r3, #0
 800580a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800580c:	2300      	movs	r3, #0
 800580e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005818:	2b00      	cmp	r3, #0
 800581a:	d041      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005820:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005824:	d02a      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005826:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800582a:	d824      	bhi.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800582c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005830:	d008      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005832:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005836:	d81e      	bhi.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00a      	beq.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800583c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005840:	d010      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005842:	e018      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005844:	4b86      	ldr	r3, [pc, #536]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	4a85      	ldr	r2, [pc, #532]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800584a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800584e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005850:	e015      	b.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	3304      	adds	r3, #4
 8005856:	2100      	movs	r1, #0
 8005858:	4618      	mov	r0, r3
 800585a:	f001 f839 	bl	80068d0 <RCCEx_PLLSAI1_Config>
 800585e:	4603      	mov	r3, r0
 8005860:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005862:	e00c      	b.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	3320      	adds	r3, #32
 8005868:	2100      	movs	r1, #0
 800586a:	4618      	mov	r0, r3
 800586c:	f001 f924 	bl	8006ab8 <RCCEx_PLLSAI2_Config>
 8005870:	4603      	mov	r3, r0
 8005872:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005874:	e003      	b.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	74fb      	strb	r3, [r7, #19]
      break;
 800587a:	e000      	b.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800587c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800587e:	7cfb      	ldrb	r3, [r7, #19]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d10b      	bne.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005884:	4b76      	ldr	r3, [pc, #472]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800588a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005892:	4973      	ldr	r1, [pc, #460]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005894:	4313      	orrs	r3, r2
 8005896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800589a:	e001      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800589c:	7cfb      	ldrb	r3, [r7, #19]
 800589e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d041      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80058b4:	d02a      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80058b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80058ba:	d824      	bhi.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80058bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058c0:	d008      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80058c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058c6:	d81e      	bhi.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00a      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80058cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058d0:	d010      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80058d2:	e018      	b.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80058d4:	4b62      	ldr	r3, [pc, #392]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	4a61      	ldr	r2, [pc, #388]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80058e0:	e015      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	3304      	adds	r3, #4
 80058e6:	2100      	movs	r1, #0
 80058e8:	4618      	mov	r0, r3
 80058ea:	f000 fff1 	bl	80068d0 <RCCEx_PLLSAI1_Config>
 80058ee:	4603      	mov	r3, r0
 80058f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80058f2:	e00c      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	3320      	adds	r3, #32
 80058f8:	2100      	movs	r1, #0
 80058fa:	4618      	mov	r0, r3
 80058fc:	f001 f8dc 	bl	8006ab8 <RCCEx_PLLSAI2_Config>
 8005900:	4603      	mov	r3, r0
 8005902:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005904:	e003      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	74fb      	strb	r3, [r7, #19]
      break;
 800590a:	e000      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800590c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800590e:	7cfb      	ldrb	r3, [r7, #19]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d10b      	bne.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005914:	4b52      	ldr	r3, [pc, #328]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800591a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005922:	494f      	ldr	r1, [pc, #316]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005924:	4313      	orrs	r3, r2
 8005926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800592a:	e001      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800592c:	7cfb      	ldrb	r3, [r7, #19]
 800592e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005938:	2b00      	cmp	r3, #0
 800593a:	f000 80a0 	beq.w	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800593e:	2300      	movs	r3, #0
 8005940:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005942:	4b47      	ldr	r3, [pc, #284]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800594e:	2301      	movs	r3, #1
 8005950:	e000      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005952:	2300      	movs	r3, #0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00d      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005958:	4b41      	ldr	r3, [pc, #260]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800595a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800595c:	4a40      	ldr	r2, [pc, #256]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800595e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005962:	6593      	str	r3, [r2, #88]	@ 0x58
 8005964:	4b3e      	ldr	r3, [pc, #248]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005968:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800596c:	60bb      	str	r3, [r7, #8]
 800596e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005970:	2301      	movs	r3, #1
 8005972:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005974:	4b3b      	ldr	r3, [pc, #236]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a3a      	ldr	r2, [pc, #232]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800597a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800597e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005980:	f7fc fd16 	bl	80023b0 <HAL_GetTick>
 8005984:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005986:	e009      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005988:	f7fc fd12 	bl	80023b0 <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	2b02      	cmp	r3, #2
 8005994:	d902      	bls.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	74fb      	strb	r3, [r7, #19]
        break;
 800599a:	e005      	b.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800599c:	4b31      	ldr	r3, [pc, #196]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d0ef      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80059a8:	7cfb      	ldrb	r3, [r7, #19]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d15c      	bne.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80059ae:	4b2c      	ldr	r3, [pc, #176]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d01f      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d019      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059cc:	4b24      	ldr	r3, [pc, #144]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059d8:	4b21      	ldr	r3, [pc, #132]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059de:	4a20      	ldr	r2, [pc, #128]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059f8:	4a19      	ldr	r2, [pc, #100]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d016      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a0a:	f7fc fcd1 	bl	80023b0 <HAL_GetTick>
 8005a0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a10:	e00b      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a12:	f7fc fccd 	bl	80023b0 <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d902      	bls.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	74fb      	strb	r3, [r7, #19]
            break;
 8005a28:	e006      	b.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a30:	f003 0302 	and.w	r3, r3, #2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d0ec      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005a38:	7cfb      	ldrb	r3, [r7, #19]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d10c      	bne.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a3e:	4b08      	ldr	r3, [pc, #32]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a4e:	4904      	ldr	r1, [pc, #16]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005a56:	e009      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a58:	7cfb      	ldrb	r3, [r7, #19]
 8005a5a:	74bb      	strb	r3, [r7, #18]
 8005a5c:	e006      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005a5e:	bf00      	nop
 8005a60:	40021000 	.word	0x40021000
 8005a64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a68:	7cfb      	ldrb	r3, [r7, #19]
 8005a6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a6c:	7c7b      	ldrb	r3, [r7, #17]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d105      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a72:	4b9e      	ldr	r3, [pc, #632]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a76:	4a9d      	ldr	r2, [pc, #628]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00a      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a8a:	4b98      	ldr	r3, [pc, #608]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a90:	f023 0203 	bic.w	r2, r3, #3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a98:	4994      	ldr	r1, [pc, #592]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00a      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005aac:	4b8f      	ldr	r3, [pc, #572]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab2:	f023 020c 	bic.w	r2, r3, #12
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aba:	498c      	ldr	r1, [pc, #560]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00a      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005ace:	4b87      	ldr	r3, [pc, #540]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005adc:	4983      	ldr	r1, [pc, #524]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0308 	and.w	r3, r3, #8
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d00a      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005af0:	4b7e      	ldr	r3, [pc, #504]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afe:	497b      	ldr	r1, [pc, #492]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0310 	and.w	r3, r3, #16
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00a      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b12:	4b76      	ldr	r3, [pc, #472]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b20:	4972      	ldr	r1, [pc, #456]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0320 	and.w	r3, r3, #32
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00a      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b34:	4b6d      	ldr	r3, [pc, #436]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b42:	496a      	ldr	r1, [pc, #424]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00a      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b56:	4b65      	ldr	r3, [pc, #404]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b64:	4961      	ldr	r1, [pc, #388]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00a      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b78:	4b5c      	ldr	r3, [pc, #368]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b86:	4959      	ldr	r1, [pc, #356]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00a      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b9a:	4b54      	ldr	r3, [pc, #336]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ba8:	4950      	ldr	r1, [pc, #320]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005baa:	4313      	orrs	r3, r2
 8005bac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00a      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005bbc:	4b4b      	ldr	r3, [pc, #300]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bca:	4948      	ldr	r1, [pc, #288]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00a      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bde:	4b43      	ldr	r3, [pc, #268]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005be4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bec:	493f      	ldr	r1, [pc, #252]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d028      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c00:	4b3a      	ldr	r3, [pc, #232]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c0e:	4937      	ldr	r1, [pc, #220]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c1e:	d106      	bne.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c20:	4b32      	ldr	r3, [pc, #200]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	4a31      	ldr	r2, [pc, #196]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c2a:	60d3      	str	r3, [r2, #12]
 8005c2c:	e011      	b.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c36:	d10c      	bne.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	3304      	adds	r3, #4
 8005c3c:	2101      	movs	r1, #1
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f000 fe46 	bl	80068d0 <RCCEx_PLLSAI1_Config>
 8005c44:	4603      	mov	r3, r0
 8005c46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005c48:	7cfb      	ldrb	r3, [r7, #19]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d001      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005c4e:	7cfb      	ldrb	r3, [r7, #19]
 8005c50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d028      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005c5e:	4b23      	ldr	r3, [pc, #140]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c64:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c6c:	491f      	ldr	r1, [pc, #124]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c7c:	d106      	bne.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	4a1a      	ldr	r2, [pc, #104]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c88:	60d3      	str	r3, [r2, #12]
 8005c8a:	e011      	b.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c94:	d10c      	bne.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	3304      	adds	r3, #4
 8005c9a:	2101      	movs	r1, #1
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f000 fe17 	bl	80068d0 <RCCEx_PLLSAI1_Config>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ca6:	7cfb      	ldrb	r3, [r7, #19]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d001      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005cac:	7cfb      	ldrb	r3, [r7, #19]
 8005cae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d02b      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cc2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cca:	4908      	ldr	r1, [pc, #32]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cda:	d109      	bne.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cdc:	4b03      	ldr	r3, [pc, #12]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	4a02      	ldr	r2, [pc, #8]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ce2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ce6:	60d3      	str	r3, [r2, #12]
 8005ce8:	e014      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005cea:	bf00      	nop
 8005cec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cf4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cf8:	d10c      	bne.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	3304      	adds	r3, #4
 8005cfe:	2101      	movs	r1, #1
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fde5 	bl	80068d0 <RCCEx_PLLSAI1_Config>
 8005d06:	4603      	mov	r3, r0
 8005d08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d0a:	7cfb      	ldrb	r3, [r7, #19]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d001      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005d10:	7cfb      	ldrb	r3, [r7, #19]
 8005d12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d02f      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d20:	4b2b      	ldr	r3, [pc, #172]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d26:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d2e:	4928      	ldr	r1, [pc, #160]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d3e:	d10d      	bne.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3304      	adds	r3, #4
 8005d44:	2102      	movs	r1, #2
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 fdc2 	bl	80068d0 <RCCEx_PLLSAI1_Config>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d50:	7cfb      	ldrb	r3, [r7, #19]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d014      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005d56:	7cfb      	ldrb	r3, [r7, #19]
 8005d58:	74bb      	strb	r3, [r7, #18]
 8005d5a:	e011      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d64:	d10c      	bne.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	3320      	adds	r3, #32
 8005d6a:	2102      	movs	r1, #2
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f000 fea3 	bl	8006ab8 <RCCEx_PLLSAI2_Config>
 8005d72:	4603      	mov	r3, r0
 8005d74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d76:	7cfb      	ldrb	r3, [r7, #19]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d001      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005d7c:	7cfb      	ldrb	r3, [r7, #19]
 8005d7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00a      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d8c:	4b10      	ldr	r3, [pc, #64]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d92:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d9a:	490d      	ldr	r1, [pc, #52]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00b      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005dae:	4b08      	ldr	r3, [pc, #32]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005db4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dbe:	4904      	ldr	r1, [pc, #16]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005dc6:	7cbb      	ldrb	r3, [r7, #18]
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3718      	adds	r7, #24
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	40021000 	.word	0x40021000

08005dd4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b088      	sub	sp, #32
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005de6:	d13e      	bne.n	8005e66 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005de8:	4bb2      	ldr	r3, [pc, #712]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005df2:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dfa:	d028      	beq.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e02:	f200 8542 	bhi.w	800688a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e0c:	d005      	beq.n	8005e1a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e14:	d00e      	beq.n	8005e34 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8005e16:	f000 bd38 	b.w	800688a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005e1a:	4ba6      	ldr	r3, [pc, #664]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e20:	f003 0302 	and.w	r3, r3, #2
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	f040 8532 	bne.w	800688e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8005e2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e2e:	61fb      	str	r3, [r7, #28]
      break;
 8005e30:	f000 bd2d 	b.w	800688e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005e34:	4b9f      	ldr	r3, [pc, #636]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	f040 8527 	bne.w	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8005e44:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005e48:	61fb      	str	r3, [r7, #28]
      break;
 8005e4a:	f000 bd22 	b.w	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005e4e:	4b99      	ldr	r3, [pc, #612]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e5a:	f040 851c 	bne.w	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8005e5e:	4b96      	ldr	r3, [pc, #600]	@ (80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8005e60:	61fb      	str	r3, [r7, #28]
      break;
 8005e62:	f000 bd18 	b.w	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e66:	4b93      	ldr	r3, [pc, #588]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	f003 0303 	and.w	r3, r3, #3
 8005e6e:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	2b03      	cmp	r3, #3
 8005e74:	d036      	beq.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	2b03      	cmp	r3, #3
 8005e7a:	d840      	bhi.n	8005efe <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d003      	beq.n	8005e8a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d020      	beq.n	8005eca <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8005e88:	e039      	b.n	8005efe <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005e8a:	4b8a      	ldr	r3, [pc, #552]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d116      	bne.n	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005e96:	4b87      	ldr	r3, [pc, #540]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0308 	and.w	r3, r3, #8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d005      	beq.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8005ea2:	4b84      	ldr	r3, [pc, #528]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	091b      	lsrs	r3, r3, #4
 8005ea8:	f003 030f 	and.w	r3, r3, #15
 8005eac:	e005      	b.n	8005eba <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8005eae:	4b81      	ldr	r3, [pc, #516]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005eb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eb4:	0a1b      	lsrs	r3, r3, #8
 8005eb6:	f003 030f 	and.w	r3, r3, #15
 8005eba:	4a80      	ldr	r2, [pc, #512]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8005ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ec0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005ec2:	e01f      	b.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	61bb      	str	r3, [r7, #24]
      break;
 8005ec8:	e01c      	b.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005eca:	4b7a      	ldr	r3, [pc, #488]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ed6:	d102      	bne.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8005ed8:	4b79      	ldr	r3, [pc, #484]	@ (80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8005eda:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005edc:	e012      	b.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	61bb      	str	r3, [r7, #24]
      break;
 8005ee2:	e00f      	b.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005ee4:	4b73      	ldr	r3, [pc, #460]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ef0:	d102      	bne.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8005ef2:	4b74      	ldr	r3, [pc, #464]	@ (80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005ef4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005ef6:	e005      	b.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	61bb      	str	r3, [r7, #24]
      break;
 8005efc:	e002      	b.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	61bb      	str	r3, [r7, #24]
      break;
 8005f02:	bf00      	nop
    }

    switch(PeriphClk)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005f0a:	f000 80dd 	beq.w	80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005f14:	f200 84c1 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f1e:	f000 80d3 	beq.w	80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f28:	f200 84b7 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f32:	f000 835f 	beq.w	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f3c:	f200 84ad 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f46:	f000 847e 	beq.w	8006846 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f50:	f200 84a3 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f5a:	f000 82cd 	beq.w	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f64:	f200 8499 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f6e:	f000 80ab 	beq.w	80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f78:	f200 848f 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f82:	f000 8090 	beq.w	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f8c:	f200 8485 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f96:	d07f      	beq.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f9e:	f200 847c 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fa8:	f000 8403 	beq.w	80067b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fb2:	f200 8472 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fbc:	f000 83af 	beq.w	800671e <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fc6:	f200 8468 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fd0:	f000 8379 	beq.w	80066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fda:	f200 845e 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2b80      	cmp	r3, #128	@ 0x80
 8005fe2:	f000 8344 	beq.w	800666e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2b80      	cmp	r3, #128	@ 0x80
 8005fea:	f200 8456 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2b20      	cmp	r3, #32
 8005ff2:	d84b      	bhi.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f000 844f 	beq.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	3b01      	subs	r3, #1
 8006000:	2b1f      	cmp	r3, #31
 8006002:	f200 844a 	bhi.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8006006:	a201      	add	r2, pc, #4	@ (adr r2, 800600c <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8006008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800600c:	080061f5 	.word	0x080061f5
 8006010:	08006263 	.word	0x08006263
 8006014:	0800689b 	.word	0x0800689b
 8006018:	080062f7 	.word	0x080062f7
 800601c:	0800689b 	.word	0x0800689b
 8006020:	0800689b 	.word	0x0800689b
 8006024:	0800689b 	.word	0x0800689b
 8006028:	0800637d 	.word	0x0800637d
 800602c:	0800689b 	.word	0x0800689b
 8006030:	0800689b 	.word	0x0800689b
 8006034:	0800689b 	.word	0x0800689b
 8006038:	0800689b 	.word	0x0800689b
 800603c:	0800689b 	.word	0x0800689b
 8006040:	0800689b 	.word	0x0800689b
 8006044:	0800689b 	.word	0x0800689b
 8006048:	080063f5 	.word	0x080063f5
 800604c:	0800689b 	.word	0x0800689b
 8006050:	0800689b 	.word	0x0800689b
 8006054:	0800689b 	.word	0x0800689b
 8006058:	0800689b 	.word	0x0800689b
 800605c:	0800689b 	.word	0x0800689b
 8006060:	0800689b 	.word	0x0800689b
 8006064:	0800689b 	.word	0x0800689b
 8006068:	0800689b 	.word	0x0800689b
 800606c:	0800689b 	.word	0x0800689b
 8006070:	0800689b 	.word	0x0800689b
 8006074:	0800689b 	.word	0x0800689b
 8006078:	0800689b 	.word	0x0800689b
 800607c:	0800689b 	.word	0x0800689b
 8006080:	0800689b 	.word	0x0800689b
 8006084:	0800689b 	.word	0x0800689b
 8006088:	08006477 	.word	0x08006477
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b40      	cmp	r3, #64	@ 0x40
 8006090:	f000 82c1 	beq.w	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8006094:	f000 bc01 	b.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006098:	69b9      	ldr	r1, [r7, #24]
 800609a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800609e:	f000 fde9 	bl	8006c74 <RCCEx_GetSAIxPeriphCLKFreq>
 80060a2:	61f8      	str	r0, [r7, #28]
      break;
 80060a4:	e3fa      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80060a6:	69b9      	ldr	r1, [r7, #24]
 80060a8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80060ac:	f000 fde2 	bl	8006c74 <RCCEx_GetSAIxPeriphCLKFreq>
 80060b0:	61f8      	str	r0, [r7, #28]
      break;
 80060b2:	e3f3      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80060b4:	40021000 	.word	0x40021000
 80060b8:	0003d090 	.word	0x0003d090
 80060bc:	0800bcc0 	.word	0x0800bcc0
 80060c0:	00f42400 	.word	0x00f42400
 80060c4:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80060c8:	4ba9      	ldr	r3, [pc, #676]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80060ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ce:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80060d2:	613b      	str	r3, [r7, #16]
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80060da:	d00c      	beq.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80060e2:	d87f      	bhi.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060ea:	d04e      	beq.n	800618a <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060f2:	d01d      	beq.n	8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80060f4:	e076      	b.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80060f6:	4b9e      	ldr	r3, [pc, #632]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d172      	bne.n	80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006102:	4b9b      	ldr	r3, [pc, #620]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0308 	and.w	r3, r3, #8
 800610a:	2b00      	cmp	r3, #0
 800610c:	d005      	beq.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800610e:	4b98      	ldr	r3, [pc, #608]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	091b      	lsrs	r3, r3, #4
 8006114:	f003 030f 	and.w	r3, r3, #15
 8006118:	e005      	b.n	8006126 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800611a:	4b95      	ldr	r3, [pc, #596]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800611c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006120:	0a1b      	lsrs	r3, r3, #8
 8006122:	f003 030f 	and.w	r3, r3, #15
 8006126:	4a93      	ldr	r2, [pc, #588]	@ (8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8006128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800612c:	61fb      	str	r3, [r7, #28]
          break;
 800612e:	e05b      	b.n	80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006130:	4b8f      	ldr	r3, [pc, #572]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006138:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800613c:	d156      	bne.n	80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800613e:	4b8c      	ldr	r3, [pc, #560]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006146:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800614a:	d14f      	bne.n	80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800614c:	4b88      	ldr	r3, [pc, #544]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	0a1b      	lsrs	r3, r3, #8
 8006152:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006156:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	fb03 f202 	mul.w	r2, r3, r2
 8006160:	4b83      	ldr	r3, [pc, #524]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	091b      	lsrs	r3, r3, #4
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	3301      	adds	r3, #1
 800616c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006170:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006172:	4b7f      	ldr	r3, [pc, #508]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	0d5b      	lsrs	r3, r3, #21
 8006178:	f003 0303 	and.w	r3, r3, #3
 800617c:	3301      	adds	r3, #1
 800617e:	005b      	lsls	r3, r3, #1
 8006180:	69ba      	ldr	r2, [r7, #24]
 8006182:	fbb2 f3f3 	udiv	r3, r2, r3
 8006186:	61fb      	str	r3, [r7, #28]
          break;
 8006188:	e030      	b.n	80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800618a:	4b79      	ldr	r3, [pc, #484]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006192:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006196:	d12b      	bne.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006198:	4b75      	ldr	r3, [pc, #468]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061a4:	d124      	bne.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80061a6:	4b72      	ldr	r3, [pc, #456]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	0a1b      	lsrs	r3, r3, #8
 80061ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061b0:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	fb03 f202 	mul.w	r2, r3, r2
 80061ba:	4b6d      	ldr	r3, [pc, #436]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	091b      	lsrs	r3, r3, #4
 80061c0:	f003 0307 	and.w	r3, r3, #7
 80061c4:	3301      	adds	r3, #1
 80061c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061ca:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80061cc:	4b68      	ldr	r3, [pc, #416]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80061ce:	691b      	ldr	r3, [r3, #16]
 80061d0:	0d5b      	lsrs	r3, r3, #21
 80061d2:	f003 0303 	and.w	r3, r3, #3
 80061d6:	3301      	adds	r3, #1
 80061d8:	005b      	lsls	r3, r3, #1
 80061da:	69ba      	ldr	r2, [r7, #24]
 80061dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e0:	61fb      	str	r3, [r7, #28]
          break;
 80061e2:	e005      	b.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80061e4:	bf00      	nop
 80061e6:	e359      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80061e8:	bf00      	nop
 80061ea:	e357      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80061ec:	bf00      	nop
 80061ee:	e355      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80061f0:	bf00      	nop
        break;
 80061f2:	e353      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80061f4:	4b5e      	ldr	r3, [pc, #376]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80061f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061fa:	f003 0303 	and.w	r3, r3, #3
 80061fe:	613b      	str	r3, [r7, #16]
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	2b03      	cmp	r3, #3
 8006204:	d827      	bhi.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8006206:	a201      	add	r2, pc, #4	@ (adr r2, 800620c <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8006208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620c:	0800621d 	.word	0x0800621d
 8006210:	08006225 	.word	0x08006225
 8006214:	0800622d 	.word	0x0800622d
 8006218:	08006241 	.word	0x08006241
          frequency = HAL_RCC_GetPCLK2Freq();
 800621c:	f7ff fa7a 	bl	8005714 <HAL_RCC_GetPCLK2Freq>
 8006220:	61f8      	str	r0, [r7, #28]
          break;
 8006222:	e01d      	b.n	8006260 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8006224:	f7ff f9c8 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 8006228:	61f8      	str	r0, [r7, #28]
          break;
 800622a:	e019      	b.n	8006260 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800622c:	4b50      	ldr	r3, [pc, #320]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006238:	d10f      	bne.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800623a:	4b4f      	ldr	r3, [pc, #316]	@ (8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800623c:	61fb      	str	r3, [r7, #28]
          break;
 800623e:	e00c      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006240:	4b4b      	ldr	r3, [pc, #300]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b02      	cmp	r3, #2
 800624c:	d107      	bne.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800624e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006252:	61fb      	str	r3, [r7, #28]
          break;
 8006254:	e003      	b.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8006256:	bf00      	nop
 8006258:	e320      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800625a:	bf00      	nop
 800625c:	e31e      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800625e:	bf00      	nop
        break;
 8006260:	e31c      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006262:	4b43      	ldr	r3, [pc, #268]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006268:	f003 030c 	and.w	r3, r3, #12
 800626c:	613b      	str	r3, [r7, #16]
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	2b0c      	cmp	r3, #12
 8006272:	d83a      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8006274:	a201      	add	r2, pc, #4	@ (adr r2, 800627c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8006276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627a:	bf00      	nop
 800627c:	080062b1 	.word	0x080062b1
 8006280:	080062eb 	.word	0x080062eb
 8006284:	080062eb 	.word	0x080062eb
 8006288:	080062eb 	.word	0x080062eb
 800628c:	080062b9 	.word	0x080062b9
 8006290:	080062eb 	.word	0x080062eb
 8006294:	080062eb 	.word	0x080062eb
 8006298:	080062eb 	.word	0x080062eb
 800629c:	080062c1 	.word	0x080062c1
 80062a0:	080062eb 	.word	0x080062eb
 80062a4:	080062eb 	.word	0x080062eb
 80062a8:	080062eb 	.word	0x080062eb
 80062ac:	080062d5 	.word	0x080062d5
          frequency = HAL_RCC_GetPCLK1Freq();
 80062b0:	f7ff fa1a 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 80062b4:	61f8      	str	r0, [r7, #28]
          break;
 80062b6:	e01d      	b.n	80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80062b8:	f7ff f97e 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 80062bc:	61f8      	str	r0, [r7, #28]
          break;
 80062be:	e019      	b.n	80062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80062c0:	4b2b      	ldr	r3, [pc, #172]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062cc:	d10f      	bne.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80062ce:	4b2a      	ldr	r3, [pc, #168]	@ (8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80062d0:	61fb      	str	r3, [r7, #28]
          break;
 80062d2:	e00c      	b.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80062d4:	4b26      	ldr	r3, [pc, #152]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80062d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	2b02      	cmp	r3, #2
 80062e0:	d107      	bne.n	80062f2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80062e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062e6:	61fb      	str	r3, [r7, #28]
          break;
 80062e8:	e003      	b.n	80062f2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80062ea:	bf00      	nop
 80062ec:	e2d6      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80062ee:	bf00      	nop
 80062f0:	e2d4      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80062f2:	bf00      	nop
        break;
 80062f4:	e2d2      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80062f6:	4b1e      	ldr	r3, [pc, #120]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80062f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006300:	613b      	str	r3, [r7, #16]
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	2b30      	cmp	r3, #48	@ 0x30
 8006306:	d021      	beq.n	800634c <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	2b30      	cmp	r3, #48	@ 0x30
 800630c:	d829      	bhi.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	2b20      	cmp	r3, #32
 8006312:	d011      	beq.n	8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	2b20      	cmp	r3, #32
 8006318:	d823      	bhi.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d003      	beq.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	2b10      	cmp	r3, #16
 8006324:	d004      	beq.n	8006330 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8006326:	e01c      	b.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006328:	f7ff f9de 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 800632c:	61f8      	str	r0, [r7, #28]
          break;
 800632e:	e01d      	b.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8006330:	f7ff f942 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 8006334:	61f8      	str	r0, [r7, #28]
          break;
 8006336:	e019      	b.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006338:	4b0d      	ldr	r3, [pc, #52]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006340:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006344:	d10f      	bne.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8006346:	4b0c      	ldr	r3, [pc, #48]	@ (8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006348:	61fb      	str	r3, [r7, #28]
          break;
 800634a:	e00c      	b.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800634c:	4b08      	ldr	r3, [pc, #32]	@ (8006370 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800634e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b02      	cmp	r3, #2
 8006358:	d107      	bne.n	800636a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800635a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800635e:	61fb      	str	r3, [r7, #28]
          break;
 8006360:	e003      	b.n	800636a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8006362:	bf00      	nop
 8006364:	e29a      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8006366:	bf00      	nop
 8006368:	e298      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800636a:	bf00      	nop
        break;
 800636c:	e296      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800636e:	bf00      	nop
 8006370:	40021000 	.word	0x40021000
 8006374:	0800bcc0 	.word	0x0800bcc0
 8006378:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800637c:	4b9b      	ldr	r3, [pc, #620]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800637e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006382:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006386:	613b      	str	r3, [r7, #16]
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	2bc0      	cmp	r3, #192	@ 0xc0
 800638c:	d021      	beq.n	80063d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	2bc0      	cmp	r3, #192	@ 0xc0
 8006392:	d829      	bhi.n	80063e8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	2b80      	cmp	r3, #128	@ 0x80
 8006398:	d011      	beq.n	80063be <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	2b80      	cmp	r3, #128	@ 0x80
 800639e:	d823      	bhi.n	80063e8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	2b40      	cmp	r3, #64	@ 0x40
 80063aa:	d004      	beq.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80063ac:	e01c      	b.n	80063e8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80063ae:	f7ff f99b 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 80063b2:	61f8      	str	r0, [r7, #28]
          break;
 80063b4:	e01d      	b.n	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80063b6:	f7ff f8ff 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 80063ba:	61f8      	str	r0, [r7, #28]
          break;
 80063bc:	e019      	b.n	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80063be:	4b8b      	ldr	r3, [pc, #556]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063ca:	d10f      	bne.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80063cc:	4b88      	ldr	r3, [pc, #544]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80063ce:	61fb      	str	r3, [r7, #28]
          break;
 80063d0:	e00c      	b.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80063d2:	4b86      	ldr	r3, [pc, #536]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80063d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d107      	bne.n	80063f0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80063e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063e4:	61fb      	str	r3, [r7, #28]
          break;
 80063e6:	e003      	b.n	80063f0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80063e8:	bf00      	nop
 80063ea:	e257      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80063ec:	bf00      	nop
 80063ee:	e255      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80063f0:	bf00      	nop
        break;
 80063f2:	e253      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80063f4:	4b7d      	ldr	r3, [pc, #500]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80063f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063fe:	613b      	str	r3, [r7, #16]
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006406:	d025      	beq.n	8006454 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800640e:	d82c      	bhi.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006416:	d013      	beq.n	8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800641e:	d824      	bhi.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d004      	beq.n	8006430 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800642c:	d004      	beq.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 800642e:	e01c      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006430:	f7ff f95a 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 8006434:	61f8      	str	r0, [r7, #28]
          break;
 8006436:	e01d      	b.n	8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006438:	f7ff f8be 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 800643c:	61f8      	str	r0, [r7, #28]
          break;
 800643e:	e019      	b.n	8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006440:	4b6a      	ldr	r3, [pc, #424]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006448:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800644c:	d10f      	bne.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800644e:	4b68      	ldr	r3, [pc, #416]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8006450:	61fb      	str	r3, [r7, #28]
          break;
 8006452:	e00c      	b.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006454:	4b65      	ldr	r3, [pc, #404]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b02      	cmp	r3, #2
 8006460:	d107      	bne.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8006462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006466:	61fb      	str	r3, [r7, #28]
          break;
 8006468:	e003      	b.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800646a:	bf00      	nop
 800646c:	e216      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800646e:	bf00      	nop
 8006470:	e214      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8006472:	bf00      	nop
        break;
 8006474:	e212      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006476:	4b5d      	ldr	r3, [pc, #372]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006478:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800647c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006480:	613b      	str	r3, [r7, #16]
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006488:	d025      	beq.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006490:	d82c      	bhi.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006498:	d013      	beq.n	80064c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064a0:	d824      	bhi.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d004      	beq.n	80064b2 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064ae:	d004      	beq.n	80064ba <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80064b0:	e01c      	b.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80064b2:	f7ff f919 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 80064b6:	61f8      	str	r0, [r7, #28]
          break;
 80064b8:	e01d      	b.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80064ba:	f7ff f87d 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 80064be:	61f8      	str	r0, [r7, #28]
          break;
 80064c0:	e019      	b.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80064c2:	4b4a      	ldr	r3, [pc, #296]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064ce:	d10f      	bne.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80064d0:	4b47      	ldr	r3, [pc, #284]	@ (80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80064d2:	61fb      	str	r3, [r7, #28]
          break;
 80064d4:	e00c      	b.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80064d6:	4b45      	ldr	r3, [pc, #276]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80064d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d107      	bne.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80064e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064e8:	61fb      	str	r3, [r7, #28]
          break;
 80064ea:	e003      	b.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80064ec:	bf00      	nop
 80064ee:	e1d5      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80064f0:	bf00      	nop
 80064f2:	e1d3      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80064f4:	bf00      	nop
        break;
 80064f6:	e1d1      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80064f8:	4b3c      	ldr	r3, [pc, #240]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80064fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006502:	613b      	str	r3, [r7, #16]
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800650a:	d00c      	beq.n	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006512:	d864      	bhi.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800651a:	d008      	beq.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006522:	d030      	beq.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8006524:	e05b      	b.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8006526:	f7ff f847 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 800652a:	61f8      	str	r0, [r7, #28]
          break;
 800652c:	e05c      	b.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800652e:	4b2f      	ldr	r3, [pc, #188]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006536:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800653a:	d152      	bne.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 800653c:	4b2b      	ldr	r3, [pc, #172]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d04c      	beq.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006548:	4b28      	ldr	r3, [pc, #160]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	0a1b      	lsrs	r3, r3, #8
 800654e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006552:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	fb03 f202 	mul.w	r2, r3, r2
 800655c:	4b23      	ldr	r3, [pc, #140]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	091b      	lsrs	r3, r3, #4
 8006562:	f003 0307 	and.w	r3, r3, #7
 8006566:	3301      	adds	r3, #1
 8006568:	fbb2 f3f3 	udiv	r3, r2, r3
 800656c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800656e:	4b1f      	ldr	r3, [pc, #124]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	0e5b      	lsrs	r3, r3, #25
 8006574:	f003 0303 	and.w	r3, r3, #3
 8006578:	3301      	adds	r3, #1
 800657a:	005b      	lsls	r3, r3, #1
 800657c:	69ba      	ldr	r2, [r7, #24]
 800657e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006582:	61fb      	str	r3, [r7, #28]
          break;
 8006584:	e02d      	b.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8006586:	4b19      	ldr	r3, [pc, #100]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800658e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006592:	d128      	bne.n	80065e6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8006594:	4b15      	ldr	r3, [pc, #84]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006596:	695b      	ldr	r3, [r3, #20]
 8006598:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800659c:	2b00      	cmp	r3, #0
 800659e:	d022      	beq.n	80065e6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80065a0:	4b12      	ldr	r3, [pc, #72]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	0a1b      	lsrs	r3, r3, #8
 80065a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065aa:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	fb03 f202 	mul.w	r2, r3, r2
 80065b4:	4b0d      	ldr	r3, [pc, #52]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	091b      	lsrs	r3, r3, #4
 80065ba:	f003 0307 	and.w	r3, r3, #7
 80065be:	3301      	adds	r3, #1
 80065c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065c4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80065c6:	4b09      	ldr	r3, [pc, #36]	@ (80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	0e5b      	lsrs	r3, r3, #25
 80065cc:	f003 0303 	and.w	r3, r3, #3
 80065d0:	3301      	adds	r3, #1
 80065d2:	005b      	lsls	r3, r3, #1
 80065d4:	69ba      	ldr	r2, [r7, #24]
 80065d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065da:	61fb      	str	r3, [r7, #28]
          break;
 80065dc:	e003      	b.n	80065e6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80065de:	bf00      	nop
 80065e0:	e15c      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80065e2:	bf00      	nop
 80065e4:	e15a      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80065e6:	bf00      	nop
        break;
 80065e8:	e158      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80065ea:	bf00      	nop
 80065ec:	40021000 	.word	0x40021000
 80065f0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80065f4:	4b9d      	ldr	r3, [pc, #628]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80065f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065fe:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d103      	bne.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006606:	f7ff f885 	bl	8005714 <HAL_RCC_GetPCLK2Freq>
 800660a:	61f8      	str	r0, [r7, #28]
        break;
 800660c:	e146      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 800660e:	f7fe ffd3 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 8006612:	61f8      	str	r0, [r7, #28]
        break;
 8006614:	e142      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006616:	4b95      	ldr	r3, [pc, #596]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006620:	613b      	str	r3, [r7, #16]
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006628:	d013      	beq.n	8006652 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006630:	d819      	bhi.n	8006666 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d004      	beq.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800663e:	d004      	beq.n	800664a <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8006640:	e011      	b.n	8006666 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006642:	f7ff f851 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 8006646:	61f8      	str	r0, [r7, #28]
          break;
 8006648:	e010      	b.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800664a:	f7fe ffb5 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 800664e:	61f8      	str	r0, [r7, #28]
          break;
 8006650:	e00c      	b.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006652:	4b86      	ldr	r3, [pc, #536]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800665a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800665e:	d104      	bne.n	800666a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8006660:	4b83      	ldr	r3, [pc, #524]	@ (8006870 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8006662:	61fb      	str	r3, [r7, #28]
          break;
 8006664:	e001      	b.n	800666a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8006666:	bf00      	nop
 8006668:	e118      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800666a:	bf00      	nop
        break;
 800666c:	e116      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800666e:	4b7f      	ldr	r3, [pc, #508]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006674:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006678:	613b      	str	r3, [r7, #16]
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006680:	d013      	beq.n	80066aa <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006688:	d819      	bhi.n	80066be <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d004      	beq.n	800669a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006696:	d004      	beq.n	80066a2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8006698:	e011      	b.n	80066be <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800669a:	f7ff f825 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 800669e:	61f8      	str	r0, [r7, #28]
          break;
 80066a0:	e010      	b.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80066a2:	f7fe ff89 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 80066a6:	61f8      	str	r0, [r7, #28]
          break;
 80066a8:	e00c      	b.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066aa:	4b70      	ldr	r3, [pc, #448]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066b6:	d104      	bne.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 80066b8:	4b6d      	ldr	r3, [pc, #436]	@ (8006870 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80066ba:	61fb      	str	r3, [r7, #28]
          break;
 80066bc:	e001      	b.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 80066be:	bf00      	nop
 80066c0:	e0ec      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80066c2:	bf00      	nop
        break;
 80066c4:	e0ea      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80066c6:	4b69      	ldr	r3, [pc, #420]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80066c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80066d0:	613b      	str	r3, [r7, #16]
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066d8:	d013      	beq.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066e0:	d819      	bhi.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d004      	beq.n	80066f2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066ee:	d004      	beq.n	80066fa <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80066f0:	e011      	b.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80066f2:	f7fe fff9 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 80066f6:	61f8      	str	r0, [r7, #28]
          break;
 80066f8:	e010      	b.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80066fa:	f7fe ff5d 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 80066fe:	61f8      	str	r0, [r7, #28]
          break;
 8006700:	e00c      	b.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006702:	4b5a      	ldr	r3, [pc, #360]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800670a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800670e:	d104      	bne.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8006710:	4b57      	ldr	r3, [pc, #348]	@ (8006870 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8006712:	61fb      	str	r3, [r7, #28]
          break;
 8006714:	e001      	b.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8006716:	bf00      	nop
 8006718:	e0c0      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800671a:	bf00      	nop
        break;
 800671c:	e0be      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800671e:	4b53      	ldr	r3, [pc, #332]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006724:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006728:	613b      	str	r3, [r7, #16]
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006730:	d02c      	beq.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006738:	d833      	bhi.n	80067a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006740:	d01a      	beq.n	8006778 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006748:	d82b      	bhi.n	80067a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d004      	beq.n	800675a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006756:	d004      	beq.n	8006762 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8006758:	e023      	b.n	80067a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 800675a:	f7fe ffc5 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 800675e:	61f8      	str	r0, [r7, #28]
          break;
 8006760:	e026      	b.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006762:	4b42      	ldr	r3, [pc, #264]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006764:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006768:	f003 0302 	and.w	r3, r3, #2
 800676c:	2b02      	cmp	r3, #2
 800676e:	d11a      	bne.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8006770:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006774:	61fb      	str	r3, [r7, #28]
          break;
 8006776:	e016      	b.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006778:	4b3c      	ldr	r3, [pc, #240]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006780:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006784:	d111      	bne.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8006786:	4b3a      	ldr	r3, [pc, #232]	@ (8006870 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8006788:	61fb      	str	r3, [r7, #28]
          break;
 800678a:	e00e      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800678c:	4b37      	ldr	r3, [pc, #220]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800678e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b02      	cmp	r3, #2
 8006798:	d109      	bne.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800679a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800679e:	61fb      	str	r3, [r7, #28]
          break;
 80067a0:	e005      	b.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 80067a2:	bf00      	nop
 80067a4:	e07a      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80067a6:	bf00      	nop
 80067a8:	e078      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80067aa:	bf00      	nop
 80067ac:	e076      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80067ae:	bf00      	nop
        break;
 80067b0:	e074      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80067b2:	4b2e      	ldr	r3, [pc, #184]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80067b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067b8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80067bc:	613b      	str	r3, [r7, #16]
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067c4:	d02c      	beq.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067cc:	d833      	bhi.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067d4:	d01a      	beq.n	800680c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067dc:	d82b      	bhi.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d004      	beq.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067ea:	d004      	beq.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80067ec:	e023      	b.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80067ee:	f7fe ff7b 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 80067f2:	61f8      	str	r0, [r7, #28]
          break;
 80067f4:	e026      	b.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80067f6:	4b1d      	ldr	r3, [pc, #116]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80067f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b02      	cmp	r3, #2
 8006802:	d11a      	bne.n	800683a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8006804:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006808:	61fb      	str	r3, [r7, #28]
          break;
 800680a:	e016      	b.n	800683a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800680c:	4b17      	ldr	r3, [pc, #92]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006818:	d111      	bne.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 800681a:	4b15      	ldr	r3, [pc, #84]	@ (8006870 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800681c:	61fb      	str	r3, [r7, #28]
          break;
 800681e:	e00e      	b.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006820:	4b12      	ldr	r3, [pc, #72]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006826:	f003 0302 	and.w	r3, r3, #2
 800682a:	2b02      	cmp	r3, #2
 800682c:	d109      	bne.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 800682e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006832:	61fb      	str	r3, [r7, #28]
          break;
 8006834:	e005      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8006836:	bf00      	nop
 8006838:	e030      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800683a:	bf00      	nop
 800683c:	e02e      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800683e:	bf00      	nop
 8006840:	e02c      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8006842:	bf00      	nop
        break;
 8006844:	e02a      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8006846:	4b09      	ldr	r3, [pc, #36]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800684c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006850:	613b      	str	r3, [r7, #16]
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d004      	beq.n	8006862 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800685e:	d009      	beq.n	8006874 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8006860:	e012      	b.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006862:	f7fe ff41 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 8006866:	61f8      	str	r0, [r7, #28]
          break;
 8006868:	e00e      	b.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800686a:	bf00      	nop
 800686c:	40021000 	.word	0x40021000
 8006870:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006874:	4b0c      	ldr	r3, [pc, #48]	@ (80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800687c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006880:	d101      	bne.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8006882:	4b0a      	ldr	r3, [pc, #40]	@ (80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8006884:	61fb      	str	r3, [r7, #28]
          break;
 8006886:	bf00      	nop
        break;
 8006888:	e008      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800688a:	bf00      	nop
 800688c:	e006      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800688e:	bf00      	nop
 8006890:	e004      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8006892:	bf00      	nop
 8006894:	e002      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8006896:	bf00      	nop
 8006898:	e000      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800689a:	bf00      	nop
    }
  }

  return(frequency);
 800689c:	69fb      	ldr	r3, [r7, #28]
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3720      	adds	r7, #32
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	40021000 	.word	0x40021000
 80068ac:	00f42400 	.word	0x00f42400

080068b0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80068b0:	b480      	push	{r7}
 80068b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80068b4:	4b05      	ldr	r3, [pc, #20]	@ (80068cc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a04      	ldr	r2, [pc, #16]	@ (80068cc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80068ba:	f043 0304 	orr.w	r3, r3, #4
 80068be:	6013      	str	r3, [r2, #0]
}
 80068c0:	bf00      	nop
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	40021000 	.word	0x40021000

080068d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068da:	2300      	movs	r3, #0
 80068dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80068de:	4b75      	ldr	r3, [pc, #468]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	f003 0303 	and.w	r3, r3, #3
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d018      	beq.n	800691c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80068ea:	4b72      	ldr	r3, [pc, #456]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	f003 0203 	and.w	r2, r3, #3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d10d      	bne.n	8006916 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
       ||
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d009      	beq.n	8006916 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006902:	4b6c      	ldr	r3, [pc, #432]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	091b      	lsrs	r3, r3, #4
 8006908:	f003 0307 	and.w	r3, r3, #7
 800690c:	1c5a      	adds	r2, r3, #1
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
       ||
 8006912:	429a      	cmp	r2, r3
 8006914:	d047      	beq.n	80069a6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	73fb      	strb	r3, [r7, #15]
 800691a:	e044      	b.n	80069a6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2b03      	cmp	r3, #3
 8006922:	d018      	beq.n	8006956 <RCCEx_PLLSAI1_Config+0x86>
 8006924:	2b03      	cmp	r3, #3
 8006926:	d825      	bhi.n	8006974 <RCCEx_PLLSAI1_Config+0xa4>
 8006928:	2b01      	cmp	r3, #1
 800692a:	d002      	beq.n	8006932 <RCCEx_PLLSAI1_Config+0x62>
 800692c:	2b02      	cmp	r3, #2
 800692e:	d009      	beq.n	8006944 <RCCEx_PLLSAI1_Config+0x74>
 8006930:	e020      	b.n	8006974 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006932:	4b60      	ldr	r3, [pc, #384]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0302 	and.w	r3, r3, #2
 800693a:	2b00      	cmp	r3, #0
 800693c:	d11d      	bne.n	800697a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006942:	e01a      	b.n	800697a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006944:	4b5b      	ldr	r3, [pc, #364]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800694c:	2b00      	cmp	r3, #0
 800694e:	d116      	bne.n	800697e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006954:	e013      	b.n	800697e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006956:	4b57      	ldr	r3, [pc, #348]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10f      	bne.n	8006982 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006962:	4b54      	ldr	r3, [pc, #336]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d109      	bne.n	8006982 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006972:	e006      	b.n	8006982 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	73fb      	strb	r3, [r7, #15]
      break;
 8006978:	e004      	b.n	8006984 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800697a:	bf00      	nop
 800697c:	e002      	b.n	8006984 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800697e:	bf00      	nop
 8006980:	e000      	b.n	8006984 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006982:	bf00      	nop
    }

    if(status == HAL_OK)
 8006984:	7bfb      	ldrb	r3, [r7, #15]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d10d      	bne.n	80069a6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800698a:	4b4a      	ldr	r3, [pc, #296]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6819      	ldr	r1, [r3, #0]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	3b01      	subs	r3, #1
 800699c:	011b      	lsls	r3, r3, #4
 800699e:	430b      	orrs	r3, r1
 80069a0:	4944      	ldr	r1, [pc, #272]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80069a2:	4313      	orrs	r3, r2
 80069a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80069a6:	7bfb      	ldrb	r3, [r7, #15]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d17d      	bne.n	8006aa8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80069ac:	4b41      	ldr	r3, [pc, #260]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a40      	ldr	r2, [pc, #256]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80069b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069b8:	f7fb fcfa 	bl	80023b0 <HAL_GetTick>
 80069bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80069be:	e009      	b.n	80069d4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069c0:	f7fb fcf6 	bl	80023b0 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d902      	bls.n	80069d4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	73fb      	strb	r3, [r7, #15]
        break;
 80069d2:	e005      	b.n	80069e0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80069d4:	4b37      	ldr	r3, [pc, #220]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1ef      	bne.n	80069c0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80069e0:	7bfb      	ldrb	r3, [r7, #15]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d160      	bne.n	8006aa8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d111      	bne.n	8006a10 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80069ec:	4b31      	ldr	r3, [pc, #196]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80069f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	6892      	ldr	r2, [r2, #8]
 80069fc:	0211      	lsls	r1, r2, #8
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	68d2      	ldr	r2, [r2, #12]
 8006a02:	0912      	lsrs	r2, r2, #4
 8006a04:	0452      	lsls	r2, r2, #17
 8006a06:	430a      	orrs	r2, r1
 8006a08:	492a      	ldr	r1, [pc, #168]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	610b      	str	r3, [r1, #16]
 8006a0e:	e027      	b.n	8006a60 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d112      	bne.n	8006a3c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a16:	4b27      	ldr	r3, [pc, #156]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006a1e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	6892      	ldr	r2, [r2, #8]
 8006a26:	0211      	lsls	r1, r2, #8
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	6912      	ldr	r2, [r2, #16]
 8006a2c:	0852      	lsrs	r2, r2, #1
 8006a2e:	3a01      	subs	r2, #1
 8006a30:	0552      	lsls	r2, r2, #21
 8006a32:	430a      	orrs	r2, r1
 8006a34:	491f      	ldr	r1, [pc, #124]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a36:	4313      	orrs	r3, r2
 8006a38:	610b      	str	r3, [r1, #16]
 8006a3a:	e011      	b.n	8006a60 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006a44:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	6892      	ldr	r2, [r2, #8]
 8006a4c:	0211      	lsls	r1, r2, #8
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	6952      	ldr	r2, [r2, #20]
 8006a52:	0852      	lsrs	r2, r2, #1
 8006a54:	3a01      	subs	r2, #1
 8006a56:	0652      	lsls	r2, r2, #25
 8006a58:	430a      	orrs	r2, r1
 8006a5a:	4916      	ldr	r1, [pc, #88]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006a60:	4b14      	ldr	r3, [pc, #80]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a13      	ldr	r2, [pc, #76]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006a6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a6c:	f7fb fca0 	bl	80023b0 <HAL_GetTick>
 8006a70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006a72:	e009      	b.n	8006a88 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a74:	f7fb fc9c 	bl	80023b0 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d902      	bls.n	8006a88 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	73fb      	strb	r3, [r7, #15]
          break;
 8006a86:	e005      	b.n	8006a94 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006a88:	4b0a      	ldr	r3, [pc, #40]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d0ef      	beq.n	8006a74 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006a94:	7bfb      	ldrb	r3, [r7, #15]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d106      	bne.n	8006aa8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006a9a:	4b06      	ldr	r3, [pc, #24]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a9c:	691a      	ldr	r2, [r3, #16]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	699b      	ldr	r3, [r3, #24]
 8006aa2:	4904      	ldr	r1, [pc, #16]	@ (8006ab4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	40021000 	.word	0x40021000

08006ab8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006ac6:	4b6a      	ldr	r3, [pc, #424]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	f003 0303 	and.w	r3, r3, #3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d018      	beq.n	8006b04 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006ad2:	4b67      	ldr	r3, [pc, #412]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f003 0203 	and.w	r2, r3, #3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d10d      	bne.n	8006afe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
       ||
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d009      	beq.n	8006afe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006aea:	4b61      	ldr	r3, [pc, #388]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	091b      	lsrs	r3, r3, #4
 8006af0:	f003 0307 	and.w	r3, r3, #7
 8006af4:	1c5a      	adds	r2, r3, #1
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	685b      	ldr	r3, [r3, #4]
       ||
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d047      	beq.n	8006b8e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	73fb      	strb	r3, [r7, #15]
 8006b02:	e044      	b.n	8006b8e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2b03      	cmp	r3, #3
 8006b0a:	d018      	beq.n	8006b3e <RCCEx_PLLSAI2_Config+0x86>
 8006b0c:	2b03      	cmp	r3, #3
 8006b0e:	d825      	bhi.n	8006b5c <RCCEx_PLLSAI2_Config+0xa4>
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d002      	beq.n	8006b1a <RCCEx_PLLSAI2_Config+0x62>
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d009      	beq.n	8006b2c <RCCEx_PLLSAI2_Config+0x74>
 8006b18:	e020      	b.n	8006b5c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006b1a:	4b55      	ldr	r3, [pc, #340]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0302 	and.w	r3, r3, #2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d11d      	bne.n	8006b62 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b2a:	e01a      	b.n	8006b62 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b2c:	4b50      	ldr	r3, [pc, #320]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d116      	bne.n	8006b66 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b3c:	e013      	b.n	8006b66 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b3e:	4b4c      	ldr	r3, [pc, #304]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10f      	bne.n	8006b6a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b4a:	4b49      	ldr	r3, [pc, #292]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d109      	bne.n	8006b6a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b5a:	e006      	b.n	8006b6a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b60:	e004      	b.n	8006b6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006b62:	bf00      	nop
 8006b64:	e002      	b.n	8006b6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006b66:	bf00      	nop
 8006b68:	e000      	b.n	8006b6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006b6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d10d      	bne.n	8006b8e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006b72:	4b3f      	ldr	r3, [pc, #252]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6819      	ldr	r1, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	3b01      	subs	r3, #1
 8006b84:	011b      	lsls	r3, r3, #4
 8006b86:	430b      	orrs	r3, r1
 8006b88:	4939      	ldr	r1, [pc, #228]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006b8e:	7bfb      	ldrb	r3, [r7, #15]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d167      	bne.n	8006c64 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006b94:	4b36      	ldr	r3, [pc, #216]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a35      	ldr	r2, [pc, #212]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ba0:	f7fb fc06 	bl	80023b0 <HAL_GetTick>
 8006ba4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006ba6:	e009      	b.n	8006bbc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006ba8:	f7fb fc02 	bl	80023b0 <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d902      	bls.n	8006bbc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	73fb      	strb	r3, [r7, #15]
        break;
 8006bba:	e005      	b.n	8006bc8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006bbc:	4b2c      	ldr	r3, [pc, #176]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1ef      	bne.n	8006ba8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006bc8:	7bfb      	ldrb	r3, [r7, #15]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d14a      	bne.n	8006c64 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d111      	bne.n	8006bf8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006bd4:	4b26      	ldr	r3, [pc, #152]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006bd6:	695b      	ldr	r3, [r3, #20]
 8006bd8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006bdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	6892      	ldr	r2, [r2, #8]
 8006be4:	0211      	lsls	r1, r2, #8
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	68d2      	ldr	r2, [r2, #12]
 8006bea:	0912      	lsrs	r2, r2, #4
 8006bec:	0452      	lsls	r2, r2, #17
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	491f      	ldr	r1, [pc, #124]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	614b      	str	r3, [r1, #20]
 8006bf6:	e011      	b.n	8006c1c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006bfa:	695b      	ldr	r3, [r3, #20]
 8006bfc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006c00:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	6892      	ldr	r2, [r2, #8]
 8006c08:	0211      	lsls	r1, r2, #8
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	6912      	ldr	r2, [r2, #16]
 8006c0e:	0852      	lsrs	r2, r2, #1
 8006c10:	3a01      	subs	r2, #1
 8006c12:	0652      	lsls	r2, r2, #25
 8006c14:	430a      	orrs	r2, r1
 8006c16:	4916      	ldr	r1, [pc, #88]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006c1c:	4b14      	ldr	r3, [pc, #80]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a13      	ldr	r2, [pc, #76]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c28:	f7fb fbc2 	bl	80023b0 <HAL_GetTick>
 8006c2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006c2e:	e009      	b.n	8006c44 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006c30:	f7fb fbbe 	bl	80023b0 <HAL_GetTick>
 8006c34:	4602      	mov	r2, r0
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	d902      	bls.n	8006c44 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	73fb      	strb	r3, [r7, #15]
          break;
 8006c42:	e005      	b.n	8006c50 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006c44:	4b0a      	ldr	r3, [pc, #40]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0ef      	beq.n	8006c30 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006c50:	7bfb      	ldrb	r3, [r7, #15]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d106      	bne.n	8006c64 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006c56:	4b06      	ldr	r3, [pc, #24]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c58:	695a      	ldr	r2, [r3, #20]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	695b      	ldr	r3, [r3, #20]
 8006c5e:	4904      	ldr	r1, [pc, #16]	@ (8006c70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c60:	4313      	orrs	r3, r2
 8006c62:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3710      	adds	r7, #16
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	40021000 	.word	0x40021000

08006c74 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b089      	sub	sp, #36	@ 0x24
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8006c82:	2300      	movs	r3, #0
 8006c84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8006c86:	2300      	movs	r3, #0
 8006c88:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c90:	d10c      	bne.n	8006cac <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006c92:	4b6e      	ldr	r3, [pc, #440]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c98:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006c9c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006ca4:	d112      	bne.n	8006ccc <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006ca6:	4b6a      	ldr	r3, [pc, #424]	@ (8006e50 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8006ca8:	61fb      	str	r3, [r7, #28]
 8006caa:	e00f      	b.n	8006ccc <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cb2:	d10b      	bne.n	8006ccc <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006cb4:	4b65      	ldr	r3, [pc, #404]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cba:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006cbe:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006cc6:	d101      	bne.n	8006ccc <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8006cc8:	4b61      	ldr	r3, [pc, #388]	@ (8006e50 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8006cca:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	f040 80b4 	bne.w	8006e3c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006cde:	d003      	beq.n	8006ce8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ce6:	d135      	bne.n	8006d54 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006ce8:	4b58      	ldr	r3, [pc, #352]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cf0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cf4:	f040 80a1 	bne.w	8006e3a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8006cf8:	4b54      	ldr	r3, [pc, #336]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f000 809a 	beq.w	8006e3a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006d06:	4b51      	ldr	r3, [pc, #324]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	091b      	lsrs	r3, r3, #4
 8006d0c:	f003 0307 	and.w	r3, r3, #7
 8006d10:	3301      	adds	r3, #1
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d18:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006d1a:	4b4c      	ldr	r3, [pc, #304]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	0a1b      	lsrs	r3, r3, #8
 8006d20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d24:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d10a      	bne.n	8006d42 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8006d2c:	4b47      	ldr	r3, [pc, #284]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d002      	beq.n	8006d3e <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8006d38:	2311      	movs	r3, #17
 8006d3a:	617b      	str	r3, [r7, #20]
 8006d3c:	e001      	b.n	8006d42 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8006d3e:	2307      	movs	r3, #7
 8006d40:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	fb03 f202 	mul.w	r2, r3, r2
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d50:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006d52:	e072      	b.n	8006e3a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d133      	bne.n	8006dc2 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8006d5a:	4b3c      	ldr	r3, [pc, #240]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d66:	d169      	bne.n	8006e3c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8006d68:	4b38      	ldr	r3, [pc, #224]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006d6a:	691b      	ldr	r3, [r3, #16]
 8006d6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d063      	beq.n	8006e3c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006d74:	4b35      	ldr	r3, [pc, #212]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006d76:	68db      	ldr	r3, [r3, #12]
 8006d78:	091b      	lsrs	r3, r3, #4
 8006d7a:	f003 0307 	and.w	r3, r3, #7
 8006d7e:	3301      	adds	r3, #1
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d86:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006d88:	4b30      	ldr	r3, [pc, #192]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	0a1b      	lsrs	r3, r3, #8
 8006d8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d92:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d10a      	bne.n	8006db0 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8006d9a:	4b2c      	ldr	r3, [pc, #176]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d002      	beq.n	8006dac <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8006da6:	2311      	movs	r3, #17
 8006da8:	617b      	str	r3, [r7, #20]
 8006daa:	e001      	b.n	8006db0 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8006dac:	2307      	movs	r3, #7
 8006dae:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	fb03 f202 	mul.w	r2, r3, r2
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dbe:	61fb      	str	r3, [r7, #28]
 8006dc0:	e03c      	b.n	8006e3c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006dc8:	d003      	beq.n	8006dd2 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dd0:	d134      	bne.n	8006e3c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8006dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dde:	d12d      	bne.n	8006e3c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8006de0:	4b1a      	ldr	r3, [pc, #104]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006de2:	695b      	ldr	r3, [r3, #20]
 8006de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d027      	beq.n	8006e3c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006dec:	4b17      	ldr	r3, [pc, #92]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	091b      	lsrs	r3, r3, #4
 8006df2:	f003 0307 	and.w	r3, r3, #7
 8006df6:	3301      	adds	r3, #1
 8006df8:	693a      	ldr	r2, [r7, #16]
 8006dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dfe:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006e00:	4b12      	ldr	r3, [pc, #72]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006e02:	695b      	ldr	r3, [r3, #20]
 8006e04:	0a1b      	lsrs	r3, r3, #8
 8006e06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e0a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10a      	bne.n	8006e28 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8006e12:	4b0e      	ldr	r3, [pc, #56]	@ (8006e4c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006e14:	695b      	ldr	r3, [r3, #20]
 8006e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d002      	beq.n	8006e24 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8006e1e:	2311      	movs	r3, #17
 8006e20:	617b      	str	r3, [r7, #20]
 8006e22:	e001      	b.n	8006e28 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8006e24:	2307      	movs	r3, #7
 8006e26:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	fb03 f202 	mul.w	r2, r3, r2
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e36:	61fb      	str	r3, [r7, #28]
 8006e38:	e000      	b.n	8006e3c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006e3a:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8006e3c:	69fb      	ldr	r3, [r7, #28]
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3724      	adds	r7, #36	@ 0x24
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	40021000 	.word	0x40021000
 8006e50:	001fff68 	.word	0x001fff68

08006e54 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d079      	beq.n	8006f5a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d106      	bne.n	8006e80 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f7fb f830 	bl	8001ee0 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2202      	movs	r2, #2
 8006e84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f003 0310 	and.w	r3, r3, #16
 8006e92:	2b10      	cmp	r3, #16
 8006e94:	d058      	beq.n	8006f48 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	22ca      	movs	r2, #202	@ 0xca
 8006e9c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2253      	movs	r2, #83	@ 0x53
 8006ea4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f000 fa4e 	bl	8007348 <RTC_EnterInitMode>
 8006eac:	4603      	mov	r3, r0
 8006eae:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006eb0:	7bfb      	ldrb	r3, [r7, #15]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d127      	bne.n	8006f06 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	6812      	ldr	r2, [r2, #0]
 8006ec0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006ec4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ec8:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	6899      	ldr	r1, [r3, #8]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	685a      	ldr	r2, [r3, #4]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	431a      	orrs	r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	431a      	orrs	r2, r3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	430a      	orrs	r2, r1
 8006ee6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	68d2      	ldr	r2, [r2, #12]
 8006ef0:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	6919      	ldr	r1, [r3, #16]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	041a      	lsls	r2, r3, #16
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	430a      	orrs	r2, r1
 8006f04:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fa52 	bl	80073b0 <RTC_ExitInitMode>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006f10:	7bfb      	ldrb	r3, [r7, #15]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d113      	bne.n	8006f3e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f022 0203 	bic.w	r2, r2, #3
 8006f24:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	69da      	ldr	r2, [r3, #28]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	431a      	orrs	r2, r3
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	430a      	orrs	r2, r1
 8006f3c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	22ff      	movs	r2, #255	@ 0xff
 8006f44:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f46:	e001      	b.n	8006f4c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006f4c:	7bfb      	ldrb	r3, [r7, #15]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d103      	bne.n	8006f5a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2201      	movs	r2, #1
 8006f56:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8006f5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006f64:	b590      	push	{r4, r7, lr}
 8006f66:	b087      	sub	sp, #28
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d101      	bne.n	8006f7e <HAL_RTC_SetTime+0x1a>
 8006f7a:	2302      	movs	r3, #2
 8006f7c:	e08b      	b.n	8007096 <HAL_RTC_SetTime+0x132>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2202      	movs	r2, #2
 8006f8a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	22ca      	movs	r2, #202	@ 0xca
 8006f94:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2253      	movs	r2, #83	@ 0x53
 8006f9c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f000 f9d2 	bl	8007348 <RTC_EnterInitMode>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006fa8:	7cfb      	ldrb	r3, [r7, #19]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d163      	bne.n	8007076 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d126      	bne.n	8007002 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d102      	bne.n	8006fc8 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f000 fa2d 	bl	800742c <RTC_ByteToBcd2>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	785b      	ldrb	r3, [r3, #1]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f000 fa26 	bl	800742c <RTC_ByteToBcd2>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006fe4:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	789b      	ldrb	r3, [r3, #2]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fa1e 	bl	800742c <RTC_ByteToBcd2>
 8006ff0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ff2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	78db      	ldrb	r3, [r3, #3]
 8006ffa:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	617b      	str	r3, [r7, #20]
 8007000:	e018      	b.n	8007034 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800700c:	2b00      	cmp	r3, #0
 800700e:	d102      	bne.n	8007016 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	2200      	movs	r2, #0
 8007014:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	785b      	ldrb	r3, [r3, #1]
 8007020:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007022:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007028:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	78db      	ldrb	r3, [r3, #3]
 800702e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007030:	4313      	orrs	r3, r2
 8007032:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800703e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007042:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689a      	ldr	r2, [r3, #8]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007052:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	6899      	ldr	r1, [r3, #8]
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	68da      	ldr	r2, [r3, #12]
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	431a      	orrs	r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	430a      	orrs	r2, r1
 800706a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f000 f99f 	bl	80073b0 <RTC_ExitInitMode>
 8007072:	4603      	mov	r3, r0
 8007074:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	22ff      	movs	r2, #255	@ 0xff
 800707c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800707e:	7cfb      	ldrb	r3, [r7, #19]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d103      	bne.n	800708c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007094:	7cfb      	ldrb	r3, [r7, #19]
}
 8007096:	4618      	mov	r0, r3
 8007098:	371c      	adds	r7, #28
 800709a:	46bd      	mov	sp, r7
 800709c:	bd90      	pop	{r4, r7, pc}

0800709e <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b086      	sub	sp, #24
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	60f8      	str	r0, [r7, #12]
 80070a6:	60b9      	str	r1, [r7, #8]
 80070a8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80070cc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80070d0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	0c1b      	lsrs	r3, r3, #16
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80070dc:	b2da      	uxtb	r2, r3
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	0a1b      	lsrs	r3, r3, #8
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070ec:	b2da      	uxtb	r2, r3
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	0d9b      	lsrs	r3, r3, #22
 8007104:	b2db      	uxtb	r3, r3
 8007106:	f003 0301 	and.w	r3, r3, #1
 800710a:	b2da      	uxtb	r2, r3
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d11a      	bne.n	800714c <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	4618      	mov	r0, r3
 800711c:	f000 f9a6 	bl	800746c <RTC_Bcd2ToByte>
 8007120:	4603      	mov	r3, r0
 8007122:	461a      	mov	r2, r3
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	785b      	ldrb	r3, [r3, #1]
 800712c:	4618      	mov	r0, r3
 800712e:	f000 f99d 	bl	800746c <RTC_Bcd2ToByte>
 8007132:	4603      	mov	r3, r0
 8007134:	461a      	mov	r2, r3
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	789b      	ldrb	r3, [r3, #2]
 800713e:	4618      	mov	r0, r3
 8007140:	f000 f994 	bl	800746c <RTC_Bcd2ToByte>
 8007144:	4603      	mov	r3, r0
 8007146:	461a      	mov	r2, r3
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	3718      	adds	r7, #24
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}

08007156 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007156:	b590      	push	{r4, r7, lr}
 8007158:	b087      	sub	sp, #28
 800715a:	af00      	add	r7, sp, #0
 800715c:	60f8      	str	r0, [r7, #12]
 800715e:	60b9      	str	r1, [r7, #8]
 8007160:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007168:	2b01      	cmp	r3, #1
 800716a:	d101      	bne.n	8007170 <HAL_RTC_SetDate+0x1a>
 800716c:	2302      	movs	r3, #2
 800716e:	e075      	b.n	800725c <HAL_RTC_SetDate+0x106>
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2202      	movs	r2, #2
 800717c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d10e      	bne.n	80071a4 <HAL_RTC_SetDate+0x4e>
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	785b      	ldrb	r3, [r3, #1]
 800718a:	f003 0310 	and.w	r3, r3, #16
 800718e:	2b00      	cmp	r3, #0
 8007190:	d008      	beq.n	80071a4 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	785b      	ldrb	r3, [r3, #1]
 8007196:	f023 0310 	bic.w	r3, r3, #16
 800719a:	b2db      	uxtb	r3, r3
 800719c:	330a      	adds	r3, #10
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d11c      	bne.n	80071e4 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	78db      	ldrb	r3, [r3, #3]
 80071ae:	4618      	mov	r0, r3
 80071b0:	f000 f93c 	bl	800742c <RTC_ByteToBcd2>
 80071b4:	4603      	mov	r3, r0
 80071b6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	785b      	ldrb	r3, [r3, #1]
 80071bc:	4618      	mov	r0, r3
 80071be:	f000 f935 	bl	800742c <RTC_ByteToBcd2>
 80071c2:	4603      	mov	r3, r0
 80071c4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80071c6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	789b      	ldrb	r3, [r3, #2]
 80071cc:	4618      	mov	r0, r3
 80071ce:	f000 f92d 	bl	800742c <RTC_ByteToBcd2>
 80071d2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80071d4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80071de:	4313      	orrs	r3, r2
 80071e0:	617b      	str	r3, [r7, #20]
 80071e2:	e00e      	b.n	8007202 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	78db      	ldrb	r3, [r3, #3]
 80071e8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	785b      	ldrb	r3, [r3, #1]
 80071ee:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80071f0:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80071f2:	68ba      	ldr	r2, [r7, #8]
 80071f4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80071f6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80071fe:	4313      	orrs	r3, r2
 8007200:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	22ca      	movs	r2, #202	@ 0xca
 8007208:	625a      	str	r2, [r3, #36]	@ 0x24
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2253      	movs	r2, #83	@ 0x53
 8007210:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007212:	68f8      	ldr	r0, [r7, #12]
 8007214:	f000 f898 	bl	8007348 <RTC_EnterInitMode>
 8007218:	4603      	mov	r3, r0
 800721a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800721c:	7cfb      	ldrb	r3, [r7, #19]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10c      	bne.n	800723c <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800722c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007230:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f000 f8bc 	bl	80073b0 <RTC_ExitInitMode>
 8007238:	4603      	mov	r3, r0
 800723a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	22ff      	movs	r2, #255	@ 0xff
 8007242:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007244:	7cfb      	ldrb	r3, [r7, #19]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d103      	bne.n	8007252 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2201      	movs	r2, #1
 800724e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800725a:	7cfb      	ldrb	r3, [r7, #19]
}
 800725c:	4618      	mov	r0, r3
 800725e:	371c      	adds	r7, #28
 8007260:	46bd      	mov	sp, r7
 8007262:	bd90      	pop	{r4, r7, pc}

08007264 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b086      	sub	sp, #24
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800727a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800727e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	0c1b      	lsrs	r3, r3, #16
 8007284:	b2da      	uxtb	r2, r3
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	0a1b      	lsrs	r3, r3, #8
 800728e:	b2db      	uxtb	r3, r3
 8007290:	f003 031f 	and.w	r3, r3, #31
 8007294:	b2da      	uxtb	r2, r3
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	b2db      	uxtb	r3, r3
 800729e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	0b5b      	lsrs	r3, r3, #13
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	f003 0307 	and.w	r3, r3, #7
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d11a      	bne.n	80072f4 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	78db      	ldrb	r3, [r3, #3]
 80072c2:	4618      	mov	r0, r3
 80072c4:	f000 f8d2 	bl	800746c <RTC_Bcd2ToByte>
 80072c8:	4603      	mov	r3, r0
 80072ca:	461a      	mov	r2, r3
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	785b      	ldrb	r3, [r3, #1]
 80072d4:	4618      	mov	r0, r3
 80072d6:	f000 f8c9 	bl	800746c <RTC_Bcd2ToByte>
 80072da:	4603      	mov	r3, r0
 80072dc:	461a      	mov	r2, r3
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	789b      	ldrb	r3, [r3, #2]
 80072e6:	4618      	mov	r0, r3
 80072e8:	f000 f8c0 	bl	800746c <RTC_Bcd2ToByte>
 80072ec:	4603      	mov	r3, r0
 80072ee:	461a      	mov	r2, r3
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3718      	adds	r7, #24
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
	...

08007300 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a0d      	ldr	r2, [pc, #52]	@ (8007344 <HAL_RTC_WaitForSynchro+0x44>)
 800730e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007310:	f7fb f84e 	bl	80023b0 <HAL_GetTick>
 8007314:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007316:	e009      	b.n	800732c <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007318:	f7fb f84a 	bl	80023b0 <HAL_GetTick>
 800731c:	4602      	mov	r2, r0
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007326:	d901      	bls.n	800732c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e007      	b.n	800733c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f003 0320 	and.w	r3, r3, #32
 8007336:	2b00      	cmp	r3, #0
 8007338:	d0ee      	beq.n	8007318 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3710      	adds	r7, #16
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	0003ff5f 	.word	0x0003ff5f

08007348 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007350:	2300      	movs	r3, #0
 8007352:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800735e:	2b00      	cmp	r3, #0
 8007360:	d120      	bne.n	80073a4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f04f 32ff 	mov.w	r2, #4294967295
 800736a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800736c:	f7fb f820 	bl	80023b0 <HAL_GetTick>
 8007370:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007372:	e00d      	b.n	8007390 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007374:	f7fb f81c 	bl	80023b0 <HAL_GetTick>
 8007378:	4602      	mov	r2, r0
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	1ad3      	subs	r3, r2, r3
 800737e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007382:	d905      	bls.n	8007390 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2203      	movs	r2, #3
 800738c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800739a:	2b00      	cmp	r3, #0
 800739c:	d102      	bne.n	80073a4 <RTC_EnterInitMode+0x5c>
 800739e:	7bfb      	ldrb	r3, [r7, #15]
 80073a0:	2b03      	cmp	r3, #3
 80073a2:	d1e7      	bne.n	8007374 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80073a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3710      	adds	r7, #16
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
	...

080073b0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073b8:	2300      	movs	r3, #0
 80073ba:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80073bc:	4b1a      	ldr	r3, [pc, #104]	@ (8007428 <RTC_ExitInitMode+0x78>)
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	4a19      	ldr	r2, [pc, #100]	@ (8007428 <RTC_ExitInitMode+0x78>)
 80073c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073c6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80073c8:	4b17      	ldr	r3, [pc, #92]	@ (8007428 <RTC_ExitInitMode+0x78>)
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	f003 0320 	and.w	r3, r3, #32
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d10c      	bne.n	80073ee <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f7ff ff93 	bl	8007300 <HAL_RTC_WaitForSynchro>
 80073da:	4603      	mov	r3, r0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d01e      	beq.n	800741e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2203      	movs	r2, #3
 80073e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80073e8:	2303      	movs	r3, #3
 80073ea:	73fb      	strb	r3, [r7, #15]
 80073ec:	e017      	b.n	800741e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80073ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007428 <RTC_ExitInitMode+0x78>)
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	4a0d      	ldr	r2, [pc, #52]	@ (8007428 <RTC_ExitInitMode+0x78>)
 80073f4:	f023 0320 	bic.w	r3, r3, #32
 80073f8:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f7ff ff80 	bl	8007300 <HAL_RTC_WaitForSynchro>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d005      	beq.n	8007412 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2203      	movs	r2, #3
 800740a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800740e:	2303      	movs	r3, #3
 8007410:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007412:	4b05      	ldr	r3, [pc, #20]	@ (8007428 <RTC_ExitInitMode+0x78>)
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	4a04      	ldr	r2, [pc, #16]	@ (8007428 <RTC_ExitInitMode+0x78>)
 8007418:	f043 0320 	orr.w	r3, r3, #32
 800741c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800741e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	40002800 	.word	0x40002800

0800742c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800742c:	b480      	push	{r7}
 800742e:	b085      	sub	sp, #20
 8007430:	af00      	add	r7, sp, #0
 8007432:	4603      	mov	r3, r0
 8007434:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007436:	2300      	movs	r3, #0
 8007438:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800743a:	79fb      	ldrb	r3, [r7, #7]
 800743c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800743e:	e005      	b.n	800744c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	3301      	adds	r3, #1
 8007444:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8007446:	7afb      	ldrb	r3, [r7, #11]
 8007448:	3b0a      	subs	r3, #10
 800744a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800744c:	7afb      	ldrb	r3, [r7, #11]
 800744e:	2b09      	cmp	r3, #9
 8007450:	d8f6      	bhi.n	8007440 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	b2db      	uxtb	r3, r3
 8007456:	011b      	lsls	r3, r3, #4
 8007458:	b2da      	uxtb	r2, r3
 800745a:	7afb      	ldrb	r3, [r7, #11]
 800745c:	4313      	orrs	r3, r2
 800745e:	b2db      	uxtb	r3, r3
}
 8007460:	4618      	mov	r0, r3
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	4603      	mov	r3, r0
 8007474:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8007476:	79fb      	ldrb	r3, [r7, #7]
 8007478:	091b      	lsrs	r3, r3, #4
 800747a:	b2db      	uxtb	r3, r3
 800747c:	461a      	mov	r2, r3
 800747e:	0092      	lsls	r2, r2, #2
 8007480:	4413      	add	r3, r2
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8007486:	79fb      	ldrb	r3, [r7, #7]
 8007488:	f003 030f 	and.w	r3, r3, #15
 800748c:	b2da      	uxtb	r2, r3
 800748e:	7bfb      	ldrb	r3, [r7, #15]
 8007490:	4413      	add	r3, r2
 8007492:	b2db      	uxtb	r3, r3
}
 8007494:	4618      	mov	r0, r3
 8007496:	3714      	adds	r7, #20
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b088      	sub	sp, #32
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d101      	bne.n	80074b2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e155      	b.n	800775e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d106      	bne.n	80074cc <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f7fa fdde 	bl	8002088 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f000 f959 	bl	8007784 <SAI_Disable>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e140      	b.n	800775e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	2b02      	cmp	r3, #2
 80074ea:	d00c      	beq.n	8007506 <HAL_SAI_Init+0x66>
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d80d      	bhi.n	800750c <HAL_SAI_Init+0x6c>
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d002      	beq.n	80074fa <HAL_SAI_Init+0x5a>
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d003      	beq.n	8007500 <HAL_SAI_Init+0x60>
 80074f8:	e008      	b.n	800750c <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80074fa:	2300      	movs	r3, #0
 80074fc:	61fb      	str	r3, [r7, #28]
      break;
 80074fe:	e008      	b.n	8007512 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007500:	2310      	movs	r3, #16
 8007502:	61fb      	str	r3, [r7, #28]
      break;
 8007504:	e005      	b.n	8007512 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007506:	2320      	movs	r3, #32
 8007508:	61fb      	str	r3, [r7, #28]
      break;
 800750a:	e002      	b.n	8007512 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 800750c:	2300      	movs	r3, #0
 800750e:	61fb      	str	r3, [r7, #28]
      break;
 8007510:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	2b03      	cmp	r3, #3
 8007518:	d81d      	bhi.n	8007556 <HAL_SAI_Init+0xb6>
 800751a:	a201      	add	r2, pc, #4	@ (adr r2, 8007520 <HAL_SAI_Init+0x80>)
 800751c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007520:	08007531 	.word	0x08007531
 8007524:	08007537 	.word	0x08007537
 8007528:	0800753f 	.word	0x0800753f
 800752c:	08007547 	.word	0x08007547
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007530:	2300      	movs	r3, #0
 8007532:	617b      	str	r3, [r7, #20]
      break;
 8007534:	e012      	b.n	800755c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007536:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800753a:	617b      	str	r3, [r7, #20]
      break;
 800753c:	e00e      	b.n	800755c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800753e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007542:	617b      	str	r3, [r7, #20]
      break;
 8007544:	e00a      	b.n	800755c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007546:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800754a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	f043 0301 	orr.w	r3, r3, #1
 8007552:	61fb      	str	r3, [r7, #28]
      break;
 8007554:	e002      	b.n	800755c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8007556:	2300      	movs	r3, #0
 8007558:	617b      	str	r3, [r7, #20]
      break;
 800755a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a81      	ldr	r2, [pc, #516]	@ (8007768 <HAL_SAI_Init+0x2c8>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d004      	beq.n	8007570 <HAL_SAI_Init+0xd0>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a80      	ldr	r2, [pc, #512]	@ (800776c <HAL_SAI_Init+0x2cc>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d103      	bne.n	8007578 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8007570:	4a7f      	ldr	r2, [pc, #508]	@ (8007770 <HAL_SAI_Init+0x2d0>)
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	6013      	str	r3, [r2, #0]
 8007576:	e002      	b.n	800757e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007578:	4a7e      	ldr	r2, [pc, #504]	@ (8007774 <HAL_SAI_Init+0x2d4>)
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	69db      	ldr	r3, [r3, #28]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d041      	beq.n	800760a <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a77      	ldr	r2, [pc, #476]	@ (8007768 <HAL_SAI_Init+0x2c8>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d004      	beq.n	800759a <HAL_SAI_Init+0xfa>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a75      	ldr	r2, [pc, #468]	@ (800776c <HAL_SAI_Init+0x2cc>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d105      	bne.n	80075a6 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800759a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800759e:	f7fe fc19 	bl	8005dd4 <HAL_RCCEx_GetPeriphCLKFreq>
 80075a2:	6138      	str	r0, [r7, #16]
 80075a4:	e004      	b.n	80075b0 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80075a6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80075aa:	f7fe fc13 	bl	8005dd4 <HAL_RCCEx_GetPeriphCLKFreq>
 80075ae:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80075b0:	693a      	ldr	r2, [r7, #16]
 80075b2:	4613      	mov	r3, r2
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	4413      	add	r3, r2
 80075b8:	005b      	lsls	r3, r3, #1
 80075ba:	461a      	mov	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	69db      	ldr	r3, [r3, #28]
 80075c0:	025b      	lsls	r3, r3, #9
 80075c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80075c6:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	4a6b      	ldr	r2, [pc, #428]	@ (8007778 <HAL_SAI_Init+0x2d8>)
 80075cc:	fba2 2303 	umull	r2, r3, r2, r3
 80075d0:	08da      	lsrs	r2, r3, #3
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80075d6:	68f9      	ldr	r1, [r7, #12]
 80075d8:	4b67      	ldr	r3, [pc, #412]	@ (8007778 <HAL_SAI_Init+0x2d8>)
 80075da:	fba3 2301 	umull	r2, r3, r3, r1
 80075de:	08da      	lsrs	r2, r3, #3
 80075e0:	4613      	mov	r3, r2
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4413      	add	r3, r2
 80075e6:	005b      	lsls	r3, r3, #1
 80075e8:	1aca      	subs	r2, r1, r3
 80075ea:	2a08      	cmp	r2, #8
 80075ec:	d904      	bls.n	80075f8 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a1b      	ldr	r3, [r3, #32]
 80075f2:	1c5a      	adds	r2, r3, #1
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075fc:	2b04      	cmp	r3, #4
 80075fe:	d104      	bne.n	800760a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6a1b      	ldr	r3, [r3, #32]
 8007604:	085a      	lsrs	r2, r3, #1
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d003      	beq.n	800761a <HAL_SAI_Init+0x17a>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	2b02      	cmp	r3, #2
 8007618:	d109      	bne.n	800762e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800761e:	2b01      	cmp	r3, #1
 8007620:	d101      	bne.n	8007626 <HAL_SAI_Init+0x186>
 8007622:	2300      	movs	r3, #0
 8007624:	e001      	b.n	800762a <HAL_SAI_Init+0x18a>
 8007626:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800762a:	61bb      	str	r3, [r7, #24]
 800762c:	e008      	b.n	8007640 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007632:	2b01      	cmp	r3, #1
 8007634:	d102      	bne.n	800763c <HAL_SAI_Init+0x19c>
 8007636:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800763a:	e000      	b.n	800763e <HAL_SAI_Init+0x19e>
 800763c:	2300      	movs	r3, #0
 800763e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	6819      	ldr	r1, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	4b4c      	ldr	r3, [pc, #304]	@ (800777c <HAL_SAI_Init+0x2dc>)
 800764c:	400b      	ands	r3, r1
 800764e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	6819      	ldr	r1, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685a      	ldr	r2, [r3, #4]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800765e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007664:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766a:	431a      	orrs	r2, r3
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8007678:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007684:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a1b      	ldr	r3, [r3, #32]
 800768a:	051b      	lsls	r3, r3, #20
 800768c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	430a      	orrs	r2, r1
 8007694:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	6812      	ldr	r2, [r2, #0]
 80076a0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80076a4:	f023 030f 	bic.w	r3, r3, #15
 80076a8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	6859      	ldr	r1, [r3, #4]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	699a      	ldr	r2, [r3, #24]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b8:	431a      	orrs	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076be:	431a      	orrs	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	430a      	orrs	r2, r1
 80076c6:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	6899      	ldr	r1, [r3, #8]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	4b2b      	ldr	r3, [pc, #172]	@ (8007780 <HAL_SAI_Init+0x2e0>)
 80076d4:	400b      	ands	r3, r1
 80076d6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	6899      	ldr	r1, [r3, #8]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80076e8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80076ee:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80076f4:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076fa:	3b01      	subs	r3, #1
 80076fc:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80076fe:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	430a      	orrs	r2, r1
 8007706:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68d9      	ldr	r1, [r3, #12]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8007716:	400b      	ands	r3, r1
 8007718:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68d9      	ldr	r1, [r3, #12]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007728:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800772e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007730:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007736:	3b01      	subs	r3, #1
 8007738:	021b      	lsls	r3, r3, #8
 800773a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	430a      	orrs	r2, r1
 8007742:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3720      	adds	r7, #32
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	40015404 	.word	0x40015404
 800776c:	40015424 	.word	0x40015424
 8007770:	40015400 	.word	0x40015400
 8007774:	40015800 	.word	0x40015800
 8007778:	cccccccd 	.word	0xcccccccd
 800777c:	ff05c010 	.word	0xff05c010
 8007780:	fff88000 	.word	0xfff88000

08007784 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800778c:	4b18      	ldr	r3, [pc, #96]	@ (80077f0 <SAI_Disable+0x6c>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a18      	ldr	r2, [pc, #96]	@ (80077f4 <SAI_Disable+0x70>)
 8007792:	fba2 2303 	umull	r2, r3, r2, r3
 8007796:	0b1b      	lsrs	r3, r3, #12
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800779c:	2300      	movs	r3, #0
 800779e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80077ae:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d10a      	bne.n	80077cc <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80077c6:	2303      	movs	r3, #3
 80077c8:	72fb      	strb	r3, [r7, #11]
      break;
 80077ca:	e009      	b.n	80077e0 <SAI_Disable+0x5c>
    }
    count--;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	3b01      	subs	r3, #1
 80077d0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d1e7      	bne.n	80077b0 <SAI_Disable+0x2c>

  return status;
 80077e0:	7afb      	ldrb	r3, [r7, #11]
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3714      	adds	r7, #20
 80077e6:	46bd      	mov	sp, r7
 80077e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ec:	4770      	bx	lr
 80077ee:	bf00      	nop
 80077f0:	20000014 	.word	0x20000014
 80077f4:	95cbec1b 	.word	0x95cbec1b

080077f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d101      	bne.n	800780a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e095      	b.n	8007936 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800780e:	2b00      	cmp	r3, #0
 8007810:	d108      	bne.n	8007824 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800781a:	d009      	beq.n	8007830 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	61da      	str	r2, [r3, #28]
 8007822:	e005      	b.n	8007830 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2200      	movs	r2, #0
 800782e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2200      	movs	r2, #0
 8007834:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800783c:	b2db      	uxtb	r3, r3
 800783e:	2b00      	cmp	r3, #0
 8007840:	d106      	bne.n	8007850 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f7fa fb7a 	bl	8001f44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2202      	movs	r2, #2
 8007854:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007866:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007870:	d902      	bls.n	8007878 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007872:	2300      	movs	r3, #0
 8007874:	60fb      	str	r3, [r7, #12]
 8007876:	e002      	b.n	800787e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007878:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800787c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	68db      	ldr	r3, [r3, #12]
 8007882:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007886:	d007      	beq.n	8007898 <HAL_SPI_Init+0xa0>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007890:	d002      	beq.n	8007898 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80078a8:	431a      	orrs	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	f003 0302 	and.w	r3, r3, #2
 80078b2:	431a      	orrs	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	695b      	ldr	r3, [r3, #20]
 80078b8:	f003 0301 	and.w	r3, r3, #1
 80078bc:	431a      	orrs	r2, r3
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	699b      	ldr	r3, [r3, #24]
 80078c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078c6:	431a      	orrs	r2, r3
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	69db      	ldr	r3, [r3, #28]
 80078cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078d0:	431a      	orrs	r2, r3
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a1b      	ldr	r3, [r3, #32]
 80078d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078da:	ea42 0103 	orr.w	r1, r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	430a      	orrs	r2, r1
 80078ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	0c1b      	lsrs	r3, r3, #16
 80078f4:	f003 0204 	and.w	r2, r3, #4
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078fc:	f003 0310 	and.w	r3, r3, #16
 8007900:	431a      	orrs	r2, r3
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007906:	f003 0308 	and.w	r3, r3, #8
 800790a:	431a      	orrs	r2, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007914:	ea42 0103 	orr.w	r1, r2, r3
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	430a      	orrs	r2, r1
 8007924:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b082      	sub	sp, #8
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e040      	b.n	80079d2 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007954:	2b00      	cmp	r3, #0
 8007956:	d106      	bne.n	8007966 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f7fa fb33 	bl	8001fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2224      	movs	r2, #36	@ 0x24
 800796a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f022 0201 	bic.w	r2, r2, #1
 800797a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007980:	2b00      	cmp	r3, #0
 8007982:	d002      	beq.n	800798a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f000 fae1 	bl	8007f4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 f826 	bl	80079dc <UART_SetConfig>
 8007990:	4603      	mov	r3, r0
 8007992:	2b01      	cmp	r3, #1
 8007994:	d101      	bne.n	800799a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	e01b      	b.n	80079d2 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	685a      	ldr	r2, [r3, #4]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80079a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	689a      	ldr	r2, [r3, #8]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80079b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f042 0201 	orr.w	r2, r2, #1
 80079c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 fb60 	bl	8008090 <UART_CheckIdleState>
 80079d0:	4603      	mov	r3, r0
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3708      	adds	r7, #8
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
	...

080079dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079e0:	b08a      	sub	sp, #40	@ 0x28
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80079e6:	2300      	movs	r3, #0
 80079e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	689a      	ldr	r2, [r3, #8]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	431a      	orrs	r2, r3
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	695b      	ldr	r3, [r3, #20]
 80079fa:	431a      	orrs	r2, r3
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	69db      	ldr	r3, [r3, #28]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	4ba4      	ldr	r3, [pc, #656]	@ (8007c9c <UART_SetConfig+0x2c0>)
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	6812      	ldr	r2, [r2, #0]
 8007a12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a14:	430b      	orrs	r3, r1
 8007a16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	68da      	ldr	r2, [r3, #12]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	699b      	ldr	r3, [r3, #24]
 8007a32:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a99      	ldr	r2, [pc, #612]	@ (8007ca0 <UART_SetConfig+0x2c4>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d004      	beq.n	8007a48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a44:	4313      	orrs	r3, r2
 8007a46:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a90      	ldr	r2, [pc, #576]	@ (8007ca4 <UART_SetConfig+0x2c8>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d126      	bne.n	8007ab4 <UART_SetConfig+0xd8>
 8007a66:	4b90      	ldr	r3, [pc, #576]	@ (8007ca8 <UART_SetConfig+0x2cc>)
 8007a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a6c:	f003 0303 	and.w	r3, r3, #3
 8007a70:	2b03      	cmp	r3, #3
 8007a72:	d81b      	bhi.n	8007aac <UART_SetConfig+0xd0>
 8007a74:	a201      	add	r2, pc, #4	@ (adr r2, 8007a7c <UART_SetConfig+0xa0>)
 8007a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a7a:	bf00      	nop
 8007a7c:	08007a8d 	.word	0x08007a8d
 8007a80:	08007a9d 	.word	0x08007a9d
 8007a84:	08007a95 	.word	0x08007a95
 8007a88:	08007aa5 	.word	0x08007aa5
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a92:	e116      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007a94:	2302      	movs	r3, #2
 8007a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a9a:	e112      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007a9c:	2304      	movs	r3, #4
 8007a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aa2:	e10e      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007aa4:	2308      	movs	r3, #8
 8007aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aaa:	e10a      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007aac:	2310      	movs	r3, #16
 8007aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ab2:	e106      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a7c      	ldr	r2, [pc, #496]	@ (8007cac <UART_SetConfig+0x2d0>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d138      	bne.n	8007b30 <UART_SetConfig+0x154>
 8007abe:	4b7a      	ldr	r3, [pc, #488]	@ (8007ca8 <UART_SetConfig+0x2cc>)
 8007ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ac4:	f003 030c 	and.w	r3, r3, #12
 8007ac8:	2b0c      	cmp	r3, #12
 8007aca:	d82d      	bhi.n	8007b28 <UART_SetConfig+0x14c>
 8007acc:	a201      	add	r2, pc, #4	@ (adr r2, 8007ad4 <UART_SetConfig+0xf8>)
 8007ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad2:	bf00      	nop
 8007ad4:	08007b09 	.word	0x08007b09
 8007ad8:	08007b29 	.word	0x08007b29
 8007adc:	08007b29 	.word	0x08007b29
 8007ae0:	08007b29 	.word	0x08007b29
 8007ae4:	08007b19 	.word	0x08007b19
 8007ae8:	08007b29 	.word	0x08007b29
 8007aec:	08007b29 	.word	0x08007b29
 8007af0:	08007b29 	.word	0x08007b29
 8007af4:	08007b11 	.word	0x08007b11
 8007af8:	08007b29 	.word	0x08007b29
 8007afc:	08007b29 	.word	0x08007b29
 8007b00:	08007b29 	.word	0x08007b29
 8007b04:	08007b21 	.word	0x08007b21
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b0e:	e0d8      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b10:	2302      	movs	r3, #2
 8007b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b16:	e0d4      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b18:	2304      	movs	r3, #4
 8007b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b1e:	e0d0      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b20:	2308      	movs	r3, #8
 8007b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b26:	e0cc      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b28:	2310      	movs	r3, #16
 8007b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b2e:	e0c8      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a5e      	ldr	r2, [pc, #376]	@ (8007cb0 <UART_SetConfig+0x2d4>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d125      	bne.n	8007b86 <UART_SetConfig+0x1aa>
 8007b3a:	4b5b      	ldr	r3, [pc, #364]	@ (8007ca8 <UART_SetConfig+0x2cc>)
 8007b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b40:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007b44:	2b30      	cmp	r3, #48	@ 0x30
 8007b46:	d016      	beq.n	8007b76 <UART_SetConfig+0x19a>
 8007b48:	2b30      	cmp	r3, #48	@ 0x30
 8007b4a:	d818      	bhi.n	8007b7e <UART_SetConfig+0x1a2>
 8007b4c:	2b20      	cmp	r3, #32
 8007b4e:	d00a      	beq.n	8007b66 <UART_SetConfig+0x18a>
 8007b50:	2b20      	cmp	r3, #32
 8007b52:	d814      	bhi.n	8007b7e <UART_SetConfig+0x1a2>
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d002      	beq.n	8007b5e <UART_SetConfig+0x182>
 8007b58:	2b10      	cmp	r3, #16
 8007b5a:	d008      	beq.n	8007b6e <UART_SetConfig+0x192>
 8007b5c:	e00f      	b.n	8007b7e <UART_SetConfig+0x1a2>
 8007b5e:	2300      	movs	r3, #0
 8007b60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b64:	e0ad      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b66:	2302      	movs	r3, #2
 8007b68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b6c:	e0a9      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b6e:	2304      	movs	r3, #4
 8007b70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b74:	e0a5      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b76:	2308      	movs	r3, #8
 8007b78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b7c:	e0a1      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b7e:	2310      	movs	r3, #16
 8007b80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b84:	e09d      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a4a      	ldr	r2, [pc, #296]	@ (8007cb4 <UART_SetConfig+0x2d8>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d125      	bne.n	8007bdc <UART_SetConfig+0x200>
 8007b90:	4b45      	ldr	r3, [pc, #276]	@ (8007ca8 <UART_SetConfig+0x2cc>)
 8007b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b96:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007b9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007b9c:	d016      	beq.n	8007bcc <UART_SetConfig+0x1f0>
 8007b9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ba0:	d818      	bhi.n	8007bd4 <UART_SetConfig+0x1f8>
 8007ba2:	2b80      	cmp	r3, #128	@ 0x80
 8007ba4:	d00a      	beq.n	8007bbc <UART_SetConfig+0x1e0>
 8007ba6:	2b80      	cmp	r3, #128	@ 0x80
 8007ba8:	d814      	bhi.n	8007bd4 <UART_SetConfig+0x1f8>
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d002      	beq.n	8007bb4 <UART_SetConfig+0x1d8>
 8007bae:	2b40      	cmp	r3, #64	@ 0x40
 8007bb0:	d008      	beq.n	8007bc4 <UART_SetConfig+0x1e8>
 8007bb2:	e00f      	b.n	8007bd4 <UART_SetConfig+0x1f8>
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bba:	e082      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bc2:	e07e      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007bc4:	2304      	movs	r3, #4
 8007bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bca:	e07a      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007bcc:	2308      	movs	r3, #8
 8007bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bd2:	e076      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007bd4:	2310      	movs	r3, #16
 8007bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bda:	e072      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a35      	ldr	r2, [pc, #212]	@ (8007cb8 <UART_SetConfig+0x2dc>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d12a      	bne.n	8007c3c <UART_SetConfig+0x260>
 8007be6:	4b30      	ldr	r3, [pc, #192]	@ (8007ca8 <UART_SetConfig+0x2cc>)
 8007be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bf4:	d01a      	beq.n	8007c2c <UART_SetConfig+0x250>
 8007bf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bfa:	d81b      	bhi.n	8007c34 <UART_SetConfig+0x258>
 8007bfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c00:	d00c      	beq.n	8007c1c <UART_SetConfig+0x240>
 8007c02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c06:	d815      	bhi.n	8007c34 <UART_SetConfig+0x258>
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d003      	beq.n	8007c14 <UART_SetConfig+0x238>
 8007c0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c10:	d008      	beq.n	8007c24 <UART_SetConfig+0x248>
 8007c12:	e00f      	b.n	8007c34 <UART_SetConfig+0x258>
 8007c14:	2300      	movs	r3, #0
 8007c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c1a:	e052      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c22:	e04e      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c24:	2304      	movs	r3, #4
 8007c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c2a:	e04a      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c2c:	2308      	movs	r3, #8
 8007c2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c32:	e046      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c34:	2310      	movs	r3, #16
 8007c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c3a:	e042      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a17      	ldr	r2, [pc, #92]	@ (8007ca0 <UART_SetConfig+0x2c4>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d13a      	bne.n	8007cbc <UART_SetConfig+0x2e0>
 8007c46:	4b18      	ldr	r3, [pc, #96]	@ (8007ca8 <UART_SetConfig+0x2cc>)
 8007c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c4c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007c50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c54:	d01a      	beq.n	8007c8c <UART_SetConfig+0x2b0>
 8007c56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c5a:	d81b      	bhi.n	8007c94 <UART_SetConfig+0x2b8>
 8007c5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c60:	d00c      	beq.n	8007c7c <UART_SetConfig+0x2a0>
 8007c62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c66:	d815      	bhi.n	8007c94 <UART_SetConfig+0x2b8>
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d003      	beq.n	8007c74 <UART_SetConfig+0x298>
 8007c6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c70:	d008      	beq.n	8007c84 <UART_SetConfig+0x2a8>
 8007c72:	e00f      	b.n	8007c94 <UART_SetConfig+0x2b8>
 8007c74:	2300      	movs	r3, #0
 8007c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c7a:	e022      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c7c:	2302      	movs	r3, #2
 8007c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c82:	e01e      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c84:	2304      	movs	r3, #4
 8007c86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c8a:	e01a      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c8c:	2308      	movs	r3, #8
 8007c8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c92:	e016      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c94:	2310      	movs	r3, #16
 8007c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c9a:	e012      	b.n	8007cc2 <UART_SetConfig+0x2e6>
 8007c9c:	efff69f3 	.word	0xefff69f3
 8007ca0:	40008000 	.word	0x40008000
 8007ca4:	40013800 	.word	0x40013800
 8007ca8:	40021000 	.word	0x40021000
 8007cac:	40004400 	.word	0x40004400
 8007cb0:	40004800 	.word	0x40004800
 8007cb4:	40004c00 	.word	0x40004c00
 8007cb8:	40005000 	.word	0x40005000
 8007cbc:	2310      	movs	r3, #16
 8007cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a9f      	ldr	r2, [pc, #636]	@ (8007f44 <UART_SetConfig+0x568>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d17a      	bne.n	8007dc2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007ccc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007cd0:	2b08      	cmp	r3, #8
 8007cd2:	d824      	bhi.n	8007d1e <UART_SetConfig+0x342>
 8007cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8007cdc <UART_SetConfig+0x300>)
 8007cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cda:	bf00      	nop
 8007cdc:	08007d01 	.word	0x08007d01
 8007ce0:	08007d1f 	.word	0x08007d1f
 8007ce4:	08007d09 	.word	0x08007d09
 8007ce8:	08007d1f 	.word	0x08007d1f
 8007cec:	08007d0f 	.word	0x08007d0f
 8007cf0:	08007d1f 	.word	0x08007d1f
 8007cf4:	08007d1f 	.word	0x08007d1f
 8007cf8:	08007d1f 	.word	0x08007d1f
 8007cfc:	08007d17 	.word	0x08007d17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d00:	f7fd fcf2 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 8007d04:	61f8      	str	r0, [r7, #28]
        break;
 8007d06:	e010      	b.n	8007d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d08:	4b8f      	ldr	r3, [pc, #572]	@ (8007f48 <UART_SetConfig+0x56c>)
 8007d0a:	61fb      	str	r3, [r7, #28]
        break;
 8007d0c:	e00d      	b.n	8007d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d0e:	f7fd fc53 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 8007d12:	61f8      	str	r0, [r7, #28]
        break;
 8007d14:	e009      	b.n	8007d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d1a:	61fb      	str	r3, [r7, #28]
        break;
 8007d1c:	e005      	b.n	8007d2a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d22:	2301      	movs	r3, #1
 8007d24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	f000 80fb 	beq.w	8007f28 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	685a      	ldr	r2, [r3, #4]
 8007d36:	4613      	mov	r3, r2
 8007d38:	005b      	lsls	r3, r3, #1
 8007d3a:	4413      	add	r3, r2
 8007d3c:	69fa      	ldr	r2, [r7, #28]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d305      	bcc.n	8007d4e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007d48:	69fa      	ldr	r2, [r7, #28]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d903      	bls.n	8007d56 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007d54:	e0e8      	b.n	8007f28 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007d56:	69fb      	ldr	r3, [r7, #28]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	461c      	mov	r4, r3
 8007d5c:	4615      	mov	r5, r2
 8007d5e:	f04f 0200 	mov.w	r2, #0
 8007d62:	f04f 0300 	mov.w	r3, #0
 8007d66:	022b      	lsls	r3, r5, #8
 8007d68:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007d6c:	0222      	lsls	r2, r4, #8
 8007d6e:	68f9      	ldr	r1, [r7, #12]
 8007d70:	6849      	ldr	r1, [r1, #4]
 8007d72:	0849      	lsrs	r1, r1, #1
 8007d74:	2000      	movs	r0, #0
 8007d76:	4688      	mov	r8, r1
 8007d78:	4681      	mov	r9, r0
 8007d7a:	eb12 0a08 	adds.w	sl, r2, r8
 8007d7e:	eb43 0b09 	adc.w	fp, r3, r9
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	603b      	str	r3, [r7, #0]
 8007d8a:	607a      	str	r2, [r7, #4]
 8007d8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d90:	4650      	mov	r0, sl
 8007d92:	4659      	mov	r1, fp
 8007d94:	f7f8 fa18 	bl	80001c8 <__aeabi_uldivmod>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007da6:	d308      	bcc.n	8007dba <UART_SetConfig+0x3de>
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dae:	d204      	bcs.n	8007dba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	69ba      	ldr	r2, [r7, #24]
 8007db6:	60da      	str	r2, [r3, #12]
 8007db8:	e0b6      	b.n	8007f28 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007dc0:	e0b2      	b.n	8007f28 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dca:	d15e      	bne.n	8007e8a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007dcc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007dd0:	2b08      	cmp	r3, #8
 8007dd2:	d828      	bhi.n	8007e26 <UART_SetConfig+0x44a>
 8007dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8007ddc <UART_SetConfig+0x400>)
 8007dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dda:	bf00      	nop
 8007ddc:	08007e01 	.word	0x08007e01
 8007de0:	08007e09 	.word	0x08007e09
 8007de4:	08007e11 	.word	0x08007e11
 8007de8:	08007e27 	.word	0x08007e27
 8007dec:	08007e17 	.word	0x08007e17
 8007df0:	08007e27 	.word	0x08007e27
 8007df4:	08007e27 	.word	0x08007e27
 8007df8:	08007e27 	.word	0x08007e27
 8007dfc:	08007e1f 	.word	0x08007e1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e00:	f7fd fc72 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 8007e04:	61f8      	str	r0, [r7, #28]
        break;
 8007e06:	e014      	b.n	8007e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e08:	f7fd fc84 	bl	8005714 <HAL_RCC_GetPCLK2Freq>
 8007e0c:	61f8      	str	r0, [r7, #28]
        break;
 8007e0e:	e010      	b.n	8007e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e10:	4b4d      	ldr	r3, [pc, #308]	@ (8007f48 <UART_SetConfig+0x56c>)
 8007e12:	61fb      	str	r3, [r7, #28]
        break;
 8007e14:	e00d      	b.n	8007e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e16:	f7fd fbcf 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 8007e1a:	61f8      	str	r0, [r7, #28]
        break;
 8007e1c:	e009      	b.n	8007e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e22:	61fb      	str	r3, [r7, #28]
        break;
 8007e24:	e005      	b.n	8007e32 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007e26:	2300      	movs	r3, #0
 8007e28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007e30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d077      	beq.n	8007f28 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	005a      	lsls	r2, r3, #1
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	085b      	lsrs	r3, r3, #1
 8007e42:	441a      	add	r2, r3
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e4c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	2b0f      	cmp	r3, #15
 8007e52:	d916      	bls.n	8007e82 <UART_SetConfig+0x4a6>
 8007e54:	69bb      	ldr	r3, [r7, #24]
 8007e56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e5a:	d212      	bcs.n	8007e82 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e5c:	69bb      	ldr	r3, [r7, #24]
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	f023 030f 	bic.w	r3, r3, #15
 8007e64:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	085b      	lsrs	r3, r3, #1
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	f003 0307 	and.w	r3, r3, #7
 8007e70:	b29a      	uxth	r2, r3
 8007e72:	8afb      	ldrh	r3, [r7, #22]
 8007e74:	4313      	orrs	r3, r2
 8007e76:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	8afa      	ldrh	r2, [r7, #22]
 8007e7e:	60da      	str	r2, [r3, #12]
 8007e80:	e052      	b.n	8007f28 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007e88:	e04e      	b.n	8007f28 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007e8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007e8e:	2b08      	cmp	r3, #8
 8007e90:	d827      	bhi.n	8007ee2 <UART_SetConfig+0x506>
 8007e92:	a201      	add	r2, pc, #4	@ (adr r2, 8007e98 <UART_SetConfig+0x4bc>)
 8007e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e98:	08007ebd 	.word	0x08007ebd
 8007e9c:	08007ec5 	.word	0x08007ec5
 8007ea0:	08007ecd 	.word	0x08007ecd
 8007ea4:	08007ee3 	.word	0x08007ee3
 8007ea8:	08007ed3 	.word	0x08007ed3
 8007eac:	08007ee3 	.word	0x08007ee3
 8007eb0:	08007ee3 	.word	0x08007ee3
 8007eb4:	08007ee3 	.word	0x08007ee3
 8007eb8:	08007edb 	.word	0x08007edb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ebc:	f7fd fc14 	bl	80056e8 <HAL_RCC_GetPCLK1Freq>
 8007ec0:	61f8      	str	r0, [r7, #28]
        break;
 8007ec2:	e014      	b.n	8007eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ec4:	f7fd fc26 	bl	8005714 <HAL_RCC_GetPCLK2Freq>
 8007ec8:	61f8      	str	r0, [r7, #28]
        break;
 8007eca:	e010      	b.n	8007eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8007f48 <UART_SetConfig+0x56c>)
 8007ece:	61fb      	str	r3, [r7, #28]
        break;
 8007ed0:	e00d      	b.n	8007eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ed2:	f7fd fb71 	bl	80055b8 <HAL_RCC_GetSysClockFreq>
 8007ed6:	61f8      	str	r0, [r7, #28]
        break;
 8007ed8:	e009      	b.n	8007eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ede:	61fb      	str	r3, [r7, #28]
        break;
 8007ee0:	e005      	b.n	8007eee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007eec:	bf00      	nop
    }

    if (pclk != 0U)
 8007eee:	69fb      	ldr	r3, [r7, #28]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d019      	beq.n	8007f28 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	085a      	lsrs	r2, r3, #1
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	441a      	add	r2, r3
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f06:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	2b0f      	cmp	r3, #15
 8007f0c:	d909      	bls.n	8007f22 <UART_SetConfig+0x546>
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f14:	d205      	bcs.n	8007f22 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	60da      	str	r2, [r3, #12]
 8007f20:	e002      	b.n	8007f28 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2200      	movs	r2, #0
 8007f32:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007f34:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3728      	adds	r7, #40	@ 0x28
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f42:	bf00      	nop
 8007f44:	40008000 	.word	0x40008000
 8007f48:	00f42400 	.word	0x00f42400

08007f4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f58:	f003 0308 	and.w	r3, r3, #8
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d00a      	beq.n	8007f76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	430a      	orrs	r2, r1
 8007f74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00a      	beq.n	8007f98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	430a      	orrs	r2, r1
 8007f96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f9c:	f003 0302 	and.w	r3, r3, #2
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00a      	beq.n	8007fba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	430a      	orrs	r2, r1
 8007fb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fbe:	f003 0304 	and.w	r3, r3, #4
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00a      	beq.n	8007fdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	430a      	orrs	r2, r1
 8007fda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe0:	f003 0310 	and.w	r3, r3, #16
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00a      	beq.n	8007ffe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008002:	f003 0320 	and.w	r3, r3, #32
 8008006:	2b00      	cmp	r3, #0
 8008008:	d00a      	beq.n	8008020 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	430a      	orrs	r2, r1
 800801e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008028:	2b00      	cmp	r3, #0
 800802a:	d01a      	beq.n	8008062 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	430a      	orrs	r2, r1
 8008040:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008046:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800804a:	d10a      	bne.n	8008062 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	430a      	orrs	r2, r1
 8008060:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008066:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00a      	beq.n	8008084 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	430a      	orrs	r2, r1
 8008082:	605a      	str	r2, [r3, #4]
  }
}
 8008084:	bf00      	nop
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b098      	sub	sp, #96	@ 0x60
 8008094:	af02      	add	r7, sp, #8
 8008096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2200      	movs	r2, #0
 800809c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80080a0:	f7fa f986 	bl	80023b0 <HAL_GetTick>
 80080a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f003 0308 	and.w	r3, r3, #8
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d12e      	bne.n	8008112 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80080b8:	9300      	str	r3, [sp, #0]
 80080ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080bc:	2200      	movs	r2, #0
 80080be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 f88c 	bl	80081e0 <UART_WaitOnFlagUntilTimeout>
 80080c8:	4603      	mov	r3, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d021      	beq.n	8008112 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d6:	e853 3f00 	ldrex	r3, [r3]
 80080da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	461a      	mov	r2, r3
 80080ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80080ee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080f4:	e841 2300 	strex	r3, r2, [r1]
 80080f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1e6      	bne.n	80080ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2220      	movs	r2, #32
 8008104:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800810e:	2303      	movs	r3, #3
 8008110:	e062      	b.n	80081d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f003 0304 	and.w	r3, r3, #4
 800811c:	2b04      	cmp	r3, #4
 800811e:	d149      	bne.n	80081b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008120:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008124:	9300      	str	r3, [sp, #0]
 8008126:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008128:	2200      	movs	r2, #0
 800812a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 f856 	bl	80081e0 <UART_WaitOnFlagUntilTimeout>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d03c      	beq.n	80081b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008142:	e853 3f00 	ldrex	r3, [r3]
 8008146:	623b      	str	r3, [r7, #32]
   return(result);
 8008148:	6a3b      	ldr	r3, [r7, #32]
 800814a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800814e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	461a      	mov	r2, r3
 8008156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008158:	633b      	str	r3, [r7, #48]	@ 0x30
 800815a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800815e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008160:	e841 2300 	strex	r3, r2, [r1]
 8008164:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1e6      	bne.n	800813a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	3308      	adds	r3, #8
 8008172:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	e853 3f00 	ldrex	r3, [r3]
 800817a:	60fb      	str	r3, [r7, #12]
   return(result);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f023 0301 	bic.w	r3, r3, #1
 8008182:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	3308      	adds	r3, #8
 800818a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800818c:	61fa      	str	r2, [r7, #28]
 800818e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008190:	69b9      	ldr	r1, [r7, #24]
 8008192:	69fa      	ldr	r2, [r7, #28]
 8008194:	e841 2300 	strex	r3, r2, [r1]
 8008198:	617b      	str	r3, [r7, #20]
   return(result);
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1e5      	bne.n	800816c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2220      	movs	r2, #32
 80081a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081b0:	2303      	movs	r3, #3
 80081b2:	e011      	b.n	80081d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2220      	movs	r2, #32
 80081b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2220      	movs	r2, #32
 80081be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3758      	adds	r7, #88	@ 0x58
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	603b      	str	r3, [r7, #0]
 80081ec:	4613      	mov	r3, r2
 80081ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081f0:	e04f      	b.n	8008292 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081f8:	d04b      	beq.n	8008292 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081fa:	f7fa f8d9 	bl	80023b0 <HAL_GetTick>
 80081fe:	4602      	mov	r2, r0
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	1ad3      	subs	r3, r2, r3
 8008204:	69ba      	ldr	r2, [r7, #24]
 8008206:	429a      	cmp	r2, r3
 8008208:	d302      	bcc.n	8008210 <UART_WaitOnFlagUntilTimeout+0x30>
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d101      	bne.n	8008214 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008210:	2303      	movs	r3, #3
 8008212:	e04e      	b.n	80082b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f003 0304 	and.w	r3, r3, #4
 800821e:	2b00      	cmp	r3, #0
 8008220:	d037      	beq.n	8008292 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	2b80      	cmp	r3, #128	@ 0x80
 8008226:	d034      	beq.n	8008292 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	2b40      	cmp	r3, #64	@ 0x40
 800822c:	d031      	beq.n	8008292 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	69db      	ldr	r3, [r3, #28]
 8008234:	f003 0308 	and.w	r3, r3, #8
 8008238:	2b08      	cmp	r3, #8
 800823a:	d110      	bne.n	800825e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2208      	movs	r2, #8
 8008242:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008244:	68f8      	ldr	r0, [r7, #12]
 8008246:	f000 f838 	bl	80082ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2208      	movs	r2, #8
 800824e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2200      	movs	r2, #0
 8008256:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e029      	b.n	80082b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	69db      	ldr	r3, [r3, #28]
 8008264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800826c:	d111      	bne.n	8008292 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008276:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f000 f81e 	bl	80082ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2220      	movs	r2, #32
 8008282:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2200      	movs	r2, #0
 800828a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800828e:	2303      	movs	r3, #3
 8008290:	e00f      	b.n	80082b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	69da      	ldr	r2, [r3, #28]
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	4013      	ands	r3, r2
 800829c:	68ba      	ldr	r2, [r7, #8]
 800829e:	429a      	cmp	r2, r3
 80082a0:	bf0c      	ite	eq
 80082a2:	2301      	moveq	r3, #1
 80082a4:	2300      	movne	r3, #0
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	461a      	mov	r2, r3
 80082aa:	79fb      	ldrb	r3, [r7, #7]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d0a0      	beq.n	80081f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082b0:	2300      	movs	r3, #0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3710      	adds	r7, #16
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082ba:	b480      	push	{r7}
 80082bc:	b095      	sub	sp, #84	@ 0x54
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082ca:	e853 3f00 	ldrex	r3, [r3]
 80082ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	461a      	mov	r2, r3
 80082de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80082e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80082e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082e8:	e841 2300 	strex	r3, r2, [r1]
 80082ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d1e6      	bne.n	80082c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	3308      	adds	r3, #8
 80082fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fc:	6a3b      	ldr	r3, [r7, #32]
 80082fe:	e853 3f00 	ldrex	r3, [r3]
 8008302:	61fb      	str	r3, [r7, #28]
   return(result);
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	f023 0301 	bic.w	r3, r3, #1
 800830a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3308      	adds	r3, #8
 8008312:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008314:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008316:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008318:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800831a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800831c:	e841 2300 	strex	r3, r2, [r1]
 8008320:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008324:	2b00      	cmp	r3, #0
 8008326:	d1e5      	bne.n	80082f4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800832c:	2b01      	cmp	r3, #1
 800832e:	d118      	bne.n	8008362 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	60bb      	str	r3, [r7, #8]
   return(result);
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	f023 0310 	bic.w	r3, r3, #16
 8008344:	647b      	str	r3, [r7, #68]	@ 0x44
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	461a      	mov	r2, r3
 800834c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800834e:	61bb      	str	r3, [r7, #24]
 8008350:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	6979      	ldr	r1, [r7, #20]
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	e841 2300 	strex	r3, r2, [r1]
 800835a:	613b      	str	r3, [r7, #16]
   return(result);
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1e6      	bne.n	8008330 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2220      	movs	r2, #32
 8008366:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008376:	bf00      	nop
 8008378:	3754      	adds	r7, #84	@ 0x54
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr

08008382 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008382:	b084      	sub	sp, #16
 8008384:	b580      	push	{r7, lr}
 8008386:	b084      	sub	sp, #16
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	f107 001c 	add.w	r0, r7, #28
 8008390:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 f9bd 	bl	8008720 <USB_CoreReset>
 80083a6:	4603      	mov	r3, r0
 80083a8:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80083aa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d106      	bne.n	80083c0 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083b6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80083be:	e005      	b.n	80083cc <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083c4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80083cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80083d8:	b004      	add	sp, #16
 80083da:	4770      	bx	lr

080083dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	f043 0201 	orr.w	r2, r3, #1
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80083f0:	2300      	movs	r3, #0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	370c      	adds	r7, #12
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr

080083fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80083fe:	b480      	push	{r7}
 8008400:	b083      	sub	sp, #12
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	f023 0201 	bic.w	r2, r3, #1
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008412:	2300      	movs	r3, #0
}
 8008414:	4618      	mov	r0, r3
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	460b      	mov	r3, r1
 800842a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800842c:	2300      	movs	r3, #0
 800842e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800843c:	78fb      	ldrb	r3, [r7, #3]
 800843e:	2b01      	cmp	r3, #1
 8008440:	d115      	bne.n	800846e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800844e:	200a      	movs	r0, #10
 8008450:	f7f9 ffba 	bl	80023c8 <HAL_Delay>
      ms += 10U;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	330a      	adds	r3, #10
 8008458:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f952 	bl	8008704 <USB_GetMode>
 8008460:	4603      	mov	r3, r0
 8008462:	2b01      	cmp	r3, #1
 8008464:	d01e      	beq.n	80084a4 <USB_SetCurrentMode+0x84>
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2bc7      	cmp	r3, #199	@ 0xc7
 800846a:	d9f0      	bls.n	800844e <USB_SetCurrentMode+0x2e>
 800846c:	e01a      	b.n	80084a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800846e:	78fb      	ldrb	r3, [r7, #3]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d115      	bne.n	80084a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008480:	200a      	movs	r0, #10
 8008482:	f7f9 ffa1 	bl	80023c8 <HAL_Delay>
      ms += 10U;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	330a      	adds	r3, #10
 800848a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 f939 	bl	8008704 <USB_GetMode>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d005      	beq.n	80084a4 <USB_SetCurrentMode+0x84>
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2bc7      	cmp	r3, #199	@ 0xc7
 800849c:	d9f0      	bls.n	8008480 <USB_SetCurrentMode+0x60>
 800849e:	e001      	b.n	80084a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	e005      	b.n	80084b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2bc8      	cmp	r3, #200	@ 0xc8
 80084a8:	d101      	bne.n	80084ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e000      	b.n	80084b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80084ae:	2300      	movs	r3, #0
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3710      	adds	r7, #16
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b085      	sub	sp, #20
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80084c2:	2300      	movs	r3, #0
 80084c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	3301      	adds	r3, #1
 80084ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084d2:	d901      	bls.n	80084d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80084d4:	2303      	movs	r3, #3
 80084d6:	e01b      	b.n	8008510 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	daf2      	bge.n	80084c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80084e0:	2300      	movs	r3, #0
 80084e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	019b      	lsls	r3, r3, #6
 80084e8:	f043 0220 	orr.w	r2, r3, #32
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	3301      	adds	r3, #1
 80084f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084fc:	d901      	bls.n	8008502 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80084fe:	2303      	movs	r3, #3
 8008500:	e006      	b.n	8008510 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	f003 0320 	and.w	r3, r3, #32
 800850a:	2b20      	cmp	r3, #32
 800850c:	d0f0      	beq.n	80084f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800850e:	2300      	movs	r3, #0
}
 8008510:	4618      	mov	r0, r3
 8008512:	3714      	adds	r7, #20
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008524:	2300      	movs	r3, #0
 8008526:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	3301      	adds	r3, #1
 800852c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008534:	d901      	bls.n	800853a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008536:	2303      	movs	r3, #3
 8008538:	e018      	b.n	800856c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	2b00      	cmp	r3, #0
 8008540:	daf2      	bge.n	8008528 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008542:	2300      	movs	r3, #0
 8008544:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2210      	movs	r2, #16
 800854a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	3301      	adds	r3, #1
 8008550:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008558:	d901      	bls.n	800855e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800855a:	2303      	movs	r3, #3
 800855c:	e006      	b.n	800856c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	f003 0310 	and.w	r3, r3, #16
 8008566:	2b10      	cmp	r3, #16
 8008568:	d0f0      	beq.n	800854c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800856a:	2300      	movs	r3, #0
}
 800856c:	4618      	mov	r0, r3
 800856e:	3714      	adds	r7, #20
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8008578:	b480      	push	{r7}
 800857a:	b089      	sub	sp, #36	@ 0x24
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	4611      	mov	r1, r2
 8008584:	461a      	mov	r2, r3
 8008586:	460b      	mov	r3, r1
 8008588:	71fb      	strb	r3, [r7, #7]
 800858a:	4613      	mov	r3, r2
 800858c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8008596:	88bb      	ldrh	r3, [r7, #4]
 8008598:	3303      	adds	r3, #3
 800859a:	089b      	lsrs	r3, r3, #2
 800859c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800859e:	2300      	movs	r3, #0
 80085a0:	61bb      	str	r3, [r7, #24]
 80085a2:	e018      	b.n	80085d6 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80085a4:	79fb      	ldrb	r3, [r7, #7]
 80085a6:	031a      	lsls	r2, r3, #12
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	4413      	add	r3, r2
 80085ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085b0:	461a      	mov	r2, r3
 80085b2:	69fb      	ldr	r3, [r7, #28]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	6013      	str	r3, [r2, #0]
    pSrc++;
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	3301      	adds	r3, #1
 80085bc:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	3301      	adds	r3, #1
 80085c2:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80085c4:	69fb      	ldr	r3, [r7, #28]
 80085c6:	3301      	adds	r3, #1
 80085c8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80085ca:	69fb      	ldr	r3, [r7, #28]
 80085cc:	3301      	adds	r3, #1
 80085ce:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	3301      	adds	r3, #1
 80085d4:	61bb      	str	r3, [r7, #24]
 80085d6:	69ba      	ldr	r2, [r7, #24]
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d3e2      	bcc.n	80085a4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3724      	adds	r7, #36	@ 0x24
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr

080085ec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b08b      	sub	sp, #44	@ 0x2c
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	60f8      	str	r0, [r7, #12]
 80085f4:	60b9      	str	r1, [r7, #8]
 80085f6:	4613      	mov	r3, r2
 80085f8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008602:	88fb      	ldrh	r3, [r7, #6]
 8008604:	089b      	lsrs	r3, r3, #2
 8008606:	b29b      	uxth	r3, r3
 8008608:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800860a:	88fb      	ldrh	r3, [r7, #6]
 800860c:	f003 0303 	and.w	r3, r3, #3
 8008610:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008612:	2300      	movs	r3, #0
 8008614:	623b      	str	r3, [r7, #32]
 8008616:	e014      	b.n	8008642 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008622:	601a      	str	r2, [r3, #0]
    pDest++;
 8008624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008626:	3301      	adds	r3, #1
 8008628:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800862a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862c:	3301      	adds	r3, #1
 800862e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008632:	3301      	adds	r3, #1
 8008634:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008638:	3301      	adds	r3, #1
 800863a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800863c:	6a3b      	ldr	r3, [r7, #32]
 800863e:	3301      	adds	r3, #1
 8008640:	623b      	str	r3, [r7, #32]
 8008642:	6a3a      	ldr	r2, [r7, #32]
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	429a      	cmp	r2, r3
 8008648:	d3e6      	bcc.n	8008618 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800864a:	8bfb      	ldrh	r3, [r7, #30]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d01e      	beq.n	800868e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008650:	2300      	movs	r3, #0
 8008652:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800865a:	461a      	mov	r2, r3
 800865c:	f107 0310 	add.w	r3, r7, #16
 8008660:	6812      	ldr	r2, [r2, #0]
 8008662:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008664:	693a      	ldr	r2, [r7, #16]
 8008666:	6a3b      	ldr	r3, [r7, #32]
 8008668:	b2db      	uxtb	r3, r3
 800866a:	00db      	lsls	r3, r3, #3
 800866c:	fa22 f303 	lsr.w	r3, r2, r3
 8008670:	b2da      	uxtb	r2, r3
 8008672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008674:	701a      	strb	r2, [r3, #0]
      i++;
 8008676:	6a3b      	ldr	r3, [r7, #32]
 8008678:	3301      	adds	r3, #1
 800867a:	623b      	str	r3, [r7, #32]
      pDest++;
 800867c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800867e:	3301      	adds	r3, #1
 8008680:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008682:	8bfb      	ldrh	r3, [r7, #30]
 8008684:	3b01      	subs	r3, #1
 8008686:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008688:	8bfb      	ldrh	r3, [r7, #30]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d1ea      	bne.n	8008664 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800868e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008690:	4618      	mov	r0, r3
 8008692:	372c      	adds	r7, #44	@ 0x2c
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	695b      	ldr	r3, [r3, #20]
 80086a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	699b      	ldr	r3, [r3, #24]
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	4013      	ands	r3, r2
 80086b2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80086b4:	68fb      	ldr	r3, [r7, #12]
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3714      	adds	r7, #20
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr

080086c2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80086c2:	b480      	push	{r7}
 80086c4:	b085      	sub	sp, #20
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
 80086ca:	460b      	mov	r3, r1
 80086cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80086d2:	78fb      	ldrb	r3, [r7, #3]
 80086d4:	015a      	lsls	r2, r3, #5
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	4413      	add	r3, r2
 80086da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80086e2:	78fb      	ldrb	r3, [r7, #3]
 80086e4:	015a      	lsls	r2, r3, #5
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	4413      	add	r3, r2
 80086ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	4013      	ands	r3, r2
 80086f4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80086f6:	68bb      	ldr	r3, [r7, #8]
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3714      	adds	r7, #20
 80086fc:	46bd      	mov	sp, r7
 80086fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008702:	4770      	bx	lr

08008704 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	695b      	ldr	r3, [r3, #20]
 8008710:	f003 0301 	and.w	r3, r3, #1
}
 8008714:	4618      	mov	r0, r3
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008728:	2300      	movs	r3, #0
 800872a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	3301      	adds	r3, #1
 8008730:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008738:	d901      	bls.n	800873e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800873a:	2303      	movs	r3, #3
 800873c:	e01b      	b.n	8008776 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	daf2      	bge.n	800872c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008746:	2300      	movs	r3, #0
 8008748:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	691b      	ldr	r3, [r3, #16]
 800874e:	f043 0201 	orr.w	r2, r3, #1
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	3301      	adds	r3, #1
 800875a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008762:	d901      	bls.n	8008768 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008764:	2303      	movs	r3, #3
 8008766:	e006      	b.n	8008776 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	691b      	ldr	r3, [r3, #16]
 800876c:	f003 0301 	and.w	r3, r3, #1
 8008770:	2b01      	cmp	r3, #1
 8008772:	d0f0      	beq.n	8008756 <USB_CoreReset+0x36>

  return HAL_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	3714      	adds	r7, #20
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
	...

08008784 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008784:	b084      	sub	sp, #16
 8008786:	b580      	push	{r7, lr}
 8008788:	b086      	sub	sp, #24
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008792:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008796:	2300      	movs	r3, #0
 8008798:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80087a4:	461a      	mov	r2, r3
 80087a6:	2300      	movs	r3, #0
 80087a8:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ae:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80087d0:	f023 0304 	bic.w	r3, r3, #4
 80087d4:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80087d6:	2110      	movs	r1, #16
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f7ff fe6d 	bl	80084b8 <USB_FlushTxFifo>
 80087de:	4603      	mov	r3, r0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d001      	beq.n	80087e8 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 80087e4:	2301      	movs	r3, #1
 80087e6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f7ff fe97 	bl	800851c <USB_FlushRxFifo>
 80087ee:	4603      	mov	r3, r0
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d001      	beq.n	80087f8 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80087f8:	2300      	movs	r3, #0
 80087fa:	613b      	str	r3, [r7, #16]
 80087fc:	e015      	b.n	800882a <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	015a      	lsls	r2, r3, #5
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	4413      	add	r3, r2
 8008806:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800880a:	461a      	mov	r2, r3
 800880c:	f04f 33ff 	mov.w	r3, #4294967295
 8008810:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	015a      	lsls	r2, r3, #5
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	4413      	add	r3, r2
 800881a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800881e:	461a      	mov	r2, r3
 8008820:	2300      	movs	r3, #0
 8008822:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	3301      	adds	r3, #1
 8008828:	613b      	str	r3, [r7, #16]
 800882a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800882e:	461a      	mov	r2, r3
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	4293      	cmp	r3, r2
 8008834:	d3e3      	bcc.n	80087fe <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f04f 32ff 	mov.w	r2, #4294967295
 8008842:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2280      	movs	r2, #128	@ 0x80
 8008848:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	4a0c      	ldr	r2, [pc, #48]	@ (8008880 <USB_HostInit+0xfc>)
 800884e:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	4a0c      	ldr	r2, [pc, #48]	@ (8008884 <USB_HostInit+0x100>)
 8008854:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	699b      	ldr	r3, [r3, #24]
 800885c:	f043 0210 	orr.w	r2, r3, #16
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	699a      	ldr	r2, [r3, #24]
 8008868:	4b07      	ldr	r3, [pc, #28]	@ (8008888 <USB_HostInit+0x104>)
 800886a:	4313      	orrs	r3, r2
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008870:	7dfb      	ldrb	r3, [r7, #23]
}
 8008872:	4618      	mov	r0, r3
 8008874:	3718      	adds	r7, #24
 8008876:	46bd      	mov	sp, r7
 8008878:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800887c:	b004      	add	sp, #16
 800887e:	4770      	bx	lr
 8008880:	00600080 	.word	0x00600080
 8008884:	004000e0 	.word	0x004000e0
 8008888:	a3200008 	.word	0xa3200008

0800888c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800888c:	b480      	push	{r7}
 800888e:	b085      	sub	sp, #20
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	460b      	mov	r3, r1
 8008896:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	68fa      	ldr	r2, [r7, #12]
 80088a6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80088aa:	f023 0303 	bic.w	r3, r3, #3
 80088ae:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	78fb      	ldrb	r3, [r7, #3]
 80088ba:	f003 0303 	and.w	r3, r3, #3
 80088be:	68f9      	ldr	r1, [r7, #12]
 80088c0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80088c4:	4313      	orrs	r3, r2
 80088c6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80088c8:	78fb      	ldrb	r3, [r7, #3]
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d107      	bne.n	80088de <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088d4:	461a      	mov	r2, r3
 80088d6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80088da:	6053      	str	r3, [r2, #4]
 80088dc:	e00c      	b.n	80088f8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80088de:	78fb      	ldrb	r3, [r7, #3]
 80088e0:	2b02      	cmp	r3, #2
 80088e2:	d107      	bne.n	80088f4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088ea:	461a      	mov	r2, r3
 80088ec:	f241 7370 	movw	r3, #6000	@ 0x1770
 80088f0:	6053      	str	r3, [r2, #4]
 80088f2:	e001      	b.n	80088f8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	e000      	b.n	80088fa <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80088f8:	2300      	movs	r3, #0
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3714      	adds	r7, #20
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr

08008906 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b084      	sub	sp, #16
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008912:	2300      	movs	r3, #0
 8008914:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008926:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008930:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008934:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008936:	2064      	movs	r0, #100	@ 0x64
 8008938:	f7f9 fd46 	bl	80023c8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008944:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008948:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800894a:	200a      	movs	r0, #10
 800894c:	f7f9 fd3c 	bl	80023c8 <HAL_Delay>

  return HAL_OK;
 8008950:	2300      	movs	r3, #0
}
 8008952:	4618      	mov	r0, r3
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800895a:	b480      	push	{r7}
 800895c:	b085      	sub	sp, #20
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
 8008962:	460b      	mov	r3, r1
 8008964:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800896a:	2300      	movs	r3, #0
 800896c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800897e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008986:	2b00      	cmp	r3, #0
 8008988:	d109      	bne.n	800899e <USB_DriveVbus+0x44>
 800898a:	78fb      	ldrb	r3, [r7, #3]
 800898c:	2b01      	cmp	r3, #1
 800898e:	d106      	bne.n	800899e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	68fa      	ldr	r2, [r7, #12]
 8008994:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008998:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800899c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80089a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089a8:	d109      	bne.n	80089be <USB_DriveVbus+0x64>
 80089aa:	78fb      	ldrb	r3, [r7, #3]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d106      	bne.n	80089be <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80089b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089bc:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80089be:	2300      	movs	r3, #0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3714      	adds	r7, #20
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80089d8:	2300      	movs	r3, #0
 80089da:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	0c5b      	lsrs	r3, r3, #17
 80089ea:	f003 0303 	and.w	r3, r3, #3
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3714      	adds	r7, #20
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr

080089fa <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80089fa:	b480      	push	{r7}
 80089fc:	b085      	sub	sp, #20
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	b29b      	uxth	r3, r3
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	3714      	adds	r7, #20
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr

08008a1c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b088      	sub	sp, #32
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	4608      	mov	r0, r1
 8008a26:	4611      	mov	r1, r2
 8008a28:	461a      	mov	r2, r3
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	70fb      	strb	r3, [r7, #3]
 8008a2e:	460b      	mov	r3, r1
 8008a30:	70bb      	strb	r3, [r7, #2]
 8008a32:	4613      	mov	r3, r2
 8008a34:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008a36:	2300      	movs	r3, #0
 8008a38:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008a3e:	78fb      	ldrb	r3, [r7, #3]
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a50:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008a52:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008a56:	2b03      	cmp	r3, #3
 8008a58:	d867      	bhi.n	8008b2a <USB_HC_Init+0x10e>
 8008a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008a60 <USB_HC_Init+0x44>)
 8008a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a60:	08008a71 	.word	0x08008a71
 8008a64:	08008aed 	.word	0x08008aed
 8008a68:	08008a71 	.word	0x08008a71
 8008a6c:	08008aaf 	.word	0x08008aaf
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008a70:	78fb      	ldrb	r3, [r7, #3]
 8008a72:	015a      	lsls	r2, r3, #5
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	4413      	add	r3, r2
 8008a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008a82:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008a84:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	da51      	bge.n	8008b30 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008a8c:	78fb      	ldrb	r3, [r7, #3]
 8008a8e:	015a      	lsls	r2, r3, #5
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	4413      	add	r3, r2
 8008a94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	78fa      	ldrb	r2, [r7, #3]
 8008a9c:	0151      	lsls	r1, r2, #5
 8008a9e:	693a      	ldr	r2, [r7, #16]
 8008aa0:	440a      	add	r2, r1
 8008aa2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008aaa:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008aac:	e040      	b.n	8008b30 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008aae:	78fb      	ldrb	r3, [r7, #3]
 8008ab0:	015a      	lsls	r2, r3, #5
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aba:	461a      	mov	r2, r3
 8008abc:	f240 639d 	movw	r3, #1693	@ 0x69d
 8008ac0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008ac2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	da34      	bge.n	8008b34 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008aca:	78fb      	ldrb	r3, [r7, #3]
 8008acc:	015a      	lsls	r2, r3, #5
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	4413      	add	r3, r2
 8008ad2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	78fa      	ldrb	r2, [r7, #3]
 8008ada:	0151      	lsls	r1, r2, #5
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	440a      	add	r2, r1
 8008ae0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ae8:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008aea:	e023      	b.n	8008b34 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008aec:	78fb      	ldrb	r3, [r7, #3]
 8008aee:	015a      	lsls	r2, r3, #5
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	4413      	add	r3, r2
 8008af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008af8:	461a      	mov	r2, r3
 8008afa:	f240 2325 	movw	r3, #549	@ 0x225
 8008afe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008b00:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	da17      	bge.n	8008b38 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008b08:	78fb      	ldrb	r3, [r7, #3]
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	78fa      	ldrb	r2, [r7, #3]
 8008b18:	0151      	lsls	r1, r2, #5
 8008b1a:	693a      	ldr	r2, [r7, #16]
 8008b1c:	440a      	add	r2, r1
 8008b1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b22:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008b26:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008b28:	e006      	b.n	8008b38 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	77fb      	strb	r3, [r7, #31]
      break;
 8008b2e:	e004      	b.n	8008b3a <USB_HC_Init+0x11e>
      break;
 8008b30:	bf00      	nop
 8008b32:	e002      	b.n	8008b3a <USB_HC_Init+0x11e>
      break;
 8008b34:	bf00      	nop
 8008b36:	e000      	b.n	8008b3a <USB_HC_Init+0x11e>
      break;
 8008b38:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008b3a:	78fb      	ldrb	r3, [r7, #3]
 8008b3c:	015a      	lsls	r2, r3, #5
 8008b3e:	693b      	ldr	r3, [r7, #16]
 8008b40:	4413      	add	r3, r2
 8008b42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	78fa      	ldrb	r2, [r7, #3]
 8008b4a:	0151      	lsls	r1, r2, #5
 8008b4c:	693a      	ldr	r2, [r7, #16]
 8008b4e:	440a      	add	r2, r1
 8008b50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b54:	f043 0302 	orr.w	r3, r3, #2
 8008b58:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b60:	699a      	ldr	r2, [r3, #24]
 8008b62:	78fb      	ldrb	r3, [r7, #3]
 8008b64:	f003 030f 	and.w	r3, r3, #15
 8008b68:	2101      	movs	r1, #1
 8008b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8008b6e:	6939      	ldr	r1, [r7, #16]
 8008b70:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008b74:	4313      	orrs	r3, r2
 8008b76:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	699b      	ldr	r3, [r3, #24]
 8008b7c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008b84:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	da03      	bge.n	8008b94 <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008b8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b90:	61bb      	str	r3, [r7, #24]
 8008b92:	e001      	b.n	8008b98 <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 8008b94:	2300      	movs	r3, #0
 8008b96:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7ff ff17 	bl	80089cc <USB_GetHostSpeed>
 8008b9e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008ba0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008ba4:	2b02      	cmp	r3, #2
 8008ba6:	d106      	bne.n	8008bb6 <USB_HC_Init+0x19a>
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	d003      	beq.n	8008bb6 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008bae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	e001      	b.n	8008bba <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008bba:	787b      	ldrb	r3, [r7, #1]
 8008bbc:	059b      	lsls	r3, r3, #22
 8008bbe:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008bc2:	78bb      	ldrb	r3, [r7, #2]
 8008bc4:	02db      	lsls	r3, r3, #11
 8008bc6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008bca:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008bcc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008bd0:	049b      	lsls	r3, r3, #18
 8008bd2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008bd6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008bd8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008bda:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008bde:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	431a      	orrs	r2, r3
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008be8:	78fa      	ldrb	r2, [r7, #3]
 8008bea:	0151      	lsls	r1, r2, #5
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	440a      	add	r2, r1
 8008bf0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008bf4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008bf8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008bfa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008bfe:	2b03      	cmp	r3, #3
 8008c00:	d003      	beq.n	8008c0a <USB_HC_Init+0x1ee>
 8008c02:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d10f      	bne.n	8008c2a <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008c0a:	78fb      	ldrb	r3, [r7, #3]
 8008c0c:	015a      	lsls	r2, r3, #5
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	4413      	add	r3, r2
 8008c12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	78fa      	ldrb	r2, [r7, #3]
 8008c1a:	0151      	lsls	r1, r2, #5
 8008c1c:	693a      	ldr	r2, [r7, #16]
 8008c1e:	440a      	add	r2, r1
 8008c20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c24:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c28:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008c2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3720      	adds	r7, #32
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}

08008c34 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b088      	sub	sp, #32
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	785b      	ldrb	r3, [r3, #1]
 8008c46:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008c48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008c4c:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	699b      	ldr	r3, [r3, #24]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d018      	beq.n	8008c88 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	699b      	ldr	r3, [r3, #24]
 8008c5a:	683a      	ldr	r2, [r7, #0]
 8008c5c:	8952      	ldrh	r2, [r2, #10]
 8008c5e:	4413      	add	r3, r2
 8008c60:	3b01      	subs	r3, #1
 8008c62:	683a      	ldr	r2, [r7, #0]
 8008c64:	8952      	ldrh	r2, [r2, #10]
 8008c66:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c6a:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8008c6c:	8bfa      	ldrh	r2, [r7, #30]
 8008c6e:	8a7b      	ldrh	r3, [r7, #18]
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d90b      	bls.n	8008c8c <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8008c74:	8a7b      	ldrh	r3, [r7, #18]
 8008c76:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008c78:	8bfb      	ldrh	r3, [r7, #30]
 8008c7a:	683a      	ldr	r2, [r7, #0]
 8008c7c:	8952      	ldrh	r2, [r2, #10]
 8008c7e:	fb03 f202 	mul.w	r2, r3, r2
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	615a      	str	r2, [r3, #20]
 8008c86:	e001      	b.n	8008c8c <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	78db      	ldrb	r3, [r3, #3]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d007      	beq.n	8008ca4 <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008c94:	8bfb      	ldrh	r3, [r7, #30]
 8008c96:	683a      	ldr	r2, [r7, #0]
 8008c98:	8952      	ldrh	r2, [r2, #10]
 8008c9a:	fb03 f202 	mul.w	r2, r3, r2
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	615a      	str	r2, [r3, #20]
 8008ca2:	e003      	b.n	8008cac <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	699a      	ldr	r2, [r3, #24]
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	695b      	ldr	r3, [r3, #20]
 8008cb0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008cb4:	8bfb      	ldrh	r3, [r7, #30]
 8008cb6:	04d9      	lsls	r1, r3, #19
 8008cb8:	4b59      	ldr	r3, [pc, #356]	@ (8008e20 <USB_HC_StartXfer+0x1ec>)
 8008cba:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008cbc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	7b1b      	ldrb	r3, [r3, #12]
 8008cc2:	075b      	lsls	r3, r3, #29
 8008cc4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008cc8:	6979      	ldr	r1, [r7, #20]
 8008cca:	0148      	lsls	r0, r1, #5
 8008ccc:	69b9      	ldr	r1, [r7, #24]
 8008cce:	4401      	add	r1, r0
 8008cd0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008cd4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008cd6:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	f003 0301 	and.w	r3, r3, #1
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	bf0c      	ite	eq
 8008ce8:	2301      	moveq	r3, #1
 8008cea:	2300      	movne	r3, #0
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	015a      	lsls	r2, r3, #5
 8008cf4:	69bb      	ldr	r3, [r7, #24]
 8008cf6:	4413      	add	r3, r2
 8008cf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	697a      	ldr	r2, [r7, #20]
 8008d00:	0151      	lsls	r1, r2, #5
 8008d02:	69ba      	ldr	r2, [r7, #24]
 8008d04:	440a      	add	r2, r1
 8008d06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d0a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008d0e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	015a      	lsls	r2, r3, #5
 8008d14:	69bb      	ldr	r3, [r7, #24]
 8008d16:	4413      	add	r3, r2
 8008d18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	7c7b      	ldrb	r3, [r7, #17]
 8008d20:	075b      	lsls	r3, r3, #29
 8008d22:	6979      	ldr	r1, [r7, #20]
 8008d24:	0148      	lsls	r0, r1, #5
 8008d26:	69b9      	ldr	r1, [r7, #24]
 8008d28:	4401      	add	r1, r0
 8008d2a:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	015a      	lsls	r2, r3, #5
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	4413      	add	r3, r2
 8008d3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008d48:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	78db      	ldrb	r3, [r3, #3]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d004      	beq.n	8008d5c <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d58:	60bb      	str	r3, [r7, #8]
 8008d5a:	e003      	b.n	8008d64 <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008d62:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d6a:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	015a      	lsls	r2, r3, #5
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	4413      	add	r3, r2
 8008d74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d78:	461a      	mov	r2, r3
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	78db      	ldrb	r3, [r3, #3]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d147      	bne.n	8008e16 <USB_HC_StartXfer+0x1e2>
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	699b      	ldr	r3, [r3, #24]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d043      	beq.n	8008e16 <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	7a1b      	ldrb	r3, [r3, #8]
 8008d92:	2b03      	cmp	r3, #3
 8008d94:	d830      	bhi.n	8008df8 <USB_HC_StartXfer+0x1c4>
 8008d96:	a201      	add	r2, pc, #4	@ (adr r2, 8008d9c <USB_HC_StartXfer+0x168>)
 8008d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9c:	08008dad 	.word	0x08008dad
 8008da0:	08008dd1 	.word	0x08008dd1
 8008da4:	08008dad 	.word	0x08008dad
 8008da8:	08008dd1 	.word	0x08008dd1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	699b      	ldr	r3, [r3, #24]
 8008db0:	3303      	adds	r3, #3
 8008db2:	089b      	lsrs	r3, r3, #2
 8008db4:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008db6:	89fa      	ldrh	r2, [r7, #14]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d91c      	bls.n	8008dfc <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	699b      	ldr	r3, [r3, #24]
 8008dc6:	f043 0220 	orr.w	r2, r3, #32
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	619a      	str	r2, [r3, #24]
        }
        break;
 8008dce:	e015      	b.n	8008dfc <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	699b      	ldr	r3, [r3, #24]
 8008dd4:	3303      	adds	r3, #3
 8008dd6:	089b      	lsrs	r3, r3, #2
 8008dd8:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008dda:	89fa      	ldrh	r2, [r7, #14]
 8008ddc:	69bb      	ldr	r3, [r7, #24]
 8008dde:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008de2:	691b      	ldr	r3, [r3, #16]
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d90a      	bls.n	8008e00 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	699b      	ldr	r3, [r3, #24]
 8008dee:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	619a      	str	r2, [r3, #24]
        }
        break;
 8008df6:	e003      	b.n	8008e00 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 8008df8:	bf00      	nop
 8008dfa:	e002      	b.n	8008e02 <USB_HC_StartXfer+0x1ce>
        break;
 8008dfc:	bf00      	nop
 8008dfe:	e000      	b.n	8008e02 <USB_HC_StartXfer+0x1ce>
        break;
 8008e00:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	6919      	ldr	r1, [r3, #16]
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	785a      	ldrb	r2, [r3, #1]
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	699b      	ldr	r3, [r3, #24]
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f7ff fbb1 	bl	8008578 <USB_WritePacket>
  }

  return HAL_OK;
 8008e16:	2300      	movs	r3, #0
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3720      	adds	r7, #32
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	1ff80000 	.word	0x1ff80000

08008e24 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e36:	695b      	ldr	r3, [r3, #20]
 8008e38:	b29b      	uxth	r3, r3
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3714      	adds	r7, #20
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr

08008e46 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008e46:	b480      	push	{r7}
 8008e48:	b089      	sub	sp, #36	@ 0x24
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
 8008e4e:	460b      	mov	r3, r1
 8008e50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008e56:	78fb      	ldrb	r3, [r7, #3]
 8008e58:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008e5e:	69bb      	ldr	r3, [r7, #24]
 8008e60:	015a      	lsls	r2, r3, #5
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	4413      	add	r3, r2
 8008e66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	0c9b      	lsrs	r3, r3, #18
 8008e6e:	f003 0303 	and.w	r3, r3, #3
 8008e72:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008e74:	69bb      	ldr	r3, [r7, #24]
 8008e76:	015a      	lsls	r2, r3, #5
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	0fdb      	lsrs	r3, r3, #31
 8008e84:	f003 0301 	and.w	r3, r3, #1
 8008e88:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	015a      	lsls	r2, r3, #5
 8008e8e:	69fb      	ldr	r3, [r7, #28]
 8008e90:	4413      	add	r3, r2
 8008e92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	0fdb      	lsrs	r3, r3, #31
 8008e9a:	f003 0301 	and.w	r3, r3, #1
 8008e9e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	f003 0320 	and.w	r3, r3, #32
 8008ea8:	2b20      	cmp	r3, #32
 8008eaa:	d10d      	bne.n	8008ec8 <USB_HC_Halt+0x82>
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d10a      	bne.n	8008ec8 <USB_HC_Halt+0x82>
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d005      	beq.n	8008ec4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d002      	beq.n	8008ec4 <USB_HC_Halt+0x7e>
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	2b03      	cmp	r3, #3
 8008ec2:	d101      	bne.n	8008ec8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	e0d8      	b.n	800907a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d002      	beq.n	8008ed4 <USB_HC_Halt+0x8e>
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	2b02      	cmp	r3, #2
 8008ed2:	d173      	bne.n	8008fbc <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008ed4:	69bb      	ldr	r3, [r7, #24]
 8008ed6:	015a      	lsls	r2, r3, #5
 8008ed8:	69fb      	ldr	r3, [r7, #28]
 8008eda:	4413      	add	r3, r2
 8008edc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	69ba      	ldr	r2, [r7, #24]
 8008ee4:	0151      	lsls	r1, r2, #5
 8008ee6:	69fa      	ldr	r2, [r7, #28]
 8008ee8:	440a      	add	r2, r1
 8008eea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008eee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ef2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	689b      	ldr	r3, [r3, #8]
 8008ef8:	f003 0320 	and.w	r3, r3, #32
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d14a      	bne.n	8008f96 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d133      	bne.n	8008f74 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008f0c:	69bb      	ldr	r3, [r7, #24]
 8008f0e:	015a      	lsls	r2, r3, #5
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	4413      	add	r3, r2
 8008f14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	69ba      	ldr	r2, [r7, #24]
 8008f1c:	0151      	lsls	r1, r2, #5
 8008f1e:	69fa      	ldr	r2, [r7, #28]
 8008f20:	440a      	add	r2, r1
 8008f22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008f2a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	015a      	lsls	r2, r3, #5
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	4413      	add	r3, r2
 8008f34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	69ba      	ldr	r2, [r7, #24]
 8008f3c:	0151      	lsls	r1, r2, #5
 8008f3e:	69fa      	ldr	r2, [r7, #28]
 8008f40:	440a      	add	r2, r1
 8008f42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f4a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f58:	d82e      	bhi.n	8008fb8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	015a      	lsls	r2, r3, #5
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	4413      	add	r3, r2
 8008f62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f70:	d0ec      	beq.n	8008f4c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008f72:	e081      	b.n	8009078 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008f74:	69bb      	ldr	r3, [r7, #24]
 8008f76:	015a      	lsls	r2, r3, #5
 8008f78:	69fb      	ldr	r3, [r7, #28]
 8008f7a:	4413      	add	r3, r2
 8008f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	69ba      	ldr	r2, [r7, #24]
 8008f84:	0151      	lsls	r1, r2, #5
 8008f86:	69fa      	ldr	r2, [r7, #28]
 8008f88:	440a      	add	r2, r1
 8008f8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f92:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008f94:	e070      	b.n	8009078 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008f96:	69bb      	ldr	r3, [r7, #24]
 8008f98:	015a      	lsls	r2, r3, #5
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	4413      	add	r3, r2
 8008f9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	69ba      	ldr	r2, [r7, #24]
 8008fa6:	0151      	lsls	r1, r2, #5
 8008fa8:	69fa      	ldr	r2, [r7, #28]
 8008faa:	440a      	add	r2, r1
 8008fac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fb0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fb4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008fb6:	e05f      	b.n	8009078 <USB_HC_Halt+0x232>
            break;
 8008fb8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008fba:	e05d      	b.n	8009078 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	015a      	lsls	r2, r3, #5
 8008fc0:	69fb      	ldr	r3, [r7, #28]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	69ba      	ldr	r2, [r7, #24]
 8008fcc:	0151      	lsls	r1, r2, #5
 8008fce:	69fa      	ldr	r2, [r7, #28]
 8008fd0:	440a      	add	r2, r1
 8008fd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fd6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008fda:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008fdc:	69fb      	ldr	r3, [r7, #28]
 8008fde:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d133      	bne.n	8009054 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	015a      	lsls	r2, r3, #5
 8008ff0:	69fb      	ldr	r3, [r7, #28]
 8008ff2:	4413      	add	r3, r2
 8008ff4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	69ba      	ldr	r2, [r7, #24]
 8008ffc:	0151      	lsls	r1, r2, #5
 8008ffe:	69fa      	ldr	r2, [r7, #28]
 8009000:	440a      	add	r2, r1
 8009002:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009006:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800900a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	015a      	lsls	r2, r3, #5
 8009010:	69fb      	ldr	r3, [r7, #28]
 8009012:	4413      	add	r3, r2
 8009014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	69ba      	ldr	r2, [r7, #24]
 800901c:	0151      	lsls	r1, r2, #5
 800901e:	69fa      	ldr	r2, [r7, #28]
 8009020:	440a      	add	r2, r1
 8009022:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009026:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800902a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	3301      	adds	r3, #1
 8009030:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009038:	d81d      	bhi.n	8009076 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800903a:	69bb      	ldr	r3, [r7, #24]
 800903c:	015a      	lsls	r2, r3, #5
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	4413      	add	r3, r2
 8009042:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800904c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009050:	d0ec      	beq.n	800902c <USB_HC_Halt+0x1e6>
 8009052:	e011      	b.n	8009078 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	015a      	lsls	r2, r3, #5
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	4413      	add	r3, r2
 800905c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69ba      	ldr	r2, [r7, #24]
 8009064:	0151      	lsls	r1, r2, #5
 8009066:	69fa      	ldr	r2, [r7, #28]
 8009068:	440a      	add	r2, r1
 800906a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800906e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009072:	6013      	str	r3, [r2, #0]
 8009074:	e000      	b.n	8009078 <USB_HC_Halt+0x232>
          break;
 8009076:	bf00      	nop
    }
  }

  return HAL_OK;
 8009078:	2300      	movs	r3, #0
}
 800907a:	4618      	mov	r0, r3
 800907c:	3724      	adds	r7, #36	@ 0x24
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr

08009086 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b088      	sub	sp, #32
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800908e:	2300      	movs	r3, #0
 8009090:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009096:	2300      	movs	r3, #0
 8009098:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f7ff f9af 	bl	80083fe <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80090a0:	2110      	movs	r1, #16
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f7ff fa08 	bl	80084b8 <USB_FlushTxFifo>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d001      	beq.n	80090b2 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f7ff fa32 	bl	800851c <USB_FlushRxFifo>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d001      	beq.n	80090c2 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80090c2:	2300      	movs	r3, #0
 80090c4:	61bb      	str	r3, [r7, #24]
 80090c6:	e01f      	b.n	8009108 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80090c8:	69bb      	ldr	r3, [r7, #24]
 80090ca:	015a      	lsls	r2, r3, #5
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	4413      	add	r3, r2
 80090d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090de:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090e6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80090ee:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	015a      	lsls	r2, r3, #5
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	4413      	add	r3, r2
 80090f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090fc:	461a      	mov	r2, r3
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009102:	69bb      	ldr	r3, [r7, #24]
 8009104:	3301      	adds	r3, #1
 8009106:	61bb      	str	r3, [r7, #24]
 8009108:	69bb      	ldr	r3, [r7, #24]
 800910a:	2b0f      	cmp	r3, #15
 800910c:	d9dc      	bls.n	80090c8 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800910e:	2300      	movs	r3, #0
 8009110:	61bb      	str	r3, [r7, #24]
 8009112:	e034      	b.n	800917e <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009114:	69bb      	ldr	r3, [r7, #24]
 8009116:	015a      	lsls	r2, r3, #5
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	4413      	add	r3, r2
 800911c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800912a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009132:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800913a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800913c:	69bb      	ldr	r3, [r7, #24]
 800913e:	015a      	lsls	r2, r3, #5
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	4413      	add	r3, r2
 8009144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009148:	461a      	mov	r2, r3
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	3301      	adds	r3, #1
 8009152:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800915a:	d80c      	bhi.n	8009176 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800915c:	69bb      	ldr	r3, [r7, #24]
 800915e:	015a      	lsls	r2, r3, #5
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	4413      	add	r3, r2
 8009164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800916e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009172:	d0ec      	beq.n	800914e <USB_StopHost+0xc8>
 8009174:	e000      	b.n	8009178 <USB_StopHost+0xf2>
        break;
 8009176:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	3301      	adds	r3, #1
 800917c:	61bb      	str	r3, [r7, #24]
 800917e:	69bb      	ldr	r3, [r7, #24]
 8009180:	2b0f      	cmp	r3, #15
 8009182:	d9c7      	bls.n	8009114 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800918a:	461a      	mov	r2, r3
 800918c:	f04f 33ff 	mov.w	r3, #4294967295
 8009190:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f04f 32ff 	mov.w	r2, #4294967295
 8009198:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f7ff f91e 	bl	80083dc <USB_EnableGlobalInt>

  return ret;
 80091a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3720      	adds	r7, #32
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80091aa:	b590      	push	{r4, r7, lr}
 80091ac:	b089      	sub	sp, #36	@ 0x24
 80091ae:	af04      	add	r7, sp, #16
 80091b0:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80091b2:	2301      	movs	r3, #1
 80091b4:	2202      	movs	r2, #2
 80091b6:	2102      	movs	r1, #2
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f000 fc86 	bl	8009aca <USBH_FindInterface>
 80091be:	4603      	mov	r3, r0
 80091c0:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80091c2:	7bfb      	ldrb	r3, [r7, #15]
 80091c4:	2bff      	cmp	r3, #255	@ 0xff
 80091c6:	d002      	beq.n	80091ce <USBH_CDC_InterfaceInit+0x24>
 80091c8:	7bfb      	ldrb	r3, [r7, #15]
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d901      	bls.n	80091d2 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80091ce:	2302      	movs	r3, #2
 80091d0:	e13d      	b.n	800944e <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
 80091d4:	4619      	mov	r1, r3
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 fc5b 	bl	8009a92 <USBH_SelectInterface>
 80091dc:	4603      	mov	r3, r0
 80091de:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80091e0:	7bbb      	ldrb	r3, [r7, #14]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d001      	beq.n	80091ea <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80091e6:	2302      	movs	r3, #2
 80091e8:	e131      	b.n	800944e <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80091f0:	2050      	movs	r0, #80	@ 0x50
 80091f2:	f002 fb85 	bl	800b900 <malloc>
 80091f6:	4603      	mov	r3, r0
 80091f8:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009200:	69db      	ldr	r3, [r3, #28]
 8009202:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d101      	bne.n	800920e <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800920a:	2302      	movs	r3, #2
 800920c:	e11f      	b.n	800944e <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800920e:	2250      	movs	r2, #80	@ 0x50
 8009210:	2100      	movs	r1, #0
 8009212:	68b8      	ldr	r0, [r7, #8]
 8009214:	f002 fc74 	bl	800bb00 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009218:	7bfb      	ldrb	r3, [r7, #15]
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	211a      	movs	r1, #26
 800921e:	fb01 f303 	mul.w	r3, r1, r3
 8009222:	4413      	add	r3, r2
 8009224:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009228:	781b      	ldrb	r3, [r3, #0]
 800922a:	b25b      	sxtb	r3, r3
 800922c:	2b00      	cmp	r3, #0
 800922e:	da15      	bge.n	800925c <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009230:	7bfb      	ldrb	r3, [r7, #15]
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	211a      	movs	r1, #26
 8009236:	fb01 f303 	mul.w	r3, r1, r3
 800923a:	4413      	add	r3, r2
 800923c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009240:	781a      	ldrb	r2, [r3, #0]
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	211a      	movs	r1, #26
 800924c:	fb01 f303 	mul.w	r3, r1, r3
 8009250:	4413      	add	r3, r2
 8009252:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009256:	881a      	ldrh	r2, [r3, #0]
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	785b      	ldrb	r3, [r3, #1]
 8009260:	4619      	mov	r1, r3
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f001 ffbf 	bl	800b1e6 <USBH_AllocPipe>
 8009268:	4603      	mov	r3, r0
 800926a:	461a      	mov	r2, r3
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	7819      	ldrb	r1, [r3, #0]
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	7858      	ldrb	r0, [r3, #1]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009284:	68ba      	ldr	r2, [r7, #8]
 8009286:	8952      	ldrh	r2, [r2, #10]
 8009288:	9202      	str	r2, [sp, #8]
 800928a:	2203      	movs	r2, #3
 800928c:	9201      	str	r2, [sp, #4]
 800928e:	9300      	str	r3, [sp, #0]
 8009290:	4623      	mov	r3, r4
 8009292:	4602      	mov	r2, r0
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f001 ff77 	bl	800b188 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	781b      	ldrb	r3, [r3, #0]
 800929e:	2200      	movs	r2, #0
 80092a0:	4619      	mov	r1, r3
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f002 fa8a 	bl	800b7bc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80092a8:	2300      	movs	r3, #0
 80092aa:	2200      	movs	r2, #0
 80092ac:	210a      	movs	r1, #10
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 fc0b 	bl	8009aca <USBH_FindInterface>
 80092b4:	4603      	mov	r3, r0
 80092b6:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
 80092ba:	2bff      	cmp	r3, #255	@ 0xff
 80092bc:	d002      	beq.n	80092c4 <USBH_CDC_InterfaceInit+0x11a>
 80092be:	7bfb      	ldrb	r3, [r7, #15]
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d901      	bls.n	80092c8 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80092c4:	2302      	movs	r3, #2
 80092c6:	e0c2      	b.n	800944e <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80092c8:	7bfb      	ldrb	r3, [r7, #15]
 80092ca:	687a      	ldr	r2, [r7, #4]
 80092cc:	211a      	movs	r1, #26
 80092ce:	fb01 f303 	mul.w	r3, r1, r3
 80092d2:	4413      	add	r3, r2
 80092d4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80092d8:	781b      	ldrb	r3, [r3, #0]
 80092da:	b25b      	sxtb	r3, r3
 80092dc:	2b00      	cmp	r3, #0
 80092de:	da16      	bge.n	800930e <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80092e0:	7bfb      	ldrb	r3, [r7, #15]
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	211a      	movs	r1, #26
 80092e6:	fb01 f303 	mul.w	r3, r1, r3
 80092ea:	4413      	add	r3, r2
 80092ec:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80092f0:	781a      	ldrb	r2, [r3, #0]
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80092f6:	7bfb      	ldrb	r3, [r7, #15]
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	211a      	movs	r1, #26
 80092fc:	fb01 f303 	mul.w	r3, r1, r3
 8009300:	4413      	add	r3, r2
 8009302:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009306:	881a      	ldrh	r2, [r3, #0]
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	835a      	strh	r2, [r3, #26]
 800930c:	e015      	b.n	800933a <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800930e:	7bfb      	ldrb	r3, [r7, #15]
 8009310:	687a      	ldr	r2, [r7, #4]
 8009312:	211a      	movs	r1, #26
 8009314:	fb01 f303 	mul.w	r3, r1, r3
 8009318:	4413      	add	r3, r2
 800931a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800931e:	781a      	ldrb	r2, [r3, #0]
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009324:	7bfb      	ldrb	r3, [r7, #15]
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	211a      	movs	r1, #26
 800932a:	fb01 f303 	mul.w	r3, r1, r3
 800932e:	4413      	add	r3, r2
 8009330:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009334:	881a      	ldrh	r2, [r3, #0]
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800933a:	7bfb      	ldrb	r3, [r7, #15]
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	211a      	movs	r1, #26
 8009340:	fb01 f303 	mul.w	r3, r1, r3
 8009344:	4413      	add	r3, r2
 8009346:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	b25b      	sxtb	r3, r3
 800934e:	2b00      	cmp	r3, #0
 8009350:	da16      	bge.n	8009380 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009352:	7bfb      	ldrb	r3, [r7, #15]
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	211a      	movs	r1, #26
 8009358:	fb01 f303 	mul.w	r3, r1, r3
 800935c:	4413      	add	r3, r2
 800935e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009362:	781a      	ldrb	r2, [r3, #0]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009368:	7bfb      	ldrb	r3, [r7, #15]
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	211a      	movs	r1, #26
 800936e:	fb01 f303 	mul.w	r3, r1, r3
 8009372:	4413      	add	r3, r2
 8009374:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009378:	881a      	ldrh	r2, [r3, #0]
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	835a      	strh	r2, [r3, #26]
 800937e:	e015      	b.n	80093ac <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009380:	7bfb      	ldrb	r3, [r7, #15]
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	211a      	movs	r1, #26
 8009386:	fb01 f303 	mul.w	r3, r1, r3
 800938a:	4413      	add	r3, r2
 800938c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009390:	781a      	ldrb	r2, [r3, #0]
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009396:	7bfb      	ldrb	r3, [r7, #15]
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	211a      	movs	r1, #26
 800939c:	fb01 f303 	mul.w	r3, r1, r3
 80093a0:	4413      	add	r3, r2
 80093a2:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80093a6:	881a      	ldrh	r2, [r3, #0]
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	7b9b      	ldrb	r3, [r3, #14]
 80093b0:	4619      	mov	r1, r3
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f001 ff17 	bl	800b1e6 <USBH_AllocPipe>
 80093b8:	4603      	mov	r3, r0
 80093ba:	461a      	mov	r2, r3
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	7bdb      	ldrb	r3, [r3, #15]
 80093c4:	4619      	mov	r1, r3
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f001 ff0d 	bl	800b1e6 <USBH_AllocPipe>
 80093cc:	4603      	mov	r3, r0
 80093ce:	461a      	mov	r2, r3
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	7b59      	ldrb	r1, [r3, #13]
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	7b98      	ldrb	r0, [r3, #14]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80093e8:	68ba      	ldr	r2, [r7, #8]
 80093ea:	8b12      	ldrh	r2, [r2, #24]
 80093ec:	9202      	str	r2, [sp, #8]
 80093ee:	2202      	movs	r2, #2
 80093f0:	9201      	str	r2, [sp, #4]
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	4623      	mov	r3, r4
 80093f6:	4602      	mov	r2, r0
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f001 fec5 	bl	800b188 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	7b19      	ldrb	r1, [r3, #12]
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	7bd8      	ldrb	r0, [r3, #15]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009412:	68ba      	ldr	r2, [r7, #8]
 8009414:	8b52      	ldrh	r2, [r2, #26]
 8009416:	9202      	str	r2, [sp, #8]
 8009418:	2202      	movs	r2, #2
 800941a:	9201      	str	r2, [sp, #4]
 800941c:	9300      	str	r3, [sp, #0]
 800941e:	4623      	mov	r3, r4
 8009420:	4602      	mov	r2, r0
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f001 feb0 	bl	800b188 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	7b5b      	ldrb	r3, [r3, #13]
 8009434:	2200      	movs	r2, #0
 8009436:	4619      	mov	r1, r3
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f002 f9bf 	bl	800b7bc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	7b1b      	ldrb	r3, [r3, #12]
 8009442:	2200      	movs	r2, #0
 8009444:	4619      	mov	r1, r3
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f002 f9b8 	bl	800b7bc <USBH_LL_SetToggle>

  return USBH_OK;
 800944c:	2300      	movs	r3, #0
}
 800944e:	4618      	mov	r0, r3
 8009450:	3714      	adds	r7, #20
 8009452:	46bd      	mov	sp, r7
 8009454:	bd90      	pop	{r4, r7, pc}

08009456 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009456:	b580      	push	{r7, lr}
 8009458:	b084      	sub	sp, #16
 800945a:	af00      	add	r7, sp, #0
 800945c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009464:	69db      	ldr	r3, [r3, #28]
 8009466:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	781b      	ldrb	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d00e      	beq.n	800948e <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	4619      	mov	r1, r3
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f001 fea5 	bl	800b1c6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	4619      	mov	r1, r3
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f001 fed0 	bl	800b228 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2200      	movs	r2, #0
 800948c:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	7b1b      	ldrb	r3, [r3, #12]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d00e      	beq.n	80094b4 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	7b1b      	ldrb	r3, [r3, #12]
 800949a:	4619      	mov	r1, r3
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f001 fe92 	bl	800b1c6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	7b1b      	ldrb	r3, [r3, #12]
 80094a6:	4619      	mov	r1, r3
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f001 febd 	bl	800b228 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2200      	movs	r2, #0
 80094b2:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	7b5b      	ldrb	r3, [r3, #13]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d00e      	beq.n	80094da <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	7b5b      	ldrb	r3, [r3, #13]
 80094c0:	4619      	mov	r1, r3
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f001 fe7f 	bl	800b1c6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	7b5b      	ldrb	r3, [r3, #13]
 80094cc:	4619      	mov	r1, r3
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f001 feaa 	bl	800b228 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2200      	movs	r2, #0
 80094d8:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094e0:	69db      	ldr	r3, [r3, #28]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d00b      	beq.n	80094fe <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094ec:	69db      	ldr	r3, [r3, #28]
 80094ee:	4618      	mov	r0, r3
 80094f0:	f002 fa0e 	bl	800b910 <free>
    phost->pActiveClass->pData = 0U;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094fa:	2200      	movs	r2, #0
 80094fc:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80094fe:	2300      	movs	r3, #0
}
 8009500:	4618      	mov	r0, r3
 8009502:	3710      	adds	r7, #16
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009516:	69db      	ldr	r3, [r3, #28]
 8009518:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3340      	adds	r3, #64	@ 0x40
 800951e:	4619      	mov	r1, r3
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f000 f8b2 	bl	800968a <GetLineCoding>
 8009526:	4603      	mov	r3, r0
 8009528:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800952a:	7afb      	ldrb	r3, [r7, #11]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d105      	bne.n	800953c <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009536:	2102      	movs	r1, #2
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800953c:	7afb      	ldrb	r3, [r7, #11]
}
 800953e:	4618      	mov	r0, r3
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
	...

08009548 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b084      	sub	sp, #16
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009550:	2301      	movs	r3, #1
 8009552:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009554:	2300      	movs	r3, #0
 8009556:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800955e:	69db      	ldr	r3, [r3, #28]
 8009560:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009568:	2b04      	cmp	r3, #4
 800956a:	d877      	bhi.n	800965c <USBH_CDC_Process+0x114>
 800956c:	a201      	add	r2, pc, #4	@ (adr r2, 8009574 <USBH_CDC_Process+0x2c>)
 800956e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009572:	bf00      	nop
 8009574:	08009589 	.word	0x08009589
 8009578:	0800958f 	.word	0x0800958f
 800957c:	080095bf 	.word	0x080095bf
 8009580:	08009633 	.word	0x08009633
 8009584:	08009641 	.word	0x08009641
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009588:	2300      	movs	r3, #0
 800958a:	73fb      	strb	r3, [r7, #15]
      break;
 800958c:	e06d      	b.n	800966a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009592:	4619      	mov	r1, r3
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f000 f897 	bl	80096c8 <SetLineCoding>
 800959a:	4603      	mov	r3, r0
 800959c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800959e:	7bbb      	ldrb	r3, [r7, #14]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d104      	bne.n	80095ae <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	2202      	movs	r2, #2
 80095a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80095ac:	e058      	b.n	8009660 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80095ae:	7bbb      	ldrb	r3, [r7, #14]
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d055      	beq.n	8009660 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	2204      	movs	r2, #4
 80095b8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80095bc:	e050      	b.n	8009660 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	3340      	adds	r3, #64	@ 0x40
 80095c2:	4619      	mov	r1, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 f860 	bl	800968a <GetLineCoding>
 80095ca:	4603      	mov	r3, r0
 80095cc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80095ce:	7bbb      	ldrb	r3, [r7, #14]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d126      	bne.n	8009622 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	2200      	movs	r2, #0
 80095d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095e6:	791b      	ldrb	r3, [r3, #4]
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d13b      	bne.n	8009664 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095f6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d133      	bne.n	8009664 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009606:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009608:	429a      	cmp	r2, r3
 800960a:	d12b      	bne.n	8009664 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009614:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009616:	429a      	cmp	r2, r3
 8009618:	d124      	bne.n	8009664 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f000 f958 	bl	80098d0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009620:	e020      	b.n	8009664 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009622:	7bbb      	ldrb	r3, [r7, #14]
 8009624:	2b01      	cmp	r3, #1
 8009626:	d01d      	beq.n	8009664 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	2204      	movs	r2, #4
 800962c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009630:	e018      	b.n	8009664 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 f867 	bl	8009706 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 f8da 	bl	80097f2 <CDC_ProcessReception>
      break;
 800963e:	e014      	b.n	800966a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009640:	2100      	movs	r1, #0
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f001 f81a 	bl	800a67c <USBH_ClrFeature>
 8009648:	4603      	mov	r3, r0
 800964a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800964c:	7bbb      	ldrb	r3, [r7, #14]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d10a      	bne.n	8009668 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	2200      	movs	r2, #0
 8009656:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800965a:	e005      	b.n	8009668 <USBH_CDC_Process+0x120>

    default:
      break;
 800965c:	bf00      	nop
 800965e:	e004      	b.n	800966a <USBH_CDC_Process+0x122>
      break;
 8009660:	bf00      	nop
 8009662:	e002      	b.n	800966a <USBH_CDC_Process+0x122>
      break;
 8009664:	bf00      	nop
 8009666:	e000      	b.n	800966a <USBH_CDC_Process+0x122>
      break;
 8009668:	bf00      	nop

  }

  return status;
 800966a:	7bfb      	ldrb	r3, [r7, #15]
}
 800966c:	4618      	mov	r0, r3
 800966e:	3710      	adds	r7, #16
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800967c:	2300      	movs	r3, #0
}
 800967e:	4618      	mov	r0, r3
 8009680:	370c      	adds	r7, #12
 8009682:	46bd      	mov	sp, r7
 8009684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009688:	4770      	bx	lr

0800968a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800968a:	b580      	push	{r7, lr}
 800968c:	b082      	sub	sp, #8
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
 8009692:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	22a1      	movs	r2, #161	@ 0xa1
 8009698:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2221      	movs	r2, #33	@ 0x21
 800969e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2200      	movs	r2, #0
 80096a4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2207      	movs	r2, #7
 80096b0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	2207      	movs	r2, #7
 80096b6:	4619      	mov	r1, r3
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f001 fb14 	bl	800ace6 <USBH_CtlReq>
 80096be:	4603      	mov	r3, r0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2221      	movs	r2, #33	@ 0x21
 80096d6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2220      	movs	r2, #32
 80096dc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2207      	movs	r2, #7
 80096ee:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	2207      	movs	r2, #7
 80096f4:	4619      	mov	r1, r3
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f001 faf5 	bl	800ace6 <USBH_CtlReq>
 80096fc:	4603      	mov	r3, r0
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3708      	adds	r7, #8
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}

08009706 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009706:	b580      	push	{r7, lr}
 8009708:	b086      	sub	sp, #24
 800970a:	af02      	add	r7, sp, #8
 800970c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009714:	69db      	ldr	r3, [r3, #28]
 8009716:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009718:	2300      	movs	r3, #0
 800971a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009722:	2b01      	cmp	r3, #1
 8009724:	d002      	beq.n	800972c <CDC_ProcessTransmission+0x26>
 8009726:	2b02      	cmp	r3, #2
 8009728:	d023      	beq.n	8009772 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800972a:	e05e      	b.n	80097ea <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009730:	68fa      	ldr	r2, [r7, #12]
 8009732:	8b12      	ldrh	r2, [r2, #24]
 8009734:	4293      	cmp	r3, r2
 8009736:	d90b      	bls.n	8009750 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	69d9      	ldr	r1, [r3, #28]
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	8b1a      	ldrh	r2, [r3, #24]
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	7b5b      	ldrb	r3, [r3, #13]
 8009744:	2001      	movs	r0, #1
 8009746:	9000      	str	r0, [sp, #0]
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f001 fcda 	bl	800b102 <USBH_BulkSendData>
 800974e:	e00b      	b.n	8009768 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009758:	b29a      	uxth	r2, r3
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	7b5b      	ldrb	r3, [r3, #13]
 800975e:	2001      	movs	r0, #1
 8009760:	9000      	str	r0, [sp, #0]
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f001 fccd 	bl	800b102 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2202      	movs	r2, #2
 800976c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009770:	e03b      	b.n	80097ea <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	7b5b      	ldrb	r3, [r3, #13]
 8009776:	4619      	mov	r1, r3
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f001 fff5 	bl	800b768 <USBH_LL_GetURBState>
 800977e:	4603      	mov	r3, r0
 8009780:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009782:	7afb      	ldrb	r3, [r7, #11]
 8009784:	2b01      	cmp	r3, #1
 8009786:	d128      	bne.n	80097da <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	8b12      	ldrh	r2, [r2, #24]
 8009790:	4293      	cmp	r3, r2
 8009792:	d90e      	bls.n	80097b2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	8b12      	ldrh	r2, [r2, #24]
 800979c:	1a9a      	subs	r2, r3, r2
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	69db      	ldr	r3, [r3, #28]
 80097a6:	68fa      	ldr	r2, [r7, #12]
 80097a8:	8b12      	ldrh	r2, [r2, #24]
 80097aa:	441a      	add	r2, r3
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	61da      	str	r2, [r3, #28]
 80097b0:	e002      	b.n	80097b8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d004      	beq.n	80097ca <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2201      	movs	r2, #1
 80097c4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80097c8:	e00e      	b.n	80097e8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2200      	movs	r2, #0
 80097ce:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f000 f868 	bl	80098a8 <USBH_CDC_TransmitCallback>
      break;
 80097d8:	e006      	b.n	80097e8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80097da:	7afb      	ldrb	r3, [r7, #11]
 80097dc:	2b02      	cmp	r3, #2
 80097de:	d103      	bne.n	80097e8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	2201      	movs	r2, #1
 80097e4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80097e8:	bf00      	nop
  }
}
 80097ea:	bf00      	nop
 80097ec:	3710      	adds	r7, #16
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}

080097f2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80097f2:	b580      	push	{r7, lr}
 80097f4:	b086      	sub	sp, #24
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009800:	69db      	ldr	r3, [r3, #28]
 8009802:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009804:	2300      	movs	r3, #0
 8009806:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800980e:	2b03      	cmp	r3, #3
 8009810:	d002      	beq.n	8009818 <CDC_ProcessReception+0x26>
 8009812:	2b04      	cmp	r3, #4
 8009814:	d00e      	beq.n	8009834 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8009816:	e043      	b.n	80098a0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	6a19      	ldr	r1, [r3, #32]
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	8b5a      	ldrh	r2, [r3, #26]
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	7b1b      	ldrb	r3, [r3, #12]
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f001 fc91 	bl	800b14c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	2204      	movs	r2, #4
 800982e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009832:	e035      	b.n	80098a0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	7b1b      	ldrb	r3, [r3, #12]
 8009838:	4619      	mov	r1, r3
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f001 ff94 	bl	800b768 <USBH_LL_GetURBState>
 8009840:	4603      	mov	r3, r0
 8009842:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009844:	7cfb      	ldrb	r3, [r7, #19]
 8009846:	2b01      	cmp	r3, #1
 8009848:	d129      	bne.n	800989e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	7b1b      	ldrb	r3, [r3, #12]
 800984e:	4619      	mov	r1, r3
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f001 fef7 	bl	800b644 <USBH_LL_GetLastXferSize>
 8009856:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800985c:	68fa      	ldr	r2, [r7, #12]
 800985e:	429a      	cmp	r2, r3
 8009860:	d016      	beq.n	8009890 <CDC_ProcessReception+0x9e>
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	8b5b      	ldrh	r3, [r3, #26]
 8009866:	461a      	mov	r2, r3
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	4293      	cmp	r3, r2
 800986c:	d110      	bne.n	8009890 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	1ad2      	subs	r2, r2, r3
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	6a1a      	ldr	r2, [r3, #32]
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	441a      	add	r2, r3
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	2203      	movs	r2, #3
 800988a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800988e:	e006      	b.n	800989e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	2200      	movs	r2, #0
 8009894:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f000 f80f 	bl	80098bc <USBH_CDC_ReceiveCallback>
      break;
 800989e:	bf00      	nop
  }
}
 80098a0:	bf00      	nop
 80098a2:	3718      	adds	r7, #24
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80098b0:	bf00      	nop
 80098b2:	370c      	adds	r7, #12
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80098bc:	b480      	push	{r7}
 80098be:	b083      	sub	sp, #12
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80098c4:	bf00      	nop
 80098c6:	370c      	adds	r7, #12
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b083      	sub	sp, #12
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80098d8:	bf00      	nop
 80098da:	370c      	adds	r7, #12
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr

080098e4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	60b9      	str	r1, [r7, #8]
 80098ee:	4613      	mov	r3, r2
 80098f0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d101      	bne.n	80098fc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80098f8:	2302      	movs	r3, #2
 80098fa:	e029      	b.n	8009950 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	79fa      	ldrb	r2, [r7, #7]
 8009900:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	2200      	movs	r2, #0
 8009908:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2200      	movs	r2, #0
 8009910:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009914:	68f8      	ldr	r0, [r7, #12]
 8009916:	f000 f81f 	bl	8009958 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	2200      	movs	r2, #0
 800991e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2200      	movs	r2, #0
 8009926:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2200      	movs	r2, #0
 800992e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d003      	beq.n	8009948 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	68ba      	ldr	r2, [r7, #8]
 8009944:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009948:	68f8      	ldr	r0, [r7, #12]
 800994a:	f001 fdc7 	bl	800b4dc <USBH_LL_Init>

  return USBH_OK;
 800994e:	2300      	movs	r3, #0
}
 8009950:	4618      	mov	r0, r3
 8009952:	3710      	adds	r7, #16
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009960:	2300      	movs	r3, #0
 8009962:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009964:	2300      	movs	r3, #0
 8009966:	60fb      	str	r3, [r7, #12]
 8009968:	e009      	b.n	800997e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	33e0      	adds	r3, #224	@ 0xe0
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	4413      	add	r3, r2
 8009974:	2200      	movs	r2, #0
 8009976:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	3301      	adds	r3, #1
 800997c:	60fb      	str	r3, [r7, #12]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2b0f      	cmp	r3, #15
 8009982:	d9f2      	bls.n	800996a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009984:	2300      	movs	r3, #0
 8009986:	60fb      	str	r3, [r7, #12]
 8009988:	e009      	b.n	800999e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	4413      	add	r3, r2
 8009990:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009994:	2200      	movs	r2, #0
 8009996:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	3301      	adds	r3, #1
 800999c:	60fb      	str	r3, [r7, #12]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099a4:	d3f1      	bcc.n	800998a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2200      	movs	r2, #0
 80099b0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2201      	movs	r2, #1
 80099b6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2201      	movs	r2, #1
 80099c4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2240      	movs	r2, #64	@ 0x40
 80099ca:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2200      	movs	r2, #0
 80099d0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2200      	movs	r2, #0
 80099d6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2201      	movs	r2, #1
 80099de:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2200      	movs	r2, #0
 80099ee:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	331c      	adds	r3, #28
 80099f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80099fa:	2100      	movs	r1, #0
 80099fc:	4618      	mov	r0, r3
 80099fe:	f002 f87f 	bl	800bb00 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009a08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a0c:	2100      	movs	r1, #0
 8009a0e:	4618      	mov	r0, r3
 8009a10:	f002 f876 	bl	800bb00 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009a1a:	2212      	movs	r2, #18
 8009a1c:	2100      	movs	r1, #0
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f002 f86e 	bl	800bb00 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009a2a:	223e      	movs	r2, #62	@ 0x3e
 8009a2c:	2100      	movs	r1, #0
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f002 f866 	bl	800bb00 <memset>

  return USBH_OK;
 8009a34:	2300      	movs	r3, #0
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3710      	adds	r7, #16
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}

08009a3e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009a3e:	b480      	push	{r7}
 8009a40:	b085      	sub	sp, #20
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
 8009a46:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d016      	beq.n	8009a80 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d10e      	bne.n	8009a7a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009a62:	1c59      	adds	r1, r3, #1
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	33de      	adds	r3, #222	@ 0xde
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009a74:	2300      	movs	r3, #0
 8009a76:	73fb      	strb	r3, [r7, #15]
 8009a78:	e004      	b.n	8009a84 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009a7a:	2302      	movs	r3, #2
 8009a7c:	73fb      	strb	r3, [r7, #15]
 8009a7e:	e001      	b.n	8009a84 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009a80:	2302      	movs	r3, #2
 8009a82:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3714      	adds	r7, #20
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr

08009a92 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b085      	sub	sp, #20
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	460b      	mov	r3, r1
 8009a9c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009aa8:	78fa      	ldrb	r2, [r7, #3]
 8009aaa:	429a      	cmp	r2, r3
 8009aac:	d204      	bcs.n	8009ab8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	78fa      	ldrb	r2, [r7, #3]
 8009ab2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009ab6:	e001      	b.n	8009abc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009ab8:	2302      	movs	r3, #2
 8009aba:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3714      	adds	r7, #20
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr

08009aca <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009aca:	b480      	push	{r7}
 8009acc:	b087      	sub	sp, #28
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	4608      	mov	r0, r1
 8009ad4:	4611      	mov	r1, r2
 8009ad6:	461a      	mov	r2, r3
 8009ad8:	4603      	mov	r3, r0
 8009ada:	70fb      	strb	r3, [r7, #3]
 8009adc:	460b      	mov	r3, r1
 8009ade:	70bb      	strb	r3, [r7, #2]
 8009ae0:	4613      	mov	r3, r2
 8009ae2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009af2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009af4:	e025      	b.n	8009b42 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009af6:	7dfb      	ldrb	r3, [r7, #23]
 8009af8:	221a      	movs	r2, #26
 8009afa:	fb02 f303 	mul.w	r3, r2, r3
 8009afe:	3308      	adds	r3, #8
 8009b00:	68fa      	ldr	r2, [r7, #12]
 8009b02:	4413      	add	r3, r2
 8009b04:	3302      	adds	r3, #2
 8009b06:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	795b      	ldrb	r3, [r3, #5]
 8009b0c:	78fa      	ldrb	r2, [r7, #3]
 8009b0e:	429a      	cmp	r2, r3
 8009b10:	d002      	beq.n	8009b18 <USBH_FindInterface+0x4e>
 8009b12:	78fb      	ldrb	r3, [r7, #3]
 8009b14:	2bff      	cmp	r3, #255	@ 0xff
 8009b16:	d111      	bne.n	8009b3c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009b1c:	78ba      	ldrb	r2, [r7, #2]
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d002      	beq.n	8009b28 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009b22:	78bb      	ldrb	r3, [r7, #2]
 8009b24:	2bff      	cmp	r3, #255	@ 0xff
 8009b26:	d109      	bne.n	8009b3c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009b2c:	787a      	ldrb	r2, [r7, #1]
 8009b2e:	429a      	cmp	r2, r3
 8009b30:	d002      	beq.n	8009b38 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009b32:	787b      	ldrb	r3, [r7, #1]
 8009b34:	2bff      	cmp	r3, #255	@ 0xff
 8009b36:	d101      	bne.n	8009b3c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009b38:	7dfb      	ldrb	r3, [r7, #23]
 8009b3a:	e006      	b.n	8009b4a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009b3c:	7dfb      	ldrb	r3, [r7, #23]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009b42:	7dfb      	ldrb	r3, [r7, #23]
 8009b44:	2b01      	cmp	r3, #1
 8009b46:	d9d6      	bls.n	8009af6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009b48:	23ff      	movs	r3, #255	@ 0xff
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	371c      	adds	r7, #28
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b54:	4770      	bx	lr

08009b56 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b082      	sub	sp, #8
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f001 fcf8 	bl	800b554 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009b64:	2101      	movs	r1, #1
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f001 fe11 	bl	800b78e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009b6c:	2300      	movs	r3, #0
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b088      	sub	sp, #32
 8009b7c:	af04      	add	r7, sp, #16
 8009b7e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009b80:	2302      	movs	r3, #2
 8009b82:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009b84:	2300      	movs	r3, #0
 8009b86:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	2b01      	cmp	r3, #1
 8009b92:	d102      	bne.n	8009b9a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2203      	movs	r2, #3
 8009b98:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	781b      	ldrb	r3, [r3, #0]
 8009b9e:	b2db      	uxtb	r3, r3
 8009ba0:	2b0b      	cmp	r3, #11
 8009ba2:	f200 81bb 	bhi.w	8009f1c <USBH_Process+0x3a4>
 8009ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bac <USBH_Process+0x34>)
 8009ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bac:	08009bdd 	.word	0x08009bdd
 8009bb0:	08009c0f 	.word	0x08009c0f
 8009bb4:	08009c77 	.word	0x08009c77
 8009bb8:	08009eb7 	.word	0x08009eb7
 8009bbc:	08009f1d 	.word	0x08009f1d
 8009bc0:	08009d17 	.word	0x08009d17
 8009bc4:	08009e5d 	.word	0x08009e5d
 8009bc8:	08009d4d 	.word	0x08009d4d
 8009bcc:	08009d6d 	.word	0x08009d6d
 8009bd0:	08009d8b 	.word	0x08009d8b
 8009bd4:	08009dcf 	.word	0x08009dcf
 8009bd8:	08009e9f 	.word	0x08009e9f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	f000 819b 	beq.w	8009f20 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2201      	movs	r2, #1
 8009bee:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009bf0:	20c8      	movs	r0, #200	@ 0xc8
 8009bf2:	f001 fe18 	bl	800b826 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f001 fd09 	bl	800b60e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2200      	movs	r2, #0
 8009c08:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009c0c:	e188      	b.n	8009f20 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d107      	bne.n	8009c28 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2202      	movs	r2, #2
 8009c24:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009c26:	e18a      	b.n	8009f3e <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009c2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009c32:	d914      	bls.n	8009c5e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	b2da      	uxtb	r2, r3
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009c4a:	2b03      	cmp	r3, #3
 8009c4c:	d903      	bls.n	8009c56 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	220d      	movs	r2, #13
 8009c52:	701a      	strb	r2, [r3, #0]
      break;
 8009c54:	e173      	b.n	8009f3e <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	701a      	strb	r2, [r3, #0]
      break;
 8009c5c:	e16f      	b.n	8009f3e <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009c64:	f103 020a 	add.w	r2, r3, #10
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8009c6e:	200a      	movs	r0, #10
 8009c70:	f001 fdd9 	bl	800b826 <USBH_Delay>
      break;
 8009c74:	e163      	b.n	8009f3e <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d005      	beq.n	8009c8c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009c86:	2104      	movs	r1, #4
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009c8c:	2064      	movs	r0, #100	@ 0x64
 8009c8e:	f001 fdca 	bl	800b826 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f001 fc94 	bl	800b5c0 <USBH_LL_GetSpeed>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2205      	movs	r2, #5
 8009ca6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009ca8:	2100      	movs	r1, #0
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f001 fa9b 	bl	800b1e6 <USBH_AllocPipe>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009cb8:	2180      	movs	r1, #128	@ 0x80
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f001 fa93 	bl	800b1e6 <USBH_AllocPipe>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	7919      	ldrb	r1, [r3, #4]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009cdc:	9202      	str	r2, [sp, #8]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	9201      	str	r2, [sp, #4]
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2280      	movs	r2, #128	@ 0x80
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f001 fa4d 	bl	800b188 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	7959      	ldrb	r1, [r3, #5]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009d02:	9202      	str	r2, [sp, #8]
 8009d04:	2200      	movs	r2, #0
 8009d06:	9201      	str	r2, [sp, #4]
 8009d08:	9300      	str	r3, [sp, #0]
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f001 fa3a 	bl	800b188 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009d14:	e113      	b.n	8009f3e <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f000 f916 	bl	8009f48 <USBH_HandleEnum>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009d20:	7bbb      	ldrb	r3, [r7, #14]
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	f040 80fd 	bne.w	8009f24 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8009d38:	2b01      	cmp	r3, #1
 8009d3a:	d103      	bne.n	8009d44 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2208      	movs	r2, #8
 8009d40:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009d42:	e0ef      	b.n	8009f24 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2207      	movs	r2, #7
 8009d48:	701a      	strb	r2, [r3, #0]
      break;
 8009d4a:	e0eb      	b.n	8009f24 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	f000 80e8 	beq.w	8009f28 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009d5e:	2101      	movs	r1, #1
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2208      	movs	r2, #8
 8009d68:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8009d6a:	e0dd      	b.n	8009f28 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009d72:	4619      	mov	r1, r3
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 fc3a 	bl	800a5ee <USBH_SetCfg>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	f040 80d5 	bne.w	8009f2c <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2209      	movs	r2, #9
 8009d86:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009d88:	e0d0      	b.n	8009f2c <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8009d90:	f003 0320 	and.w	r3, r3, #32
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d016      	beq.n	8009dc6 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009d98:	2101      	movs	r1, #1
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 fc4a 	bl	800a634 <USBH_SetFeature>
 8009da0:	4603      	mov	r3, r0
 8009da2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009da4:	7bbb      	ldrb	r3, [r7, #14]
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d103      	bne.n	8009db4 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	220a      	movs	r2, #10
 8009db0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009db2:	e0bd      	b.n	8009f30 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8009db4:	7bbb      	ldrb	r3, [r7, #14]
 8009db6:	b2db      	uxtb	r3, r3
 8009db8:	2b03      	cmp	r3, #3
 8009dba:	f040 80b9 	bne.w	8009f30 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	220a      	movs	r2, #10
 8009dc2:	701a      	strb	r2, [r3, #0]
      break;
 8009dc4:	e0b4      	b.n	8009f30 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	220a      	movs	r2, #10
 8009dca:	701a      	strb	r2, [r3, #0]
      break;
 8009dcc:	e0b0      	b.n	8009f30 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f000 80ad 	beq.w	8009f34 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009de2:	2300      	movs	r3, #0
 8009de4:	73fb      	strb	r3, [r7, #15]
 8009de6:	e016      	b.n	8009e16 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009de8:	7bfa      	ldrb	r2, [r7, #15]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	32de      	adds	r2, #222	@ 0xde
 8009dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009df2:	791a      	ldrb	r2, [r3, #4]
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	d108      	bne.n	8009e10 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009dfe:	7bfa      	ldrb	r2, [r7, #15]
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	32de      	adds	r2, #222	@ 0xde
 8009e04:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8009e0e:	e005      	b.n	8009e1c <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009e10:	7bfb      	ldrb	r3, [r7, #15]
 8009e12:	3301      	adds	r3, #1
 8009e14:	73fb      	strb	r3, [r7, #15]
 8009e16:	7bfb      	ldrb	r3, [r7, #15]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d0e5      	beq.n	8009de8 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d016      	beq.n	8009e54 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	4798      	blx	r3
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d109      	bne.n	8009e4c <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2206      	movs	r2, #6
 8009e3c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009e44:	2103      	movs	r1, #3
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009e4a:	e073      	b.n	8009f34 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	220d      	movs	r2, #13
 8009e50:	701a      	strb	r2, [r3, #0]
      break;
 8009e52:	e06f      	b.n	8009f34 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	220d      	movs	r2, #13
 8009e58:	701a      	strb	r2, [r3, #0]
      break;
 8009e5a:	e06b      	b.n	8009f34 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d017      	beq.n	8009e96 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e6c:	691b      	ldr	r3, [r3, #16]
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	4798      	blx	r3
 8009e72:	4603      	mov	r3, r0
 8009e74:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009e76:	7bbb      	ldrb	r3, [r7, #14]
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d103      	bne.n	8009e86 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	220b      	movs	r2, #11
 8009e82:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009e84:	e058      	b.n	8009f38 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8009e86:	7bbb      	ldrb	r3, [r7, #14]
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	d154      	bne.n	8009f38 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	220d      	movs	r2, #13
 8009e92:	701a      	strb	r2, [r3, #0]
      break;
 8009e94:	e050      	b.n	8009f38 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	220d      	movs	r2, #13
 8009e9a:	701a      	strb	r2, [r3, #0]
      break;
 8009e9c:	e04c      	b.n	8009f38 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d049      	beq.n	8009f3c <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009eae:	695b      	ldr	r3, [r3, #20]
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	4798      	blx	r3
      }
      break;
 8009eb4:	e042      	b.n	8009f3c <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f7ff fd4a 	bl	8009958 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d009      	beq.n	8009ee2 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009ed4:	68db      	ldr	r3, [r3, #12]
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2200      	movs	r2, #0
 8009ede:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d005      	beq.n	8009ef8 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009ef2:	2105      	movs	r1, #5
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d107      	bne.n	8009f14 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f7ff fe22 	bl	8009b56 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009f12:	e014      	b.n	8009f3e <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f001 fb1d 	bl	800b554 <USBH_LL_Start>
      break;
 8009f1a:	e010      	b.n	8009f3e <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8009f1c:	bf00      	nop
 8009f1e:	e00e      	b.n	8009f3e <USBH_Process+0x3c6>
      break;
 8009f20:	bf00      	nop
 8009f22:	e00c      	b.n	8009f3e <USBH_Process+0x3c6>
      break;
 8009f24:	bf00      	nop
 8009f26:	e00a      	b.n	8009f3e <USBH_Process+0x3c6>
    break;
 8009f28:	bf00      	nop
 8009f2a:	e008      	b.n	8009f3e <USBH_Process+0x3c6>
      break;
 8009f2c:	bf00      	nop
 8009f2e:	e006      	b.n	8009f3e <USBH_Process+0x3c6>
      break;
 8009f30:	bf00      	nop
 8009f32:	e004      	b.n	8009f3e <USBH_Process+0x3c6>
      break;
 8009f34:	bf00      	nop
 8009f36:	e002      	b.n	8009f3e <USBH_Process+0x3c6>
      break;
 8009f38:	bf00      	nop
 8009f3a:	e000      	b.n	8009f3e <USBH_Process+0x3c6>
      break;
 8009f3c:	bf00      	nop
  }
  return USBH_OK;
 8009f3e:	2300      	movs	r3, #0
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3710      	adds	r7, #16
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b088      	sub	sp, #32
 8009f4c:	af04      	add	r7, sp, #16
 8009f4e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009f50:	2301      	movs	r3, #1
 8009f52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009f54:	2301      	movs	r3, #1
 8009f56:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	785b      	ldrb	r3, [r3, #1]
 8009f5c:	2b07      	cmp	r3, #7
 8009f5e:	f200 81bd 	bhi.w	800a2dc <USBH_HandleEnum+0x394>
 8009f62:	a201      	add	r2, pc, #4	@ (adr r2, 8009f68 <USBH_HandleEnum+0x20>)
 8009f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f68:	08009f89 	.word	0x08009f89
 8009f6c:	0800a043 	.word	0x0800a043
 8009f70:	0800a0ad 	.word	0x0800a0ad
 8009f74:	0800a137 	.word	0x0800a137
 8009f78:	0800a1a1 	.word	0x0800a1a1
 8009f7c:	0800a211 	.word	0x0800a211
 8009f80:	0800a257 	.word	0x0800a257
 8009f84:	0800a29d 	.word	0x0800a29d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009f88:	2108      	movs	r1, #8
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 fa4c 	bl	800a428 <USBH_Get_DevDesc>
 8009f90:	4603      	mov	r3, r0
 8009f92:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009f94:	7bbb      	ldrb	r3, [r7, #14]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d12e      	bne.n	8009ff8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	7919      	ldrb	r1, [r3, #4]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009fba:	687a      	ldr	r2, [r7, #4]
 8009fbc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009fbe:	9202      	str	r2, [sp, #8]
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	9201      	str	r2, [sp, #4]
 8009fc4:	9300      	str	r3, [sp, #0]
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2280      	movs	r2, #128	@ 0x80
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f001 f8dc 	bl	800b188 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	7959      	ldrb	r1, [r3, #5]
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009fe0:	687a      	ldr	r2, [r7, #4]
 8009fe2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009fe4:	9202      	str	r2, [sp, #8]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	9201      	str	r2, [sp, #4]
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	4603      	mov	r3, r0
 8009fee:	2200      	movs	r2, #0
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f001 f8c9 	bl	800b188 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009ff6:	e173      	b.n	800a2e0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009ff8:	7bbb      	ldrb	r3, [r7, #14]
 8009ffa:	2b03      	cmp	r3, #3
 8009ffc:	f040 8170 	bne.w	800a2e0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a006:	3301      	adds	r3, #1
 800a008:	b2da      	uxtb	r2, r3
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a016:	2b03      	cmp	r3, #3
 800a018:	d903      	bls.n	800a022 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	220d      	movs	r2, #13
 800a01e:	701a      	strb	r2, [r3, #0]
      break;
 800a020:	e15e      	b.n	800a2e0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	795b      	ldrb	r3, [r3, #5]
 800a026:	4619      	mov	r1, r3
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f001 f8fd 	bl	800b228 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	791b      	ldrb	r3, [r3, #4]
 800a032:	4619      	mov	r1, r3
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f001 f8f7 	bl	800b228 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	701a      	strb	r2, [r3, #0]
      break;
 800a040:	e14e      	b.n	800a2e0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a042:	2112      	movs	r1, #18
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f000 f9ef 	bl	800a428 <USBH_Get_DevDesc>
 800a04a:	4603      	mov	r3, r0
 800a04c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a04e:	7bbb      	ldrb	r3, [r7, #14]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d103      	bne.n	800a05c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2202      	movs	r2, #2
 800a058:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a05a:	e143      	b.n	800a2e4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a05c:	7bbb      	ldrb	r3, [r7, #14]
 800a05e:	2b03      	cmp	r3, #3
 800a060:	f040 8140 	bne.w	800a2e4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a06a:	3301      	adds	r3, #1
 800a06c:	b2da      	uxtb	r2, r3
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a07a:	2b03      	cmp	r3, #3
 800a07c:	d903      	bls.n	800a086 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	220d      	movs	r2, #13
 800a082:	701a      	strb	r2, [r3, #0]
      break;
 800a084:	e12e      	b.n	800a2e4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	795b      	ldrb	r3, [r3, #5]
 800a08a:	4619      	mov	r1, r3
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f001 f8cb 	bl	800b228 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	791b      	ldrb	r3, [r3, #4]
 800a096:	4619      	mov	r1, r3
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f001 f8c5 	bl	800b228 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	701a      	strb	r2, [r3, #0]
      break;
 800a0aa:	e11b      	b.n	800a2e4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a0ac:	2101      	movs	r1, #1
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 fa79 	bl	800a5a6 <USBH_SetAddress>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a0b8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d130      	bne.n	800a120 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800a0be:	2002      	movs	r0, #2
 800a0c0:	f001 fbb1 	bl	800b826 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2203      	movs	r2, #3
 800a0d0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	7919      	ldrb	r1, [r3, #4]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a0e2:	687a      	ldr	r2, [r7, #4]
 800a0e4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a0e6:	9202      	str	r2, [sp, #8]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	9201      	str	r2, [sp, #4]
 800a0ec:	9300      	str	r3, [sp, #0]
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2280      	movs	r2, #128	@ 0x80
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f001 f848 	bl	800b188 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	7959      	ldrb	r1, [r3, #5]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a108:	687a      	ldr	r2, [r7, #4]
 800a10a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a10c:	9202      	str	r2, [sp, #8]
 800a10e:	2200      	movs	r2, #0
 800a110:	9201      	str	r2, [sp, #4]
 800a112:	9300      	str	r3, [sp, #0]
 800a114:	4603      	mov	r3, r0
 800a116:	2200      	movs	r2, #0
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f001 f835 	bl	800b188 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a11e:	e0e3      	b.n	800a2e8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a120:	7bbb      	ldrb	r3, [r7, #14]
 800a122:	2b03      	cmp	r3, #3
 800a124:	f040 80e0 	bne.w	800a2e8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	220d      	movs	r2, #13
 800a12c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2200      	movs	r2, #0
 800a132:	705a      	strb	r2, [r3, #1]
      break;
 800a134:	e0d8      	b.n	800a2e8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a136:	2109      	movs	r1, #9
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f9a1 	bl	800a480 <USBH_Get_CfgDesc>
 800a13e:	4603      	mov	r3, r0
 800a140:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a142:	7bbb      	ldrb	r3, [r7, #14]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d103      	bne.n	800a150 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2204      	movs	r2, #4
 800a14c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a14e:	e0cd      	b.n	800a2ec <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a150:	7bbb      	ldrb	r3, [r7, #14]
 800a152:	2b03      	cmp	r3, #3
 800a154:	f040 80ca 	bne.w	800a2ec <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a15e:	3301      	adds	r3, #1
 800a160:	b2da      	uxtb	r2, r3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d903      	bls.n	800a17a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	220d      	movs	r2, #13
 800a176:	701a      	strb	r2, [r3, #0]
      break;
 800a178:	e0b8      	b.n	800a2ec <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	795b      	ldrb	r3, [r3, #5]
 800a17e:	4619      	mov	r1, r3
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f001 f851 	bl	800b228 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	791b      	ldrb	r3, [r3, #4]
 800a18a:	4619      	mov	r1, r3
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f001 f84b 	bl	800b228 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2200      	movs	r2, #0
 800a196:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	701a      	strb	r2, [r3, #0]
      break;
 800a19e:	e0a5      	b.n	800a2ec <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 f969 	bl	800a480 <USBH_Get_CfgDesc>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a1b2:	7bbb      	ldrb	r3, [r7, #14]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d103      	bne.n	800a1c0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2205      	movs	r2, #5
 800a1bc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a1be:	e097      	b.n	800a2f0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a1c0:	7bbb      	ldrb	r3, [r7, #14]
 800a1c2:	2b03      	cmp	r3, #3
 800a1c4:	f040 8094 	bne.w	800a2f0 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	b2da      	uxtb	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a1de:	2b03      	cmp	r3, #3
 800a1e0:	d903      	bls.n	800a1ea <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	220d      	movs	r2, #13
 800a1e6:	701a      	strb	r2, [r3, #0]
      break;
 800a1e8:	e082      	b.n	800a2f0 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	795b      	ldrb	r3, [r3, #5]
 800a1ee:	4619      	mov	r1, r3
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f001 f819 	bl	800b228 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	791b      	ldrb	r3, [r3, #4]
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f001 f813 	bl	800b228 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2200      	movs	r2, #0
 800a206:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2200      	movs	r2, #0
 800a20c:	701a      	strb	r2, [r3, #0]
      break;
 800a20e:	e06f      	b.n	800a2f0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800a216:	2b00      	cmp	r3, #0
 800a218:	d019      	beq.n	800a24e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a226:	23ff      	movs	r3, #255	@ 0xff
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 f953 	bl	800a4d4 <USBH_Get_StringDesc>
 800a22e:	4603      	mov	r3, r0
 800a230:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a232:	7bbb      	ldrb	r3, [r7, #14]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d103      	bne.n	800a240 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2206      	movs	r2, #6
 800a23c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a23e:	e059      	b.n	800a2f4 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a240:	7bbb      	ldrb	r3, [r7, #14]
 800a242:	2b03      	cmp	r3, #3
 800a244:	d156      	bne.n	800a2f4 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2206      	movs	r2, #6
 800a24a:	705a      	strb	r2, [r3, #1]
      break;
 800a24c:	e052      	b.n	800a2f4 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2206      	movs	r2, #6
 800a252:	705a      	strb	r2, [r3, #1]
      break;
 800a254:	e04e      	b.n	800a2f4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d019      	beq.n	800a294 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a26c:	23ff      	movs	r3, #255	@ 0xff
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f000 f930 	bl	800a4d4 <USBH_Get_StringDesc>
 800a274:	4603      	mov	r3, r0
 800a276:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a278:	7bbb      	ldrb	r3, [r7, #14]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d103      	bne.n	800a286 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2207      	movs	r2, #7
 800a282:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a284:	e038      	b.n	800a2f8 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a286:	7bbb      	ldrb	r3, [r7, #14]
 800a288:	2b03      	cmp	r3, #3
 800a28a:	d135      	bne.n	800a2f8 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2207      	movs	r2, #7
 800a290:	705a      	strb	r2, [r3, #1]
      break;
 800a292:	e031      	b.n	800a2f8 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2207      	movs	r2, #7
 800a298:	705a      	strb	r2, [r3, #1]
      break;
 800a29a:	e02d      	b.n	800a2f8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d017      	beq.n	800a2d6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2b2:	23ff      	movs	r3, #255	@ 0xff
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 f90d 	bl	800a4d4 <USBH_Get_StringDesc>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a2be:	7bbb      	ldrb	r3, [r7, #14]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d102      	bne.n	800a2ca <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a2c8:	e018      	b.n	800a2fc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a2ca:	7bbb      	ldrb	r3, [r7, #14]
 800a2cc:	2b03      	cmp	r3, #3
 800a2ce:	d115      	bne.n	800a2fc <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	73fb      	strb	r3, [r7, #15]
      break;
 800a2d4:	e012      	b.n	800a2fc <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	73fb      	strb	r3, [r7, #15]
      break;
 800a2da:	e00f      	b.n	800a2fc <USBH_HandleEnum+0x3b4>

    default:
      break;
 800a2dc:	bf00      	nop
 800a2de:	e00e      	b.n	800a2fe <USBH_HandleEnum+0x3b6>
      break;
 800a2e0:	bf00      	nop
 800a2e2:	e00c      	b.n	800a2fe <USBH_HandleEnum+0x3b6>
      break;
 800a2e4:	bf00      	nop
 800a2e6:	e00a      	b.n	800a2fe <USBH_HandleEnum+0x3b6>
      break;
 800a2e8:	bf00      	nop
 800a2ea:	e008      	b.n	800a2fe <USBH_HandleEnum+0x3b6>
      break;
 800a2ec:	bf00      	nop
 800a2ee:	e006      	b.n	800a2fe <USBH_HandleEnum+0x3b6>
      break;
 800a2f0:	bf00      	nop
 800a2f2:	e004      	b.n	800a2fe <USBH_HandleEnum+0x3b6>
      break;
 800a2f4:	bf00      	nop
 800a2f6:	e002      	b.n	800a2fe <USBH_HandleEnum+0x3b6>
      break;
 800a2f8:	bf00      	nop
 800a2fa:	e000      	b.n	800a2fe <USBH_HandleEnum+0x3b6>
      break;
 800a2fc:	bf00      	nop
  }
  return Status;
 800a2fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800a300:	4618      	mov	r0, r3
 800a302:	3710      	adds	r7, #16
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	683a      	ldr	r2, [r7, #0]
 800a316:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800a31a:	bf00      	nop
 800a31c:	370c      	adds	r7, #12
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b082      	sub	sp, #8
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a334:	1c5a      	adds	r2, r3, #1
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 f804 	bl	800a34a <USBH_HandleSof>
}
 800a342:	bf00      	nop
 800a344:	3708      	adds	r7, #8
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}

0800a34a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a34a:	b580      	push	{r7, lr}
 800a34c:	b082      	sub	sp, #8
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	b2db      	uxtb	r3, r3
 800a358:	2b0b      	cmp	r3, #11
 800a35a:	d10a      	bne.n	800a372 <USBH_HandleSof+0x28>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a362:	2b00      	cmp	r3, #0
 800a364:	d005      	beq.n	800a372 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a36c:	699b      	ldr	r3, [r3, #24]
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	4798      	blx	r3
  }
}
 800a372:	bf00      	nop
 800a374:	3708      	adds	r7, #8
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}

0800a37a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a37a:	b480      	push	{r7}
 800a37c:	b083      	sub	sp, #12
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2201      	movs	r2, #1
 800a386:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800a38a:	bf00      	nop
}
 800a38c:	370c      	adds	r7, #12
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr

0800a396 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a396:	b480      	push	{r7}
 800a398:	b083      	sub	sp, #12
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800a3a6:	bf00      	nop
}
 800a3a8:	370c      	adds	r7, #12
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b0:	4770      	bx	lr

0800a3b2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a3b2:	b480      	push	{r7}
 800a3b4:	b083      	sub	sp, #12
 800a3b6:	af00      	add	r7, sp, #0
 800a3b8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2201      	movs	r2, #1
 800a3be:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a3d2:	2300      	movs	r3, #0
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	370c      	adds	r7, #12
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3de:	4770      	bx	lr

0800a3e0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b082      	sub	sp, #8
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f001 f8c2 	bl	800b58a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	791b      	ldrb	r3, [r3, #4]
 800a40a:	4619      	mov	r1, r3
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f000 ff0b 	bl	800b228 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	795b      	ldrb	r3, [r3, #5]
 800a416:	4619      	mov	r1, r3
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 ff05 	bl	800b228 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	4618      	mov	r0, r3
 800a422:	3708      	adds	r7, #8
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b086      	sub	sp, #24
 800a42c:	af02      	add	r7, sp, #8
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	460b      	mov	r3, r1
 800a432:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800a434:	887b      	ldrh	r3, [r7, #2]
 800a436:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a43a:	d901      	bls.n	800a440 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a43c:	2303      	movs	r3, #3
 800a43e:	e01b      	b.n	800a478 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a446:	887b      	ldrh	r3, [r7, #2]
 800a448:	9300      	str	r3, [sp, #0]
 800a44a:	4613      	mov	r3, r2
 800a44c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a450:	2100      	movs	r1, #0
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 f872 	bl	800a53c <USBH_GetDescriptor>
 800a458:	4603      	mov	r3, r0
 800a45a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800a45c:	7bfb      	ldrb	r3, [r7, #15]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d109      	bne.n	800a476 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a468:	887a      	ldrh	r2, [r7, #2]
 800a46a:	4619      	mov	r1, r3
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 f929 	bl	800a6c4 <USBH_ParseDevDesc>
 800a472:	4603      	mov	r3, r0
 800a474:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a476:	7bfb      	ldrb	r3, [r7, #15]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3710      	adds	r7, #16
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b086      	sub	sp, #24
 800a484:	af02      	add	r7, sp, #8
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	460b      	mov	r3, r1
 800a48a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	331c      	adds	r3, #28
 800a490:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a492:	887b      	ldrh	r3, [r7, #2]
 800a494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a498:	d901      	bls.n	800a49e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a49a:	2303      	movs	r3, #3
 800a49c:	e016      	b.n	800a4cc <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a49e:	887b      	ldrh	r3, [r7, #2]
 800a4a0:	9300      	str	r3, [sp, #0]
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 f846 	bl	800a53c <USBH_GetDescriptor>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a4b4:	7bfb      	ldrb	r3, [r7, #15]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d107      	bne.n	800a4ca <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a4ba:	887b      	ldrh	r3, [r7, #2]
 800a4bc:	461a      	mov	r2, r3
 800a4be:	68b9      	ldr	r1, [r7, #8]
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 f9af 	bl	800a824 <USBH_ParseCfgDesc>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a4ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3710      	adds	r7, #16
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b088      	sub	sp, #32
 800a4d8:	af02      	add	r7, sp, #8
 800a4da:	60f8      	str	r0, [r7, #12]
 800a4dc:	607a      	str	r2, [r7, #4]
 800a4de:	461a      	mov	r2, r3
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	72fb      	strb	r3, [r7, #11]
 800a4e4:	4613      	mov	r3, r2
 800a4e6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a4e8:	893b      	ldrh	r3, [r7, #8]
 800a4ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4ee:	d802      	bhi.n	800a4f6 <USBH_Get_StringDesc+0x22>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d101      	bne.n	800a4fa <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a4f6:	2303      	movs	r3, #3
 800a4f8:	e01c      	b.n	800a534 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a4fa:	7afb      	ldrb	r3, [r7, #11]
 800a4fc:	b29b      	uxth	r3, r3
 800a4fe:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a502:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a50a:	893b      	ldrh	r3, [r7, #8]
 800a50c:	9300      	str	r3, [sp, #0]
 800a50e:	460b      	mov	r3, r1
 800a510:	2100      	movs	r1, #0
 800a512:	68f8      	ldr	r0, [r7, #12]
 800a514:	f000 f812 	bl	800a53c <USBH_GetDescriptor>
 800a518:	4603      	mov	r3, r0
 800a51a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a51c:	7dfb      	ldrb	r3, [r7, #23]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d107      	bne.n	800a532 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a528:	893a      	ldrh	r2, [r7, #8]
 800a52a:	6879      	ldr	r1, [r7, #4]
 800a52c:	4618      	mov	r0, r3
 800a52e:	f000 fb8d 	bl	800ac4c <USBH_ParseStringDesc>
  }

  return status;
 800a532:	7dfb      	ldrb	r3, [r7, #23]
}
 800a534:	4618      	mov	r0, r3
 800a536:	3718      	adds	r7, #24
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	607b      	str	r3, [r7, #4]
 800a546:	460b      	mov	r3, r1
 800a548:	72fb      	strb	r3, [r7, #11]
 800a54a:	4613      	mov	r3, r2
 800a54c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	789b      	ldrb	r3, [r3, #2]
 800a552:	2b01      	cmp	r3, #1
 800a554:	d11c      	bne.n	800a590 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a556:	7afb      	ldrb	r3, [r7, #11]
 800a558:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a55c:	b2da      	uxtb	r2, r3
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2206      	movs	r2, #6
 800a566:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	893a      	ldrh	r2, [r7, #8]
 800a56c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a56e:	893b      	ldrh	r3, [r7, #8]
 800a570:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a574:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a578:	d104      	bne.n	800a584 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	f240 4209 	movw	r2, #1033	@ 0x409
 800a580:	829a      	strh	r2, [r3, #20]
 800a582:	e002      	b.n	800a58a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2200      	movs	r2, #0
 800a588:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	8b3a      	ldrh	r2, [r7, #24]
 800a58e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a590:	8b3b      	ldrh	r3, [r7, #24]
 800a592:	461a      	mov	r2, r3
 800a594:	6879      	ldr	r1, [r7, #4]
 800a596:	68f8      	ldr	r0, [r7, #12]
 800a598:	f000 fba5 	bl	800ace6 <USBH_CtlReq>
 800a59c:	4603      	mov	r3, r0
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3710      	adds	r7, #16
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}

0800a5a6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a5a6:	b580      	push	{r7, lr}
 800a5a8:	b082      	sub	sp, #8
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	6078      	str	r0, [r7, #4]
 800a5ae:	460b      	mov	r3, r1
 800a5b0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	789b      	ldrb	r3, [r3, #2]
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	d10f      	bne.n	800a5da <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2205      	movs	r2, #5
 800a5c4:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a5c6:	78fb      	ldrb	r3, [r7, #3]
 800a5c8:	b29a      	uxth	r2, r3
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a5da:	2200      	movs	r2, #0
 800a5dc:	2100      	movs	r1, #0
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f000 fb81 	bl	800ace6 <USBH_CtlReq>
 800a5e4:	4603      	mov	r3, r0
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3708      	adds	r7, #8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b082      	sub	sp, #8
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	789b      	ldrb	r3, [r3, #2]
 800a5fe:	2b01      	cmp	r3, #1
 800a600:	d10e      	bne.n	800a620 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2200      	movs	r2, #0
 800a606:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2209      	movs	r2, #9
 800a60c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	887a      	ldrh	r2, [r7, #2]
 800a612:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2200      	movs	r2, #0
 800a618:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2200      	movs	r2, #0
 800a61e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a620:	2200      	movs	r2, #0
 800a622:	2100      	movs	r1, #0
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f000 fb5e 	bl	800ace6 <USBH_CtlReq>
 800a62a:	4603      	mov	r3, r0
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3708      	adds	r7, #8
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}

0800a634 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b082      	sub	sp, #8
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	460b      	mov	r3, r1
 800a63e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	789b      	ldrb	r3, [r3, #2]
 800a644:	2b01      	cmp	r3, #1
 800a646:	d10f      	bne.n	800a668 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2203      	movs	r2, #3
 800a652:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a654:	78fb      	ldrb	r3, [r7, #3]
 800a656:	b29a      	uxth	r2, r3
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a668:	2200      	movs	r2, #0
 800a66a:	2100      	movs	r1, #0
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f000 fb3a 	bl	800ace6 <USBH_CtlReq>
 800a672:	4603      	mov	r3, r0
}
 800a674:	4618      	mov	r0, r3
 800a676:	3708      	adds	r7, #8
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	460b      	mov	r3, r1
 800a686:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	789b      	ldrb	r3, [r3, #2]
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d10f      	bne.n	800a6b0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2202      	movs	r2, #2
 800a694:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2201      	movs	r2, #1
 800a69a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a6a2:	78fb      	ldrb	r3, [r7, #3]
 800a6a4:	b29a      	uxth	r2, r3
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	2100      	movs	r1, #0
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 fb16 	bl	800ace6 <USBH_CtlReq>
 800a6ba:	4603      	mov	r3, r0
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3708      	adds	r7, #8
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b087      	sub	sp, #28
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	60f8      	str	r0, [r7, #12]
 800a6cc:	60b9      	str	r1, [r7, #8]
 800a6ce:	4613      	mov	r3, r2
 800a6d0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a6d8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d101      	bne.n	800a6e8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a6e4:	2302      	movs	r3, #2
 800a6e6:	e094      	b.n	800a812 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	781a      	ldrb	r2, [r3, #0]
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	785a      	ldrb	r2, [r3, #1]
 800a6f4:	693b      	ldr	r3, [r7, #16]
 800a6f6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	3302      	adds	r3, #2
 800a6fc:	781b      	ldrb	r3, [r3, #0]
 800a6fe:	461a      	mov	r2, r3
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	3303      	adds	r3, #3
 800a704:	781b      	ldrb	r3, [r3, #0]
 800a706:	021b      	lsls	r3, r3, #8
 800a708:	b29b      	uxth	r3, r3
 800a70a:	4313      	orrs	r3, r2
 800a70c:	b29a      	uxth	r2, r3
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	791a      	ldrb	r2, [r3, #4]
 800a716:	693b      	ldr	r3, [r7, #16]
 800a718:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	795a      	ldrb	r2, [r3, #5]
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	799a      	ldrb	r2, [r3, #6]
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	79da      	ldrb	r2, [r3, #7]
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d004      	beq.n	800a746 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a742:	2b01      	cmp	r3, #1
 800a744:	d11b      	bne.n	800a77e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	79db      	ldrb	r3, [r3, #7]
 800a74a:	2b20      	cmp	r3, #32
 800a74c:	dc0f      	bgt.n	800a76e <USBH_ParseDevDesc+0xaa>
 800a74e:	2b08      	cmp	r3, #8
 800a750:	db0f      	blt.n	800a772 <USBH_ParseDevDesc+0xae>
 800a752:	3b08      	subs	r3, #8
 800a754:	4a32      	ldr	r2, [pc, #200]	@ (800a820 <USBH_ParseDevDesc+0x15c>)
 800a756:	fa22 f303 	lsr.w	r3, r2, r3
 800a75a:	f003 0301 	and.w	r3, r3, #1
 800a75e:	2b00      	cmp	r3, #0
 800a760:	bf14      	ite	ne
 800a762:	2301      	movne	r3, #1
 800a764:	2300      	moveq	r3, #0
 800a766:	b2db      	uxtb	r3, r3
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d106      	bne.n	800a77a <USBH_ParseDevDesc+0xb6>
 800a76c:	e001      	b.n	800a772 <USBH_ParseDevDesc+0xae>
 800a76e:	2b40      	cmp	r3, #64	@ 0x40
 800a770:	d003      	beq.n	800a77a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	2208      	movs	r2, #8
 800a776:	71da      	strb	r2, [r3, #7]
        break;
 800a778:	e000      	b.n	800a77c <USBH_ParseDevDesc+0xb8>
        break;
 800a77a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800a77c:	e00e      	b.n	800a79c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a784:	2b02      	cmp	r3, #2
 800a786:	d107      	bne.n	800a798 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	79db      	ldrb	r3, [r3, #7]
 800a78c:	2b08      	cmp	r3, #8
 800a78e:	d005      	beq.n	800a79c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	2208      	movs	r2, #8
 800a794:	71da      	strb	r2, [r3, #7]
 800a796:	e001      	b.n	800a79c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a798:	2303      	movs	r3, #3
 800a79a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800a79c:	88fb      	ldrh	r3, [r7, #6]
 800a79e:	2b08      	cmp	r3, #8
 800a7a0:	d936      	bls.n	800a810 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	3308      	adds	r3, #8
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	461a      	mov	r2, r3
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	3309      	adds	r3, #9
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	021b      	lsls	r3, r3, #8
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	4313      	orrs	r3, r2
 800a7b6:	b29a      	uxth	r2, r3
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	330a      	adds	r3, #10
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	330b      	adds	r3, #11
 800a7c8:	781b      	ldrb	r3, [r3, #0]
 800a7ca:	021b      	lsls	r3, r3, #8
 800a7cc:	b29b      	uxth	r3, r3
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	b29a      	uxth	r2, r3
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800a7d6:	68bb      	ldr	r3, [r7, #8]
 800a7d8:	330c      	adds	r3, #12
 800a7da:	781b      	ldrb	r3, [r3, #0]
 800a7dc:	461a      	mov	r2, r3
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	330d      	adds	r3, #13
 800a7e2:	781b      	ldrb	r3, [r3, #0]
 800a7e4:	021b      	lsls	r3, r3, #8
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	b29a      	uxth	r2, r3
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	7b9a      	ldrb	r2, [r3, #14]
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	7bda      	ldrb	r2, [r3, #15]
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	7c1a      	ldrb	r2, [r3, #16]
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800a808:	68bb      	ldr	r3, [r7, #8]
 800a80a:	7c5a      	ldrb	r2, [r3, #17]
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800a810:	7dfb      	ldrb	r3, [r7, #23]
}
 800a812:	4618      	mov	r0, r3
 800a814:	371c      	adds	r7, #28
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr
 800a81e:	bf00      	nop
 800a820:	01000101 	.word	0x01000101

0800a824 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b08c      	sub	sp, #48	@ 0x30
 800a828:	af00      	add	r7, sp, #0
 800a82a:	60f8      	str	r0, [r7, #12]
 800a82c:	60b9      	str	r1, [r7, #8]
 800a82e:	4613      	mov	r3, r2
 800a830:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a838:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a83a:	2300      	movs	r3, #0
 800a83c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a840:	2300      	movs	r3, #0
 800a842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800a846:	2300      	movs	r3, #0
 800a848:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d101      	bne.n	800a856 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800a852:	2302      	movs	r3, #2
 800a854:	e0da      	b.n	800aa0c <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800a85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a85c:	781b      	ldrb	r3, [r3, #0]
 800a85e:	2b09      	cmp	r3, #9
 800a860:	d002      	beq.n	800a868 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a864:	2209      	movs	r2, #9
 800a866:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	781a      	ldrb	r2, [r3, #0]
 800a86c:	6a3b      	ldr	r3, [r7, #32]
 800a86e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	785a      	ldrb	r2, [r3, #1]
 800a874:	6a3b      	ldr	r3, [r7, #32]
 800a876:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	3302      	adds	r3, #2
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	461a      	mov	r2, r3
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	3303      	adds	r3, #3
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	021b      	lsls	r3, r3, #8
 800a888:	b29b      	uxth	r3, r3
 800a88a:	4313      	orrs	r3, r2
 800a88c:	b29b      	uxth	r3, r3
 800a88e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a892:	bf28      	it	cs
 800a894:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800a898:	b29a      	uxth	r2, r3
 800a89a:	6a3b      	ldr	r3, [r7, #32]
 800a89c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	791a      	ldrb	r2, [r3, #4]
 800a8a2:	6a3b      	ldr	r3, [r7, #32]
 800a8a4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	795a      	ldrb	r2, [r3, #5]
 800a8aa:	6a3b      	ldr	r3, [r7, #32]
 800a8ac:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	799a      	ldrb	r2, [r3, #6]
 800a8b2:	6a3b      	ldr	r3, [r7, #32]
 800a8b4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	79da      	ldrb	r2, [r3, #7]
 800a8ba:	6a3b      	ldr	r3, [r7, #32]
 800a8bc:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	7a1a      	ldrb	r2, [r3, #8]
 800a8c2:	6a3b      	ldr	r3, [r7, #32]
 800a8c4:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a8c6:	88fb      	ldrh	r3, [r7, #6]
 800a8c8:	2b09      	cmp	r3, #9
 800a8ca:	f240 809d 	bls.w	800aa08 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800a8ce:	2309      	movs	r3, #9
 800a8d0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a8d6:	e081      	b.n	800a9dc <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a8d8:	f107 0316 	add.w	r3, r7, #22
 800a8dc:	4619      	mov	r1, r3
 800a8de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8e0:	f000 f9e7 	bl	800acb2 <USBH_GetNextDesc>
 800a8e4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a8e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e8:	785b      	ldrb	r3, [r3, #1]
 800a8ea:	2b04      	cmp	r3, #4
 800a8ec:	d176      	bne.n	800a9dc <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a8ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	2b09      	cmp	r3, #9
 800a8f4:	d002      	beq.n	800a8fc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f8:	2209      	movs	r2, #9
 800a8fa:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a8fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a900:	221a      	movs	r2, #26
 800a902:	fb02 f303 	mul.w	r3, r2, r3
 800a906:	3308      	adds	r3, #8
 800a908:	6a3a      	ldr	r2, [r7, #32]
 800a90a:	4413      	add	r3, r2
 800a90c:	3302      	adds	r3, #2
 800a90e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a910:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a912:	69f8      	ldr	r0, [r7, #28]
 800a914:	f000 f87e 	bl	800aa14 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a918:	2300      	movs	r3, #0
 800a91a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a91e:	2300      	movs	r3, #0
 800a920:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a922:	e043      	b.n	800a9ac <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a924:	f107 0316 	add.w	r3, r7, #22
 800a928:	4619      	mov	r1, r3
 800a92a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a92c:	f000 f9c1 	bl	800acb2 <USBH_GetNextDesc>
 800a930:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a934:	785b      	ldrb	r3, [r3, #1]
 800a936:	2b05      	cmp	r3, #5
 800a938:	d138      	bne.n	800a9ac <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a93a:	69fb      	ldr	r3, [r7, #28]
 800a93c:	795b      	ldrb	r3, [r3, #5]
 800a93e:	2b01      	cmp	r3, #1
 800a940:	d113      	bne.n	800a96a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a942:	69fb      	ldr	r3, [r7, #28]
 800a944:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a946:	2b02      	cmp	r3, #2
 800a948:	d003      	beq.n	800a952 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	799b      	ldrb	r3, [r3, #6]
 800a94e:	2b03      	cmp	r3, #3
 800a950:	d10b      	bne.n	800a96a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a952:	69fb      	ldr	r3, [r7, #28]
 800a954:	79db      	ldrb	r3, [r3, #7]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d10b      	bne.n	800a972 <USBH_ParseCfgDesc+0x14e>
 800a95a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	2b09      	cmp	r3, #9
 800a960:	d007      	beq.n	800a972 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a964:	2209      	movs	r2, #9
 800a966:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a968:	e003      	b.n	800a972 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a96c:	2207      	movs	r2, #7
 800a96e:	701a      	strb	r2, [r3, #0]
 800a970:	e000      	b.n	800a974 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a972:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a974:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a978:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a97c:	3201      	adds	r2, #1
 800a97e:	00d2      	lsls	r2, r2, #3
 800a980:	211a      	movs	r1, #26
 800a982:	fb01 f303 	mul.w	r3, r1, r3
 800a986:	4413      	add	r3, r2
 800a988:	3308      	adds	r3, #8
 800a98a:	6a3a      	ldr	r2, [r7, #32]
 800a98c:	4413      	add	r3, r2
 800a98e:	3304      	adds	r3, #4
 800a990:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a992:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a994:	69b9      	ldr	r1, [r7, #24]
 800a996:	68f8      	ldr	r0, [r7, #12]
 800a998:	f000 f870 	bl	800aa7c <USBH_ParseEPDesc>
 800a99c:	4603      	mov	r3, r0
 800a99e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a9a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a9ac:	69fb      	ldr	r3, [r7, #28]
 800a9ae:	791b      	ldrb	r3, [r3, #4]
 800a9b0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d204      	bcs.n	800a9c2 <USBH_ParseCfgDesc+0x19e>
 800a9b8:	6a3b      	ldr	r3, [r7, #32]
 800a9ba:	885a      	ldrh	r2, [r3, #2]
 800a9bc:	8afb      	ldrh	r3, [r7, #22]
 800a9be:	429a      	cmp	r2, r3
 800a9c0:	d8b0      	bhi.n	800a924 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a9c2:	69fb      	ldr	r3, [r7, #28]
 800a9c4:	791b      	ldrb	r3, [r3, #4]
 800a9c6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a9ca:	429a      	cmp	r2, r3
 800a9cc:	d201      	bcs.n	800a9d2 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800a9ce:	2303      	movs	r3, #3
 800a9d0:	e01c      	b.n	800aa0c <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800a9d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9d6:	3301      	adds	r3, #1
 800a9d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a9dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d805      	bhi.n	800a9f0 <USBH_ParseCfgDesc+0x1cc>
 800a9e4:	6a3b      	ldr	r3, [r7, #32]
 800a9e6:	885a      	ldrh	r2, [r3, #2]
 800a9e8:	8afb      	ldrh	r3, [r7, #22]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	f63f af74 	bhi.w	800a8d8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a9f0:	6a3b      	ldr	r3, [r7, #32]
 800a9f2:	791b      	ldrb	r3, [r3, #4]
 800a9f4:	2b02      	cmp	r3, #2
 800a9f6:	bf28      	it	cs
 800a9f8:	2302      	movcs	r3, #2
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800aa00:	429a      	cmp	r2, r3
 800aa02:	d201      	bcs.n	800aa08 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800aa04:	2303      	movs	r3, #3
 800aa06:	e001      	b.n	800aa0c <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 800aa08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3730      	adds	r7, #48	@ 0x30
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b083      	sub	sp, #12
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	781a      	ldrb	r2, [r3, #0]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	785a      	ldrb	r2, [r3, #1]
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	789a      	ldrb	r2, [r3, #2]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	78da      	ldrb	r2, [r3, #3]
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	3304      	adds	r3, #4
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	2b02      	cmp	r3, #2
 800aa46:	bf28      	it	cs
 800aa48:	2302      	movcs	r3, #2
 800aa4a:	b2da      	uxtb	r2, r3
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	795a      	ldrb	r2, [r3, #5]
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	799a      	ldrb	r2, [r3, #6]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	79da      	ldrb	r2, [r3, #7]
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	7a1a      	ldrb	r2, [r3, #8]
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	721a      	strb	r2, [r3, #8]
}
 800aa70:	bf00      	nop
 800aa72:	370c      	adds	r7, #12
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b087      	sub	sp, #28
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	60f8      	str	r0, [r7, #12]
 800aa84:	60b9      	str	r1, [r7, #8]
 800aa86:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	781a      	ldrb	r2, [r3, #0]
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	785a      	ldrb	r2, [r3, #1]
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	789a      	ldrb	r2, [r3, #2]
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	78da      	ldrb	r2, [r3, #3]
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	3304      	adds	r3, #4
 800aab0:	781b      	ldrb	r3, [r3, #0]
 800aab2:	461a      	mov	r2, r3
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	3305      	adds	r3, #5
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	021b      	lsls	r3, r3, #8
 800aabc:	b29b      	uxth	r3, r3
 800aabe:	4313      	orrs	r3, r2
 800aac0:	b29a      	uxth	r2, r3
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	799a      	ldrb	r2, [r3, #6]
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	889b      	ldrh	r3, [r3, #4]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d009      	beq.n	800aaea <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800aada:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aade:	d804      	bhi.n	800aaea <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800aae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aae8:	d901      	bls.n	800aaee <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800aaea:	2303      	movs	r3, #3
 800aaec:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d136      	bne.n	800ab66 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	78db      	ldrb	r3, [r3, #3]
 800aafc:	f003 0303 	and.w	r3, r3, #3
 800ab00:	2b02      	cmp	r3, #2
 800ab02:	d108      	bne.n	800ab16 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	889b      	ldrh	r3, [r3, #4]
 800ab08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab0c:	f240 8097 	bls.w	800ac3e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ab10:	2303      	movs	r3, #3
 800ab12:	75fb      	strb	r3, [r7, #23]
 800ab14:	e093      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	78db      	ldrb	r3, [r3, #3]
 800ab1a:	f003 0303 	and.w	r3, r3, #3
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d107      	bne.n	800ab32 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	889b      	ldrh	r3, [r3, #4]
 800ab26:	2b40      	cmp	r3, #64	@ 0x40
 800ab28:	f240 8089 	bls.w	800ac3e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ab2c:	2303      	movs	r3, #3
 800ab2e:	75fb      	strb	r3, [r7, #23]
 800ab30:	e085      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ab32:	68bb      	ldr	r3, [r7, #8]
 800ab34:	78db      	ldrb	r3, [r3, #3]
 800ab36:	f003 0303 	and.w	r3, r3, #3
 800ab3a:	2b01      	cmp	r3, #1
 800ab3c:	d005      	beq.n	800ab4a <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	78db      	ldrb	r3, [r3, #3]
 800ab42:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ab46:	2b03      	cmp	r3, #3
 800ab48:	d10a      	bne.n	800ab60 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	799b      	ldrb	r3, [r3, #6]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d003      	beq.n	800ab5a <USBH_ParseEPDesc+0xde>
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	799b      	ldrb	r3, [r3, #6]
 800ab56:	2b10      	cmp	r3, #16
 800ab58:	d970      	bls.n	800ac3c <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800ab5a:	2303      	movs	r3, #3
 800ab5c:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ab5e:	e06d      	b.n	800ac3c <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ab60:	2303      	movs	r3, #3
 800ab62:	75fb      	strb	r3, [r7, #23]
 800ab64:	e06b      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d13c      	bne.n	800abea <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	78db      	ldrb	r3, [r3, #3]
 800ab74:	f003 0303 	and.w	r3, r3, #3
 800ab78:	2b02      	cmp	r3, #2
 800ab7a:	d005      	beq.n	800ab88 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	78db      	ldrb	r3, [r3, #3]
 800ab80:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d106      	bne.n	800ab96 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	889b      	ldrh	r3, [r3, #4]
 800ab8c:	2b40      	cmp	r3, #64	@ 0x40
 800ab8e:	d956      	bls.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ab90:	2303      	movs	r3, #3
 800ab92:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ab94:	e053      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	78db      	ldrb	r3, [r3, #3]
 800ab9a:	f003 0303 	and.w	r3, r3, #3
 800ab9e:	2b01      	cmp	r3, #1
 800aba0:	d10e      	bne.n	800abc0 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	799b      	ldrb	r3, [r3, #6]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d007      	beq.n	800abba <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800abae:	2b10      	cmp	r3, #16
 800abb0:	d803      	bhi.n	800abba <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800abb6:	2b40      	cmp	r3, #64	@ 0x40
 800abb8:	d941      	bls.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800abba:	2303      	movs	r3, #3
 800abbc:	75fb      	strb	r3, [r7, #23]
 800abbe:	e03e      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	78db      	ldrb	r3, [r3, #3]
 800abc4:	f003 0303 	and.w	r3, r3, #3
 800abc8:	2b03      	cmp	r3, #3
 800abca:	d10b      	bne.n	800abe4 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	799b      	ldrb	r3, [r3, #6]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d004      	beq.n	800abde <USBH_ParseEPDesc+0x162>
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	889b      	ldrh	r3, [r3, #4]
 800abd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abdc:	d32f      	bcc.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800abde:	2303      	movs	r3, #3
 800abe0:	75fb      	strb	r3, [r7, #23]
 800abe2:	e02c      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800abe4:	2303      	movs	r3, #3
 800abe6:	75fb      	strb	r3, [r7, #23]
 800abe8:	e029      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800abf0:	2b02      	cmp	r3, #2
 800abf2:	d120      	bne.n	800ac36 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	78db      	ldrb	r3, [r3, #3]
 800abf8:	f003 0303 	and.w	r3, r3, #3
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d106      	bne.n	800ac0e <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	889b      	ldrh	r3, [r3, #4]
 800ac04:	2b08      	cmp	r3, #8
 800ac06:	d01a      	beq.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ac08:	2303      	movs	r3, #3
 800ac0a:	75fb      	strb	r3, [r7, #23]
 800ac0c:	e017      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	78db      	ldrb	r3, [r3, #3]
 800ac12:	f003 0303 	and.w	r3, r3, #3
 800ac16:	2b03      	cmp	r3, #3
 800ac18:	d10a      	bne.n	800ac30 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	799b      	ldrb	r3, [r3, #6]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d003      	beq.n	800ac2a <USBH_ParseEPDesc+0x1ae>
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	889b      	ldrh	r3, [r3, #4]
 800ac26:	2b08      	cmp	r3, #8
 800ac28:	d909      	bls.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ac2a:	2303      	movs	r3, #3
 800ac2c:	75fb      	strb	r3, [r7, #23]
 800ac2e:	e006      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ac30:	2303      	movs	r3, #3
 800ac32:	75fb      	strb	r3, [r7, #23]
 800ac34:	e003      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800ac36:	2303      	movs	r3, #3
 800ac38:	75fb      	strb	r3, [r7, #23]
 800ac3a:	e000      	b.n	800ac3e <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ac3c:	bf00      	nop
  }

  return status;
 800ac3e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	371c      	adds	r7, #28
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr

0800ac4c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b087      	sub	sp, #28
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	60f8      	str	r0, [r7, #12]
 800ac54:	60b9      	str	r1, [r7, #8]
 800ac56:	4613      	mov	r3, r2
 800ac58:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	3301      	adds	r3, #1
 800ac5e:	781b      	ldrb	r3, [r3, #0]
 800ac60:	2b03      	cmp	r3, #3
 800ac62:	d120      	bne.n	800aca6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	1e9a      	subs	r2, r3, #2
 800ac6a:	88fb      	ldrh	r3, [r7, #6]
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	bf28      	it	cs
 800ac70:	4613      	movcs	r3, r2
 800ac72:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	3302      	adds	r3, #2
 800ac78:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	82fb      	strh	r3, [r7, #22]
 800ac7e:	e00b      	b.n	800ac98 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800ac80:	8afb      	ldrh	r3, [r7, #22]
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	4413      	add	r3, r2
 800ac86:	781a      	ldrb	r2, [r3, #0]
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	3301      	adds	r3, #1
 800ac90:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800ac92:	8afb      	ldrh	r3, [r7, #22]
 800ac94:	3302      	adds	r3, #2
 800ac96:	82fb      	strh	r3, [r7, #22]
 800ac98:	8afa      	ldrh	r2, [r7, #22]
 800ac9a:	8abb      	ldrh	r3, [r7, #20]
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d3ef      	bcc.n	800ac80 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	2200      	movs	r2, #0
 800aca4:	701a      	strb	r2, [r3, #0]
  }
}
 800aca6:	bf00      	nop
 800aca8:	371c      	adds	r7, #28
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr

0800acb2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800acb2:	b480      	push	{r7}
 800acb4:	b085      	sub	sp, #20
 800acb6:	af00      	add	r7, sp, #0
 800acb8:	6078      	str	r0, [r7, #4]
 800acba:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	881b      	ldrh	r3, [r3, #0]
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	7812      	ldrb	r2, [r2, #0]
 800acc4:	4413      	add	r3, r2
 800acc6:	b29a      	uxth	r2, r3
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	4413      	add	r3, r2
 800acd6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800acd8:	68fb      	ldr	r3, [r7, #12]
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3714      	adds	r7, #20
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr

0800ace6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800ace6:	b580      	push	{r7, lr}
 800ace8:	b086      	sub	sp, #24
 800acea:	af00      	add	r7, sp, #0
 800acec:	60f8      	str	r0, [r7, #12]
 800acee:	60b9      	str	r1, [r7, #8]
 800acf0:	4613      	mov	r3, r2
 800acf2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800acf4:	2301      	movs	r3, #1
 800acf6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	789b      	ldrb	r3, [r3, #2]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d002      	beq.n	800ad06 <USBH_CtlReq+0x20>
 800ad00:	2b02      	cmp	r3, #2
 800ad02:	d00f      	beq.n	800ad24 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800ad04:	e027      	b.n	800ad56 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	68ba      	ldr	r2, [r7, #8]
 800ad0a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	88fa      	ldrh	r2, [r7, #6]
 800ad10:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2201      	movs	r2, #1
 800ad16:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2202      	movs	r2, #2
 800ad1c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ad1e:	2301      	movs	r3, #1
 800ad20:	75fb      	strb	r3, [r7, #23]
      break;
 800ad22:	e018      	b.n	800ad56 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800ad24:	68f8      	ldr	r0, [r7, #12]
 800ad26:	f000 f81b 	bl	800ad60 <USBH_HandleControl>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ad2e:	7dfb      	ldrb	r3, [r7, #23]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d002      	beq.n	800ad3a <USBH_CtlReq+0x54>
 800ad34:	7dfb      	ldrb	r3, [r7, #23]
 800ad36:	2b03      	cmp	r3, #3
 800ad38:	d106      	bne.n	800ad48 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2200      	movs	r2, #0
 800ad44:	761a      	strb	r2, [r3, #24]
      break;
 800ad46:	e005      	b.n	800ad54 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800ad48:	7dfb      	ldrb	r3, [r7, #23]
 800ad4a:	2b02      	cmp	r3, #2
 800ad4c:	d102      	bne.n	800ad54 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2201      	movs	r2, #1
 800ad52:	709a      	strb	r2, [r3, #2]
      break;
 800ad54:	bf00      	nop
  }
  return status;
 800ad56:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3718      	adds	r7, #24
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b086      	sub	sp, #24
 800ad64:	af02      	add	r7, sp, #8
 800ad66:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	7e1b      	ldrb	r3, [r3, #24]
 800ad74:	3b01      	subs	r3, #1
 800ad76:	2b0a      	cmp	r3, #10
 800ad78:	f200 8156 	bhi.w	800b028 <USBH_HandleControl+0x2c8>
 800ad7c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad84 <USBH_HandleControl+0x24>)
 800ad7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad82:	bf00      	nop
 800ad84:	0800adb1 	.word	0x0800adb1
 800ad88:	0800adcb 	.word	0x0800adcb
 800ad8c:	0800ae35 	.word	0x0800ae35
 800ad90:	0800ae5b 	.word	0x0800ae5b
 800ad94:	0800ae93 	.word	0x0800ae93
 800ad98:	0800aebd 	.word	0x0800aebd
 800ad9c:	0800af0f 	.word	0x0800af0f
 800ada0:	0800af31 	.word	0x0800af31
 800ada4:	0800af6d 	.word	0x0800af6d
 800ada8:	0800af93 	.word	0x0800af93
 800adac:	0800afd1 	.word	0x0800afd1
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f103 0110 	add.w	r1, r3, #16
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	795b      	ldrb	r3, [r3, #5]
 800adba:	461a      	mov	r2, r3
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f000 f943 	bl	800b048 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2202      	movs	r2, #2
 800adc6:	761a      	strb	r2, [r3, #24]
      break;
 800adc8:	e139      	b.n	800b03e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	795b      	ldrb	r3, [r3, #5]
 800adce:	4619      	mov	r1, r3
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f000 fcc9 	bl	800b768 <USBH_LL_GetURBState>
 800add6:	4603      	mov	r3, r0
 800add8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800adda:	7bbb      	ldrb	r3, [r7, #14]
 800addc:	2b01      	cmp	r3, #1
 800adde:	d11e      	bne.n	800ae1e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	7c1b      	ldrb	r3, [r3, #16]
 800ade4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ade8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	8adb      	ldrh	r3, [r3, #22]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d00a      	beq.n	800ae08 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800adf2:	7b7b      	ldrb	r3, [r7, #13]
 800adf4:	2b80      	cmp	r3, #128	@ 0x80
 800adf6:	d103      	bne.n	800ae00 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2203      	movs	r2, #3
 800adfc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800adfe:	e115      	b.n	800b02c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2205      	movs	r2, #5
 800ae04:	761a      	strb	r2, [r3, #24]
      break;
 800ae06:	e111      	b.n	800b02c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800ae08:	7b7b      	ldrb	r3, [r7, #13]
 800ae0a:	2b80      	cmp	r3, #128	@ 0x80
 800ae0c:	d103      	bne.n	800ae16 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2209      	movs	r2, #9
 800ae12:	761a      	strb	r2, [r3, #24]
      break;
 800ae14:	e10a      	b.n	800b02c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2207      	movs	r2, #7
 800ae1a:	761a      	strb	r2, [r3, #24]
      break;
 800ae1c:	e106      	b.n	800b02c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ae1e:	7bbb      	ldrb	r3, [r7, #14]
 800ae20:	2b04      	cmp	r3, #4
 800ae22:	d003      	beq.n	800ae2c <USBH_HandleControl+0xcc>
 800ae24:	7bbb      	ldrb	r3, [r7, #14]
 800ae26:	2b02      	cmp	r3, #2
 800ae28:	f040 8100 	bne.w	800b02c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	220b      	movs	r2, #11
 800ae30:	761a      	strb	r2, [r3, #24]
      break;
 800ae32:	e0fb      	b.n	800b02c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ae3a:	b29a      	uxth	r2, r3
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6899      	ldr	r1, [r3, #8]
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	899a      	ldrh	r2, [r3, #12]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	791b      	ldrb	r3, [r3, #4]
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f000 f93a 	bl	800b0c6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2204      	movs	r2, #4
 800ae56:	761a      	strb	r2, [r3, #24]
      break;
 800ae58:	e0f1      	b.n	800b03e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	791b      	ldrb	r3, [r3, #4]
 800ae5e:	4619      	mov	r1, r3
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f000 fc81 	bl	800b768 <USBH_LL_GetURBState>
 800ae66:	4603      	mov	r3, r0
 800ae68:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800ae6a:	7bbb      	ldrb	r3, [r7, #14]
 800ae6c:	2b01      	cmp	r3, #1
 800ae6e:	d102      	bne.n	800ae76 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2209      	movs	r2, #9
 800ae74:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ae76:	7bbb      	ldrb	r3, [r7, #14]
 800ae78:	2b05      	cmp	r3, #5
 800ae7a:	d102      	bne.n	800ae82 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ae7c:	2303      	movs	r3, #3
 800ae7e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ae80:	e0d6      	b.n	800b030 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800ae82:	7bbb      	ldrb	r3, [r7, #14]
 800ae84:	2b04      	cmp	r3, #4
 800ae86:	f040 80d3 	bne.w	800b030 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	220b      	movs	r2, #11
 800ae8e:	761a      	strb	r2, [r3, #24]
      break;
 800ae90:	e0ce      	b.n	800b030 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6899      	ldr	r1, [r3, #8]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	899a      	ldrh	r2, [r3, #12]
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	795b      	ldrb	r3, [r3, #5]
 800ae9e:	2001      	movs	r0, #1
 800aea0:	9000      	str	r0, [sp, #0]
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 f8ea 	bl	800b07c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aeae:	b29a      	uxth	r2, r3
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2206      	movs	r2, #6
 800aeb8:	761a      	strb	r2, [r3, #24]
      break;
 800aeba:	e0c0      	b.n	800b03e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	795b      	ldrb	r3, [r3, #5]
 800aec0:	4619      	mov	r1, r3
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 fc50 	bl	800b768 <USBH_LL_GetURBState>
 800aec8:	4603      	mov	r3, r0
 800aeca:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800aecc:	7bbb      	ldrb	r3, [r7, #14]
 800aece:	2b01      	cmp	r3, #1
 800aed0:	d103      	bne.n	800aeda <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2207      	movs	r2, #7
 800aed6:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800aed8:	e0ac      	b.n	800b034 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800aeda:	7bbb      	ldrb	r3, [r7, #14]
 800aedc:	2b05      	cmp	r3, #5
 800aede:	d105      	bne.n	800aeec <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	220c      	movs	r2, #12
 800aee4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800aee6:	2303      	movs	r3, #3
 800aee8:	73fb      	strb	r3, [r7, #15]
      break;
 800aeea:	e0a3      	b.n	800b034 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800aeec:	7bbb      	ldrb	r3, [r7, #14]
 800aeee:	2b02      	cmp	r3, #2
 800aef0:	d103      	bne.n	800aefa <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2205      	movs	r2, #5
 800aef6:	761a      	strb	r2, [r3, #24]
      break;
 800aef8:	e09c      	b.n	800b034 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800aefa:	7bbb      	ldrb	r3, [r7, #14]
 800aefc:	2b04      	cmp	r3, #4
 800aefe:	f040 8099 	bne.w	800b034 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	220b      	movs	r2, #11
 800af06:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800af08:	2302      	movs	r3, #2
 800af0a:	73fb      	strb	r3, [r7, #15]
      break;
 800af0c:	e092      	b.n	800b034 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	791b      	ldrb	r3, [r3, #4]
 800af12:	2200      	movs	r2, #0
 800af14:	2100      	movs	r1, #0
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 f8d5 	bl	800b0c6 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800af22:	b29a      	uxth	r2, r3
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2208      	movs	r2, #8
 800af2c:	761a      	strb	r2, [r3, #24]

      break;
 800af2e:	e086      	b.n	800b03e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	791b      	ldrb	r3, [r3, #4]
 800af34:	4619      	mov	r1, r3
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f000 fc16 	bl	800b768 <USBH_LL_GetURBState>
 800af3c:	4603      	mov	r3, r0
 800af3e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800af40:	7bbb      	ldrb	r3, [r7, #14]
 800af42:	2b01      	cmp	r3, #1
 800af44:	d105      	bne.n	800af52 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	220d      	movs	r2, #13
 800af4a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800af4c:	2300      	movs	r3, #0
 800af4e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800af50:	e072      	b.n	800b038 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800af52:	7bbb      	ldrb	r3, [r7, #14]
 800af54:	2b04      	cmp	r3, #4
 800af56:	d103      	bne.n	800af60 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	220b      	movs	r2, #11
 800af5c:	761a      	strb	r2, [r3, #24]
      break;
 800af5e:	e06b      	b.n	800b038 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800af60:	7bbb      	ldrb	r3, [r7, #14]
 800af62:	2b05      	cmp	r3, #5
 800af64:	d168      	bne.n	800b038 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800af66:	2303      	movs	r3, #3
 800af68:	73fb      	strb	r3, [r7, #15]
      break;
 800af6a:	e065      	b.n	800b038 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	795b      	ldrb	r3, [r3, #5]
 800af70:	2201      	movs	r2, #1
 800af72:	9200      	str	r2, [sp, #0]
 800af74:	2200      	movs	r2, #0
 800af76:	2100      	movs	r1, #0
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f000 f87f 	bl	800b07c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800af84:	b29a      	uxth	r2, r3
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	220a      	movs	r2, #10
 800af8e:	761a      	strb	r2, [r3, #24]
      break;
 800af90:	e055      	b.n	800b03e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	795b      	ldrb	r3, [r3, #5]
 800af96:	4619      	mov	r1, r3
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f000 fbe5 	bl	800b768 <USBH_LL_GetURBState>
 800af9e:	4603      	mov	r3, r0
 800afa0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800afa2:	7bbb      	ldrb	r3, [r7, #14]
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d105      	bne.n	800afb4 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800afa8:	2300      	movs	r3, #0
 800afaa:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	220d      	movs	r2, #13
 800afb0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800afb2:	e043      	b.n	800b03c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800afb4:	7bbb      	ldrb	r3, [r7, #14]
 800afb6:	2b02      	cmp	r3, #2
 800afb8:	d103      	bne.n	800afc2 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2209      	movs	r2, #9
 800afbe:	761a      	strb	r2, [r3, #24]
      break;
 800afc0:	e03c      	b.n	800b03c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800afc2:	7bbb      	ldrb	r3, [r7, #14]
 800afc4:	2b04      	cmp	r3, #4
 800afc6:	d139      	bne.n	800b03c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	220b      	movs	r2, #11
 800afcc:	761a      	strb	r2, [r3, #24]
      break;
 800afce:	e035      	b.n	800b03c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	7e5b      	ldrb	r3, [r3, #25]
 800afd4:	3301      	adds	r3, #1
 800afd6:	b2da      	uxtb	r2, r3
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	765a      	strb	r2, [r3, #25]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	7e5b      	ldrb	r3, [r3, #25]
 800afe0:	2b02      	cmp	r3, #2
 800afe2:	d806      	bhi.n	800aff2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2201      	movs	r2, #1
 800afe8:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2201      	movs	r2, #1
 800afee:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800aff0:	e025      	b.n	800b03e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800aff8:	2106      	movs	r1, #6
 800affa:	6878      	ldr	r0, [r7, #4]
 800affc:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	795b      	ldrb	r3, [r3, #5]
 800b008:	4619      	mov	r1, r3
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f000 f90c 	bl	800b228 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	791b      	ldrb	r3, [r3, #4]
 800b014:	4619      	mov	r1, r3
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 f906 	bl	800b228 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2200      	movs	r2, #0
 800b020:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b022:	2302      	movs	r3, #2
 800b024:	73fb      	strb	r3, [r7, #15]
      break;
 800b026:	e00a      	b.n	800b03e <USBH_HandleControl+0x2de>

    default:
      break;
 800b028:	bf00      	nop
 800b02a:	e008      	b.n	800b03e <USBH_HandleControl+0x2de>
      break;
 800b02c:	bf00      	nop
 800b02e:	e006      	b.n	800b03e <USBH_HandleControl+0x2de>
      break;
 800b030:	bf00      	nop
 800b032:	e004      	b.n	800b03e <USBH_HandleControl+0x2de>
      break;
 800b034:	bf00      	nop
 800b036:	e002      	b.n	800b03e <USBH_HandleControl+0x2de>
      break;
 800b038:	bf00      	nop
 800b03a:	e000      	b.n	800b03e <USBH_HandleControl+0x2de>
      break;
 800b03c:	bf00      	nop
  }

  return status;
 800b03e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b040:	4618      	mov	r0, r3
 800b042:	3710      	adds	r7, #16
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}

0800b048 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b088      	sub	sp, #32
 800b04c:	af04      	add	r7, sp, #16
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	4613      	mov	r3, r2
 800b054:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b056:	79f9      	ldrb	r1, [r7, #7]
 800b058:	2300      	movs	r3, #0
 800b05a:	9303      	str	r3, [sp, #12]
 800b05c:	2308      	movs	r3, #8
 800b05e:	9302      	str	r3, [sp, #8]
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	9301      	str	r3, [sp, #4]
 800b064:	2300      	movs	r3, #0
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	2300      	movs	r3, #0
 800b06a:	2200      	movs	r2, #0
 800b06c:	68f8      	ldr	r0, [r7, #12]
 800b06e:	f000 fb4a 	bl	800b706 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b072:	2300      	movs	r3, #0
}
 800b074:	4618      	mov	r0, r3
 800b076:	3710      	adds	r7, #16
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b088      	sub	sp, #32
 800b080:	af04      	add	r7, sp, #16
 800b082:	60f8      	str	r0, [r7, #12]
 800b084:	60b9      	str	r1, [r7, #8]
 800b086:	4611      	mov	r1, r2
 800b088:	461a      	mov	r2, r3
 800b08a:	460b      	mov	r3, r1
 800b08c:	80fb      	strh	r3, [r7, #6]
 800b08e:	4613      	mov	r3, r2
 800b090:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d001      	beq.n	800b0a0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b09c:	2300      	movs	r3, #0
 800b09e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b0a0:	7979      	ldrb	r1, [r7, #5]
 800b0a2:	7e3b      	ldrb	r3, [r7, #24]
 800b0a4:	9303      	str	r3, [sp, #12]
 800b0a6:	88fb      	ldrh	r3, [r7, #6]
 800b0a8:	9302      	str	r3, [sp, #8]
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	9301      	str	r3, [sp, #4]
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	9300      	str	r3, [sp, #0]
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	68f8      	ldr	r0, [r7, #12]
 800b0b8:	f000 fb25 	bl	800b706 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b0bc:	2300      	movs	r3, #0
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3710      	adds	r7, #16
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}

0800b0c6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b0c6:	b580      	push	{r7, lr}
 800b0c8:	b088      	sub	sp, #32
 800b0ca:	af04      	add	r7, sp, #16
 800b0cc:	60f8      	str	r0, [r7, #12]
 800b0ce:	60b9      	str	r1, [r7, #8]
 800b0d0:	4611      	mov	r1, r2
 800b0d2:	461a      	mov	r2, r3
 800b0d4:	460b      	mov	r3, r1
 800b0d6:	80fb      	strh	r3, [r7, #6]
 800b0d8:	4613      	mov	r3, r2
 800b0da:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b0dc:	7979      	ldrb	r1, [r7, #5]
 800b0de:	2300      	movs	r3, #0
 800b0e0:	9303      	str	r3, [sp, #12]
 800b0e2:	88fb      	ldrh	r3, [r7, #6]
 800b0e4:	9302      	str	r3, [sp, #8]
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	9301      	str	r3, [sp, #4]
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	9300      	str	r3, [sp, #0]
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	2201      	movs	r2, #1
 800b0f2:	68f8      	ldr	r0, [r7, #12]
 800b0f4:	f000 fb07 	bl	800b706 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b0f8:	2300      	movs	r3, #0

}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b088      	sub	sp, #32
 800b106:	af04      	add	r7, sp, #16
 800b108:	60f8      	str	r0, [r7, #12]
 800b10a:	60b9      	str	r1, [r7, #8]
 800b10c:	4611      	mov	r1, r2
 800b10e:	461a      	mov	r2, r3
 800b110:	460b      	mov	r3, r1
 800b112:	80fb      	strh	r3, [r7, #6]
 800b114:	4613      	mov	r3, r2
 800b116:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d001      	beq.n	800b126 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b122:	2300      	movs	r3, #0
 800b124:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b126:	7979      	ldrb	r1, [r7, #5]
 800b128:	7e3b      	ldrb	r3, [r7, #24]
 800b12a:	9303      	str	r3, [sp, #12]
 800b12c:	88fb      	ldrh	r3, [r7, #6]
 800b12e:	9302      	str	r3, [sp, #8]
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	9301      	str	r3, [sp, #4]
 800b134:	2301      	movs	r3, #1
 800b136:	9300      	str	r3, [sp, #0]
 800b138:	2302      	movs	r3, #2
 800b13a:	2200      	movs	r2, #0
 800b13c:	68f8      	ldr	r0, [r7, #12]
 800b13e:	f000 fae2 	bl	800b706 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b142:	2300      	movs	r3, #0
}
 800b144:	4618      	mov	r0, r3
 800b146:	3710      	adds	r7, #16
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b088      	sub	sp, #32
 800b150:	af04      	add	r7, sp, #16
 800b152:	60f8      	str	r0, [r7, #12]
 800b154:	60b9      	str	r1, [r7, #8]
 800b156:	4611      	mov	r1, r2
 800b158:	461a      	mov	r2, r3
 800b15a:	460b      	mov	r3, r1
 800b15c:	80fb      	strh	r3, [r7, #6]
 800b15e:	4613      	mov	r3, r2
 800b160:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b162:	7979      	ldrb	r1, [r7, #5]
 800b164:	2300      	movs	r3, #0
 800b166:	9303      	str	r3, [sp, #12]
 800b168:	88fb      	ldrh	r3, [r7, #6]
 800b16a:	9302      	str	r3, [sp, #8]
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	9301      	str	r3, [sp, #4]
 800b170:	2301      	movs	r3, #1
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	2302      	movs	r3, #2
 800b176:	2201      	movs	r2, #1
 800b178:	68f8      	ldr	r0, [r7, #12]
 800b17a:	f000 fac4 	bl	800b706 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b17e:	2300      	movs	r3, #0
}
 800b180:	4618      	mov	r0, r3
 800b182:	3710      	adds	r7, #16
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}

0800b188 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b086      	sub	sp, #24
 800b18c:	af04      	add	r7, sp, #16
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	4608      	mov	r0, r1
 800b192:	4611      	mov	r1, r2
 800b194:	461a      	mov	r2, r3
 800b196:	4603      	mov	r3, r0
 800b198:	70fb      	strb	r3, [r7, #3]
 800b19a:	460b      	mov	r3, r1
 800b19c:	70bb      	strb	r3, [r7, #2]
 800b19e:	4613      	mov	r3, r2
 800b1a0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b1a2:	7878      	ldrb	r0, [r7, #1]
 800b1a4:	78ba      	ldrb	r2, [r7, #2]
 800b1a6:	78f9      	ldrb	r1, [r7, #3]
 800b1a8:	8b3b      	ldrh	r3, [r7, #24]
 800b1aa:	9302      	str	r3, [sp, #8]
 800b1ac:	7d3b      	ldrb	r3, [r7, #20]
 800b1ae:	9301      	str	r3, [sp, #4]
 800b1b0:	7c3b      	ldrb	r3, [r7, #16]
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 fa57 	bl	800b66a <USBH_LL_OpenPipe>

  return USBH_OK;
 800b1bc:	2300      	movs	r3, #0
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3708      	adds	r7, #8
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b1c6:	b580      	push	{r7, lr}
 800b1c8:	b082      	sub	sp, #8
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	6078      	str	r0, [r7, #4]
 800b1ce:	460b      	mov	r3, r1
 800b1d0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b1d2:	78fb      	ldrb	r3, [r7, #3]
 800b1d4:	4619      	mov	r1, r3
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 fa76 	bl	800b6c8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3708      	adds	r7, #8
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}

0800b1e6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b1e6:	b580      	push	{r7, lr}
 800b1e8:	b084      	sub	sp, #16
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	6078      	str	r0, [r7, #4]
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	f000 f836 	bl	800b264 <USBH_GetFreePipe>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b1fc:	89fb      	ldrh	r3, [r7, #14]
 800b1fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b202:	4293      	cmp	r3, r2
 800b204:	d00a      	beq.n	800b21c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b206:	78fa      	ldrb	r2, [r7, #3]
 800b208:	89fb      	ldrh	r3, [r7, #14]
 800b20a:	f003 030f 	and.w	r3, r3, #15
 800b20e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b212:	6879      	ldr	r1, [r7, #4]
 800b214:	33e0      	adds	r3, #224	@ 0xe0
 800b216:	009b      	lsls	r3, r3, #2
 800b218:	440b      	add	r3, r1
 800b21a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b21c:	89fb      	ldrh	r3, [r7, #14]
 800b21e:	b2db      	uxtb	r3, r3
}
 800b220:	4618      	mov	r0, r3
 800b222:	3710      	adds	r7, #16
 800b224:	46bd      	mov	sp, r7
 800b226:	bd80      	pop	{r7, pc}

0800b228 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b228:	b480      	push	{r7}
 800b22a:	b083      	sub	sp, #12
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
 800b230:	460b      	mov	r3, r1
 800b232:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b234:	78fb      	ldrb	r3, [r7, #3]
 800b236:	2b0f      	cmp	r3, #15
 800b238:	d80d      	bhi.n	800b256 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b23a:	78fb      	ldrb	r3, [r7, #3]
 800b23c:	687a      	ldr	r2, [r7, #4]
 800b23e:	33e0      	adds	r3, #224	@ 0xe0
 800b240:	009b      	lsls	r3, r3, #2
 800b242:	4413      	add	r3, r2
 800b244:	685a      	ldr	r2, [r3, #4]
 800b246:	78fb      	ldrb	r3, [r7, #3]
 800b248:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b24c:	6879      	ldr	r1, [r7, #4]
 800b24e:	33e0      	adds	r3, #224	@ 0xe0
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	440b      	add	r3, r1
 800b254:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b256:	2300      	movs	r3, #0
}
 800b258:	4618      	mov	r0, r3
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b264:	b480      	push	{r7}
 800b266:	b085      	sub	sp, #20
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b26c:	2300      	movs	r3, #0
 800b26e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b270:	2300      	movs	r3, #0
 800b272:	73fb      	strb	r3, [r7, #15]
 800b274:	e00f      	b.n	800b296 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b276:	7bfb      	ldrb	r3, [r7, #15]
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	33e0      	adds	r3, #224	@ 0xe0
 800b27c:	009b      	lsls	r3, r3, #2
 800b27e:	4413      	add	r3, r2
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b286:	2b00      	cmp	r3, #0
 800b288:	d102      	bne.n	800b290 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b28a:	7bfb      	ldrb	r3, [r7, #15]
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	e007      	b.n	800b2a0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b290:	7bfb      	ldrb	r3, [r7, #15]
 800b292:	3301      	adds	r3, #1
 800b294:	73fb      	strb	r3, [r7, #15]
 800b296:	7bfb      	ldrb	r3, [r7, #15]
 800b298:	2b0f      	cmp	r3, #15
 800b29a:	d9ec      	bls.n	800b276 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b29c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3714      	adds	r7, #20
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr

0800b2ac <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	490e      	ldr	r1, [pc, #56]	@ (800b2ec <MX_USB_HOST_Init+0x40>)
 800b2b4:	480e      	ldr	r0, [pc, #56]	@ (800b2f0 <MX_USB_HOST_Init+0x44>)
 800b2b6:	f7fe fb15 	bl	80098e4 <USBH_Init>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d001      	beq.n	800b2c4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b2c0:	f7f5 fe0c 	bl	8000edc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b2c4:	490b      	ldr	r1, [pc, #44]	@ (800b2f4 <MX_USB_HOST_Init+0x48>)
 800b2c6:	480a      	ldr	r0, [pc, #40]	@ (800b2f0 <MX_USB_HOST_Init+0x44>)
 800b2c8:	f7fe fbb9 	bl	8009a3e <USBH_RegisterClass>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d001      	beq.n	800b2d6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b2d2:	f7f5 fe03 	bl	8000edc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b2d6:	4806      	ldr	r0, [pc, #24]	@ (800b2f0 <MX_USB_HOST_Init+0x44>)
 800b2d8:	f7fe fc3d 	bl	8009b56 <USBH_Start>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d001      	beq.n	800b2e6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b2e2:	f7f5 fdfb 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b2e6:	bf00      	nop
 800b2e8:	bd80      	pop	{r7, pc}
 800b2ea:	bf00      	nop
 800b2ec:	0800b30d 	.word	0x0800b30d
 800b2f0:	20000448 	.word	0x20000448
 800b2f4:	20000020 	.word	0x20000020

0800b2f8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b2fc:	4802      	ldr	r0, [pc, #8]	@ (800b308 <MX_USB_HOST_Process+0x10>)
 800b2fe:	f7fe fc3b 	bl	8009b78 <USBH_Process>
}
 800b302:	bf00      	nop
 800b304:	bd80      	pop	{r7, pc}
 800b306:	bf00      	nop
 800b308:	20000448 	.word	0x20000448

0800b30c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b083      	sub	sp, #12
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
 800b314:	460b      	mov	r3, r1
 800b316:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b318:	78fb      	ldrb	r3, [r7, #3]
 800b31a:	3b01      	subs	r3, #1
 800b31c:	2b04      	cmp	r3, #4
 800b31e:	d819      	bhi.n	800b354 <USBH_UserProcess+0x48>
 800b320:	a201      	add	r2, pc, #4	@ (adr r2, 800b328 <USBH_UserProcess+0x1c>)
 800b322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b326:	bf00      	nop
 800b328:	0800b355 	.word	0x0800b355
 800b32c:	0800b345 	.word	0x0800b345
 800b330:	0800b355 	.word	0x0800b355
 800b334:	0800b34d 	.word	0x0800b34d
 800b338:	0800b33d 	.word	0x0800b33d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b33c:	4b09      	ldr	r3, [pc, #36]	@ (800b364 <USBH_UserProcess+0x58>)
 800b33e:	2203      	movs	r2, #3
 800b340:	701a      	strb	r2, [r3, #0]
  break;
 800b342:	e008      	b.n	800b356 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b344:	4b07      	ldr	r3, [pc, #28]	@ (800b364 <USBH_UserProcess+0x58>)
 800b346:	2202      	movs	r2, #2
 800b348:	701a      	strb	r2, [r3, #0]
  break;
 800b34a:	e004      	b.n	800b356 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b34c:	4b05      	ldr	r3, [pc, #20]	@ (800b364 <USBH_UserProcess+0x58>)
 800b34e:	2201      	movs	r2, #1
 800b350:	701a      	strb	r2, [r3, #0]
  break;
 800b352:	e000      	b.n	800b356 <USBH_UserProcess+0x4a>

  default:
  break;
 800b354:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b356:	bf00      	nop
 800b358:	370c      	adds	r7, #12
 800b35a:	46bd      	mov	sp, r7
 800b35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b360:	4770      	bx	lr
 800b362:	bf00      	nop
 800b364:	20000820 	.word	0x20000820

0800b368 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b08a      	sub	sp, #40	@ 0x28
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b370:	f107 0314 	add.w	r3, r7, #20
 800b374:	2200      	movs	r2, #0
 800b376:	601a      	str	r2, [r3, #0]
 800b378:	605a      	str	r2, [r3, #4]
 800b37a:	609a      	str	r2, [r3, #8]
 800b37c:	60da      	str	r2, [r3, #12]
 800b37e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b388:	d14e      	bne.n	800b428 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b38a:	4b29      	ldr	r3, [pc, #164]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b38c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b38e:	4a28      	ldr	r2, [pc, #160]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b390:	f043 0301 	orr.w	r3, r3, #1
 800b394:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b396:	4b26      	ldr	r3, [pc, #152]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b39a:	f003 0301 	and.w	r3, r3, #1
 800b39e:	613b      	str	r3, [r7, #16]
 800b3a0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b3a2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b3a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b3a8:	2302      	movs	r3, #2
 800b3aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b3b4:	230a      	movs	r3, #10
 800b3b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b3b8:	f107 0314 	add.w	r3, r7, #20
 800b3bc:	4619      	mov	r1, r3
 800b3be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b3c2:	f7f7 f937 	bl	8002634 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b3c6:	4b1a      	ldr	r3, [pc, #104]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b3c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3ca:	4a19      	ldr	r2, [pc, #100]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b3cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b3d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b3d2:	4b17      	ldr	r3, [pc, #92]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b3d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b3da:	60fb      	str	r3, [r7, #12]
 800b3dc:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b3de:	4b14      	ldr	r3, [pc, #80]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b3e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d114      	bne.n	800b414 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b3ea:	4b11      	ldr	r3, [pc, #68]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b3ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3ee:	4a10      	ldr	r2, [pc, #64]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b3f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b3f4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b3f6:	4b0e      	ldr	r3, [pc, #56]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b3f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b3fe:	60bb      	str	r3, [r7, #8]
 800b400:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800b402:	f7f9 fb31 	bl	8004a68 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800b406:	4b0a      	ldr	r3, [pc, #40]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b40a:	4a09      	ldr	r2, [pc, #36]	@ (800b430 <HAL_HCD_MspInit+0xc8>)
 800b40c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b410:	6593      	str	r3, [r2, #88]	@ 0x58
 800b412:	e001      	b.n	800b418 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800b414:	f7f9 fb28 	bl	8004a68 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b418:	2200      	movs	r2, #0
 800b41a:	2100      	movs	r1, #0
 800b41c:	2043      	movs	r0, #67	@ 0x43
 800b41e:	f7f7 f8d2 	bl	80025c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b422:	2043      	movs	r0, #67	@ 0x43
 800b424:	f7f7 f8eb 	bl	80025fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b428:	bf00      	nop
 800b42a:	3728      	adds	r7, #40	@ 0x28
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}
 800b430:	40021000 	.word	0x40021000

0800b434 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800b442:	4618      	mov	r0, r3
 800b444:	f7fe ff6f 	bl	800a326 <USBH_LL_IncTimer>
}
 800b448:	bf00      	nop
 800b44a:	3708      	adds	r7, #8
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b082      	sub	sp, #8
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800b45e:	4618      	mov	r0, r3
 800b460:	f7fe ffa7 	bl	800a3b2 <USBH_LL_Connect>
}
 800b464:	bf00      	nop
 800b466:	3708      	adds	r7, #8
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}

0800b46c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b082      	sub	sp, #8
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800b47a:	4618      	mov	r0, r3
 800b47c:	f7fe ffb0 	bl	800a3e0 <USBH_LL_Disconnect>
}
 800b480:	bf00      	nop
 800b482:	3708      	adds	r7, #8
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b488:	b480      	push	{r7}
 800b48a:	b083      	sub	sp, #12
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
 800b490:	460b      	mov	r3, r1
 800b492:	70fb      	strb	r3, [r7, #3]
 800b494:	4613      	mov	r3, r2
 800b496:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b498:	bf00      	nop
 800b49a:	370c      	adds	r7, #12
 800b49c:	46bd      	mov	sp, r7
 800b49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a2:	4770      	bx	lr

0800b4a4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f7fe ff61 	bl	800a37a <USBH_LL_PortEnabled>
}
 800b4b8:	bf00      	nop
 800b4ba:	3708      	adds	r7, #8
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}

0800b4c0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b082      	sub	sp, #8
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f7fe ff61 	bl	800a396 <USBH_LL_PortDisabled>
}
 800b4d4:	bf00      	nop
 800b4d6:	3708      	adds	r7, #8
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b082      	sub	sp, #8
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	d12a      	bne.n	800b544 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b4ee:	4a18      	ldr	r2, [pc, #96]	@ (800b550 <USBH_LL_Init+0x74>)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
  phost->pData = &hhcd_USB_OTG_FS;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	4a15      	ldr	r2, [pc, #84]	@ (800b550 <USBH_LL_Init+0x74>)
 800b4fa:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b4fe:	4b14      	ldr	r3, [pc, #80]	@ (800b550 <USBH_LL_Init+0x74>)
 800b500:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b504:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b506:	4b12      	ldr	r3, [pc, #72]	@ (800b550 <USBH_LL_Init+0x74>)
 800b508:	2208      	movs	r2, #8
 800b50a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b50c:	4b10      	ldr	r3, [pc, #64]	@ (800b550 <USBH_LL_Init+0x74>)
 800b50e:	2201      	movs	r2, #1
 800b510:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b512:	4b0f      	ldr	r3, [pc, #60]	@ (800b550 <USBH_LL_Init+0x74>)
 800b514:	2200      	movs	r2, #0
 800b516:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b518:	4b0d      	ldr	r3, [pc, #52]	@ (800b550 <USBH_LL_Init+0x74>)
 800b51a:	2202      	movs	r2, #2
 800b51c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b51e:	4b0c      	ldr	r3, [pc, #48]	@ (800b550 <USBH_LL_Init+0x74>)
 800b520:	2200      	movs	r2, #0
 800b522:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b524:	480a      	ldr	r0, [pc, #40]	@ (800b550 <USBH_LL_Init+0x74>)
 800b526:	f7f7 fa5f 	bl	80029e8 <HAL_HCD_Init>
 800b52a:	4603      	mov	r3, r0
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d001      	beq.n	800b534 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b530:	f7f5 fcd4 	bl	8000edc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b534:	4806      	ldr	r0, [pc, #24]	@ (800b550 <USBH_LL_Init+0x74>)
 800b536:	f7f7 fe7b 	bl	8003230 <HAL_HCD_GetCurrentFrame>
 800b53a:	4603      	mov	r3, r0
 800b53c:	4619      	mov	r1, r3
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f7fe fee2 	bl	800a308 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b544:	2300      	movs	r3, #0
}
 800b546:	4618      	mov	r0, r3
 800b548:	3708      	adds	r7, #8
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	bf00      	nop
 800b550:	20000824 	.word	0x20000824

0800b554 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b55c:	2300      	movs	r3, #0
 800b55e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b560:	2300      	movs	r3, #0
 800b562:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b56a:	4618      	mov	r0, r3
 800b56c:	f7f7 fde8 	bl	8003140 <HAL_HCD_Start>
 800b570:	4603      	mov	r3, r0
 800b572:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b574:	7bfb      	ldrb	r3, [r7, #15]
 800b576:	4618      	mov	r0, r3
 800b578:	f000 f960 	bl	800b83c <USBH_Get_USB_Status>
 800b57c:	4603      	mov	r3, r0
 800b57e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b580:	7bbb      	ldrb	r3, [r7, #14]
}
 800b582:	4618      	mov	r0, r3
 800b584:	3710      	adds	r7, #16
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}

0800b58a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b084      	sub	sp, #16
 800b58e:	af00      	add	r7, sp, #0
 800b590:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b592:	2300      	movs	r3, #0
 800b594:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b596:	2300      	movs	r3, #0
 800b598:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f7f7 fdf0 	bl	8003186 <HAL_HCD_Stop>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b5aa:	7bfb      	ldrb	r3, [r7, #15]
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	f000 f945 	bl	800b83c <USBH_Get_USB_Status>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3710      	adds	r7, #16
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}

0800b5c0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	f7f7 fe3a 	bl	800324c <HAL_HCD_GetCurrentSpeed>
 800b5d8:	4603      	mov	r3, r0
 800b5da:	2b02      	cmp	r3, #2
 800b5dc:	d00c      	beq.n	800b5f8 <USBH_LL_GetSpeed+0x38>
 800b5de:	2b02      	cmp	r3, #2
 800b5e0:	d80d      	bhi.n	800b5fe <USBH_LL_GetSpeed+0x3e>
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d002      	beq.n	800b5ec <USBH_LL_GetSpeed+0x2c>
 800b5e6:	2b01      	cmp	r3, #1
 800b5e8:	d003      	beq.n	800b5f2 <USBH_LL_GetSpeed+0x32>
 800b5ea:	e008      	b.n	800b5fe <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b5f0:	e008      	b.n	800b604 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b5f2:	2301      	movs	r3, #1
 800b5f4:	73fb      	strb	r3, [r7, #15]
    break;
 800b5f6:	e005      	b.n	800b604 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b5f8:	2302      	movs	r3, #2
 800b5fa:	73fb      	strb	r3, [r7, #15]
    break;
 800b5fc:	e002      	b.n	800b604 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b5fe:	2301      	movs	r3, #1
 800b600:	73fb      	strb	r3, [r7, #15]
    break;
 800b602:	bf00      	nop
  }
  return  speed;
 800b604:	7bfb      	ldrb	r3, [r7, #15]
}
 800b606:	4618      	mov	r0, r3
 800b608:	3710      	adds	r7, #16
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}

0800b60e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b60e:	b580      	push	{r7, lr}
 800b610:	b084      	sub	sp, #16
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b616:	2300      	movs	r3, #0
 800b618:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b61a:	2300      	movs	r3, #0
 800b61c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b624:	4618      	mov	r0, r3
 800b626:	f7f7 fdcb 	bl	80031c0 <HAL_HCD_ResetPort>
 800b62a:	4603      	mov	r3, r0
 800b62c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b62e:	7bfb      	ldrb	r3, [r7, #15]
 800b630:	4618      	mov	r0, r3
 800b632:	f000 f903 	bl	800b83c <USBH_Get_USB_Status>
 800b636:	4603      	mov	r3, r0
 800b638:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b63a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	3710      	adds	r7, #16
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}

0800b644 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b082      	sub	sp, #8
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
 800b64c:	460b      	mov	r3, r1
 800b64e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b656:	78fa      	ldrb	r2, [r7, #3]
 800b658:	4611      	mov	r1, r2
 800b65a:	4618      	mov	r0, r3
 800b65c:	f7f7 fdd3 	bl	8003206 <HAL_HCD_HC_GetXferCount>
 800b660:	4603      	mov	r3, r0
}
 800b662:	4618      	mov	r0, r3
 800b664:	3708      	adds	r7, #8
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b66a:	b590      	push	{r4, r7, lr}
 800b66c:	b089      	sub	sp, #36	@ 0x24
 800b66e:	af04      	add	r7, sp, #16
 800b670:	6078      	str	r0, [r7, #4]
 800b672:	4608      	mov	r0, r1
 800b674:	4611      	mov	r1, r2
 800b676:	461a      	mov	r2, r3
 800b678:	4603      	mov	r3, r0
 800b67a:	70fb      	strb	r3, [r7, #3]
 800b67c:	460b      	mov	r3, r1
 800b67e:	70bb      	strb	r3, [r7, #2]
 800b680:	4613      	mov	r3, r2
 800b682:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b684:	2300      	movs	r3, #0
 800b686:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b688:	2300      	movs	r3, #0
 800b68a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b692:	787c      	ldrb	r4, [r7, #1]
 800b694:	78ba      	ldrb	r2, [r7, #2]
 800b696:	78f9      	ldrb	r1, [r7, #3]
 800b698:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b69a:	9302      	str	r3, [sp, #8]
 800b69c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b6a0:	9301      	str	r3, [sp, #4]
 800b6a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b6a6:	9300      	str	r3, [sp, #0]
 800b6a8:	4623      	mov	r3, r4
 800b6aa:	f7f7 f9fd 	bl	8002aa8 <HAL_HCD_HC_Init>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b6b2:	7bfb      	ldrb	r3, [r7, #15]
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	f000 f8c1 	bl	800b83c <USBH_Get_USB_Status>
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6be:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	3714      	adds	r7, #20
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd90      	pop	{r4, r7, pc}

0800b6c8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b084      	sub	sp, #16
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
 800b6d0:	460b      	mov	r3, r1
 800b6d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b6e2:	78fa      	ldrb	r2, [r7, #3]
 800b6e4:	4611      	mov	r1, r2
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f7f7 fa80 	bl	8002bec <HAL_HCD_HC_Halt>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b6f0:	7bfb      	ldrb	r3, [r7, #15]
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f000 f8a2 	bl	800b83c <USBH_Get_USB_Status>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3710      	adds	r7, #16
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}

0800b706 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b706:	b590      	push	{r4, r7, lr}
 800b708:	b089      	sub	sp, #36	@ 0x24
 800b70a:	af04      	add	r7, sp, #16
 800b70c:	6078      	str	r0, [r7, #4]
 800b70e:	4608      	mov	r0, r1
 800b710:	4611      	mov	r1, r2
 800b712:	461a      	mov	r2, r3
 800b714:	4603      	mov	r3, r0
 800b716:	70fb      	strb	r3, [r7, #3]
 800b718:	460b      	mov	r3, r1
 800b71a:	70bb      	strb	r3, [r7, #2]
 800b71c:	4613      	mov	r3, r2
 800b71e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b720:	2300      	movs	r3, #0
 800b722:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b724:	2300      	movs	r3, #0
 800b726:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b72e:	787c      	ldrb	r4, [r7, #1]
 800b730:	78ba      	ldrb	r2, [r7, #2]
 800b732:	78f9      	ldrb	r1, [r7, #3]
 800b734:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b738:	9303      	str	r3, [sp, #12]
 800b73a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b73c:	9302      	str	r3, [sp, #8]
 800b73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b740:	9301      	str	r3, [sp, #4]
 800b742:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b746:	9300      	str	r3, [sp, #0]
 800b748:	4623      	mov	r3, r4
 800b74a:	f7f7 fa73 	bl	8002c34 <HAL_HCD_HC_SubmitRequest>
 800b74e:	4603      	mov	r3, r0
 800b750:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b752:	7bfb      	ldrb	r3, [r7, #15]
 800b754:	4618      	mov	r0, r3
 800b756:	f000 f871 	bl	800b83c <USBH_Get_USB_Status>
 800b75a:	4603      	mov	r3, r0
 800b75c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b75e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b760:	4618      	mov	r0, r3
 800b762:	3714      	adds	r7, #20
 800b764:	46bd      	mov	sp, r7
 800b766:	bd90      	pop	{r4, r7, pc}

0800b768 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b082      	sub	sp, #8
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	460b      	mov	r3, r1
 800b772:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b77a:	78fa      	ldrb	r2, [r7, #3]
 800b77c:	4611      	mov	r1, r2
 800b77e:	4618      	mov	r0, r3
 800b780:	f7f7 fd2c 	bl	80031dc <HAL_HCD_HC_GetURBState>
 800b784:	4603      	mov	r3, r0
}
 800b786:	4618      	mov	r0, r3
 800b788:	3708      	adds	r7, #8
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd80      	pop	{r7, pc}

0800b78e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b78e:	b580      	push	{r7, lr}
 800b790:	b082      	sub	sp, #8
 800b792:	af00      	add	r7, sp, #0
 800b794:	6078      	str	r0, [r7, #4]
 800b796:	460b      	mov	r3, r1
 800b798:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b7a0:	2b01      	cmp	r3, #1
 800b7a2:	d103      	bne.n	800b7ac <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b7a4:	78fb      	ldrb	r3, [r7, #3]
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f000 f874 	bl	800b894 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b7ac:	20c8      	movs	r0, #200	@ 0xc8
 800b7ae:	f7f6 fe0b 	bl	80023c8 <HAL_Delay>
  return USBH_OK;
 800b7b2:	2300      	movs	r3, #0
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3708      	adds	r7, #8
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}

0800b7bc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b7bc:	b480      	push	{r7}
 800b7be:	b085      	sub	sp, #20
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	6078      	str	r0, [r7, #4]
 800b7c4:	460b      	mov	r3, r1
 800b7c6:	70fb      	strb	r3, [r7, #3]
 800b7c8:	4613      	mov	r3, r2
 800b7ca:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b7d2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b7d4:	78fa      	ldrb	r2, [r7, #3]
 800b7d6:	68f9      	ldr	r1, [r7, #12]
 800b7d8:	4613      	mov	r3, r2
 800b7da:	005b      	lsls	r3, r3, #1
 800b7dc:	4413      	add	r3, r2
 800b7de:	011b      	lsls	r3, r3, #4
 800b7e0:	440b      	add	r3, r1
 800b7e2:	3317      	adds	r3, #23
 800b7e4:	781b      	ldrb	r3, [r3, #0]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d00b      	beq.n	800b802 <USBH_LL_SetToggle+0x46>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b7ea:	78fb      	ldrb	r3, [r7, #3]
 800b7ec:	68f9      	ldr	r1, [r7, #12]
 800b7ee:	1c5a      	adds	r2, r3, #1
 800b7f0:	4613      	mov	r3, r2
 800b7f2:	005b      	lsls	r3, r3, #1
 800b7f4:	4413      	add	r3, r2
 800b7f6:	011b      	lsls	r3, r3, #4
 800b7f8:	440b      	add	r3, r1
 800b7fa:	3304      	adds	r3, #4
 800b7fc:	78ba      	ldrb	r2, [r7, #2]
 800b7fe:	701a      	strb	r2, [r3, #0]
 800b800:	e00a      	b.n	800b818 <USBH_LL_SetToggle+0x5c>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b802:	78fb      	ldrb	r3, [r7, #3]
 800b804:	68f9      	ldr	r1, [r7, #12]
 800b806:	1c5a      	adds	r2, r3, #1
 800b808:	4613      	mov	r3, r2
 800b80a:	005b      	lsls	r3, r3, #1
 800b80c:	4413      	add	r3, r2
 800b80e:	011b      	lsls	r3, r3, #4
 800b810:	440b      	add	r3, r1
 800b812:	3305      	adds	r3, #5
 800b814:	78ba      	ldrb	r2, [r7, #2]
 800b816:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b818:	2300      	movs	r3, #0
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3714      	adds	r7, #20
 800b81e:	46bd      	mov	sp, r7
 800b820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b824:	4770      	bx	lr

0800b826 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b826:	b580      	push	{r7, lr}
 800b828:	b082      	sub	sp, #8
 800b82a:	af00      	add	r7, sp, #0
 800b82c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b82e:	6878      	ldr	r0, [r7, #4]
 800b830:	f7f6 fdca 	bl	80023c8 <HAL_Delay>
}
 800b834:	bf00      	nop
 800b836:	3708      	adds	r7, #8
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}

0800b83c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b83c:	b480      	push	{r7}
 800b83e:	b085      	sub	sp, #20
 800b840:	af00      	add	r7, sp, #0
 800b842:	4603      	mov	r3, r0
 800b844:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b846:	2300      	movs	r3, #0
 800b848:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b84a:	79fb      	ldrb	r3, [r7, #7]
 800b84c:	2b03      	cmp	r3, #3
 800b84e:	d817      	bhi.n	800b880 <USBH_Get_USB_Status+0x44>
 800b850:	a201      	add	r2, pc, #4	@ (adr r2, 800b858 <USBH_Get_USB_Status+0x1c>)
 800b852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b856:	bf00      	nop
 800b858:	0800b869 	.word	0x0800b869
 800b85c:	0800b86f 	.word	0x0800b86f
 800b860:	0800b875 	.word	0x0800b875
 800b864:	0800b87b 	.word	0x0800b87b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b868:	2300      	movs	r3, #0
 800b86a:	73fb      	strb	r3, [r7, #15]
    break;
 800b86c:	e00b      	b.n	800b886 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b86e:	2302      	movs	r3, #2
 800b870:	73fb      	strb	r3, [r7, #15]
    break;
 800b872:	e008      	b.n	800b886 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b874:	2301      	movs	r3, #1
 800b876:	73fb      	strb	r3, [r7, #15]
    break;
 800b878:	e005      	b.n	800b886 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b87a:	2302      	movs	r3, #2
 800b87c:	73fb      	strb	r3, [r7, #15]
    break;
 800b87e:	e002      	b.n	800b886 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b880:	2302      	movs	r3, #2
 800b882:	73fb      	strb	r3, [r7, #15]
    break;
 800b884:	bf00      	nop
  }
  return usb_status;
 800b886:	7bfb      	ldrb	r3, [r7, #15]
}
 800b888:	4618      	mov	r0, r3
 800b88a:	3714      	adds	r7, #20
 800b88c:	46bd      	mov	sp, r7
 800b88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b892:	4770      	bx	lr

0800b894 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b084      	sub	sp, #16
 800b898:	af00      	add	r7, sp, #0
 800b89a:	4603      	mov	r3, r0
 800b89c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b89e:	79fb      	ldrb	r3, [r7, #7]
 800b8a0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b8a2:	79fb      	ldrb	r3, [r7, #7]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d102      	bne.n	800b8ae <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	73fb      	strb	r3, [r7, #15]
 800b8ac:	e001      	b.n	800b8b2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800b8b2:	7bfb      	ldrb	r3, [r7, #15]
 800b8b4:	461a      	mov	r2, r3
 800b8b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b8ba:	4803      	ldr	r0, [pc, #12]	@ (800b8c8 <MX_DriverVbusFS+0x34>)
 800b8bc:	f7f7 f87c 	bl	80029b8 <HAL_GPIO_WritePin>
}
 800b8c0:	bf00      	nop
 800b8c2:	3710      	adds	r7, #16
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	48000800 	.word	0x48000800

0800b8cc <__itoa>:
 800b8cc:	1e93      	subs	r3, r2, #2
 800b8ce:	2b22      	cmp	r3, #34	@ 0x22
 800b8d0:	b510      	push	{r4, lr}
 800b8d2:	460c      	mov	r4, r1
 800b8d4:	d904      	bls.n	800b8e0 <__itoa+0x14>
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	700b      	strb	r3, [r1, #0]
 800b8da:	461c      	mov	r4, r3
 800b8dc:	4620      	mov	r0, r4
 800b8de:	bd10      	pop	{r4, pc}
 800b8e0:	2a0a      	cmp	r2, #10
 800b8e2:	d109      	bne.n	800b8f8 <__itoa+0x2c>
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	da07      	bge.n	800b8f8 <__itoa+0x2c>
 800b8e8:	232d      	movs	r3, #45	@ 0x2d
 800b8ea:	700b      	strb	r3, [r1, #0]
 800b8ec:	4240      	negs	r0, r0
 800b8ee:	2101      	movs	r1, #1
 800b8f0:	4421      	add	r1, r4
 800b8f2:	f000 f8c3 	bl	800ba7c <__utoa>
 800b8f6:	e7f1      	b.n	800b8dc <__itoa+0x10>
 800b8f8:	2100      	movs	r1, #0
 800b8fa:	e7f9      	b.n	800b8f0 <__itoa+0x24>

0800b8fc <itoa>:
 800b8fc:	f7ff bfe6 	b.w	800b8cc <__itoa>

0800b900 <malloc>:
 800b900:	4b02      	ldr	r3, [pc, #8]	@ (800b90c <malloc+0xc>)
 800b902:	4601      	mov	r1, r0
 800b904:	6818      	ldr	r0, [r3, #0]
 800b906:	f000 b82d 	b.w	800b964 <_malloc_r>
 800b90a:	bf00      	nop
 800b90c:	20000040 	.word	0x20000040

0800b910 <free>:
 800b910:	4b02      	ldr	r3, [pc, #8]	@ (800b91c <free+0xc>)
 800b912:	4601      	mov	r1, r0
 800b914:	6818      	ldr	r0, [r3, #0]
 800b916:	f000 b937 	b.w	800bb88 <_free_r>
 800b91a:	bf00      	nop
 800b91c:	20000040 	.word	0x20000040

0800b920 <sbrk_aligned>:
 800b920:	b570      	push	{r4, r5, r6, lr}
 800b922:	4e0f      	ldr	r6, [pc, #60]	@ (800b960 <sbrk_aligned+0x40>)
 800b924:	460c      	mov	r4, r1
 800b926:	6831      	ldr	r1, [r6, #0]
 800b928:	4605      	mov	r5, r0
 800b92a:	b911      	cbnz	r1, 800b932 <sbrk_aligned+0x12>
 800b92c:	f000 f8f0 	bl	800bb10 <_sbrk_r>
 800b930:	6030      	str	r0, [r6, #0]
 800b932:	4621      	mov	r1, r4
 800b934:	4628      	mov	r0, r5
 800b936:	f000 f8eb 	bl	800bb10 <_sbrk_r>
 800b93a:	1c43      	adds	r3, r0, #1
 800b93c:	d103      	bne.n	800b946 <sbrk_aligned+0x26>
 800b93e:	f04f 34ff 	mov.w	r4, #4294967295
 800b942:	4620      	mov	r0, r4
 800b944:	bd70      	pop	{r4, r5, r6, pc}
 800b946:	1cc4      	adds	r4, r0, #3
 800b948:	f024 0403 	bic.w	r4, r4, #3
 800b94c:	42a0      	cmp	r0, r4
 800b94e:	d0f8      	beq.n	800b942 <sbrk_aligned+0x22>
 800b950:	1a21      	subs	r1, r4, r0
 800b952:	4628      	mov	r0, r5
 800b954:	f000 f8dc 	bl	800bb10 <_sbrk_r>
 800b958:	3001      	adds	r0, #1
 800b95a:	d1f2      	bne.n	800b942 <sbrk_aligned+0x22>
 800b95c:	e7ef      	b.n	800b93e <sbrk_aligned+0x1e>
 800b95e:	bf00      	nop
 800b960:	20000b44 	.word	0x20000b44

0800b964 <_malloc_r>:
 800b964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b968:	1ccd      	adds	r5, r1, #3
 800b96a:	f025 0503 	bic.w	r5, r5, #3
 800b96e:	3508      	adds	r5, #8
 800b970:	2d0c      	cmp	r5, #12
 800b972:	bf38      	it	cc
 800b974:	250c      	movcc	r5, #12
 800b976:	2d00      	cmp	r5, #0
 800b978:	4606      	mov	r6, r0
 800b97a:	db01      	blt.n	800b980 <_malloc_r+0x1c>
 800b97c:	42a9      	cmp	r1, r5
 800b97e:	d904      	bls.n	800b98a <_malloc_r+0x26>
 800b980:	230c      	movs	r3, #12
 800b982:	6033      	str	r3, [r6, #0]
 800b984:	2000      	movs	r0, #0
 800b986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b98a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ba60 <_malloc_r+0xfc>
 800b98e:	f000 f869 	bl	800ba64 <__malloc_lock>
 800b992:	f8d8 3000 	ldr.w	r3, [r8]
 800b996:	461c      	mov	r4, r3
 800b998:	bb44      	cbnz	r4, 800b9ec <_malloc_r+0x88>
 800b99a:	4629      	mov	r1, r5
 800b99c:	4630      	mov	r0, r6
 800b99e:	f7ff ffbf 	bl	800b920 <sbrk_aligned>
 800b9a2:	1c43      	adds	r3, r0, #1
 800b9a4:	4604      	mov	r4, r0
 800b9a6:	d158      	bne.n	800ba5a <_malloc_r+0xf6>
 800b9a8:	f8d8 4000 	ldr.w	r4, [r8]
 800b9ac:	4627      	mov	r7, r4
 800b9ae:	2f00      	cmp	r7, #0
 800b9b0:	d143      	bne.n	800ba3a <_malloc_r+0xd6>
 800b9b2:	2c00      	cmp	r4, #0
 800b9b4:	d04b      	beq.n	800ba4e <_malloc_r+0xea>
 800b9b6:	6823      	ldr	r3, [r4, #0]
 800b9b8:	4639      	mov	r1, r7
 800b9ba:	4630      	mov	r0, r6
 800b9bc:	eb04 0903 	add.w	r9, r4, r3
 800b9c0:	f000 f8a6 	bl	800bb10 <_sbrk_r>
 800b9c4:	4581      	cmp	r9, r0
 800b9c6:	d142      	bne.n	800ba4e <_malloc_r+0xea>
 800b9c8:	6821      	ldr	r1, [r4, #0]
 800b9ca:	1a6d      	subs	r5, r5, r1
 800b9cc:	4629      	mov	r1, r5
 800b9ce:	4630      	mov	r0, r6
 800b9d0:	f7ff ffa6 	bl	800b920 <sbrk_aligned>
 800b9d4:	3001      	adds	r0, #1
 800b9d6:	d03a      	beq.n	800ba4e <_malloc_r+0xea>
 800b9d8:	6823      	ldr	r3, [r4, #0]
 800b9da:	442b      	add	r3, r5
 800b9dc:	6023      	str	r3, [r4, #0]
 800b9de:	f8d8 3000 	ldr.w	r3, [r8]
 800b9e2:	685a      	ldr	r2, [r3, #4]
 800b9e4:	bb62      	cbnz	r2, 800ba40 <_malloc_r+0xdc>
 800b9e6:	f8c8 7000 	str.w	r7, [r8]
 800b9ea:	e00f      	b.n	800ba0c <_malloc_r+0xa8>
 800b9ec:	6822      	ldr	r2, [r4, #0]
 800b9ee:	1b52      	subs	r2, r2, r5
 800b9f0:	d420      	bmi.n	800ba34 <_malloc_r+0xd0>
 800b9f2:	2a0b      	cmp	r2, #11
 800b9f4:	d917      	bls.n	800ba26 <_malloc_r+0xc2>
 800b9f6:	1961      	adds	r1, r4, r5
 800b9f8:	42a3      	cmp	r3, r4
 800b9fa:	6025      	str	r5, [r4, #0]
 800b9fc:	bf18      	it	ne
 800b9fe:	6059      	strne	r1, [r3, #4]
 800ba00:	6863      	ldr	r3, [r4, #4]
 800ba02:	bf08      	it	eq
 800ba04:	f8c8 1000 	streq.w	r1, [r8]
 800ba08:	5162      	str	r2, [r4, r5]
 800ba0a:	604b      	str	r3, [r1, #4]
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	f000 f82f 	bl	800ba70 <__malloc_unlock>
 800ba12:	f104 000b 	add.w	r0, r4, #11
 800ba16:	1d23      	adds	r3, r4, #4
 800ba18:	f020 0007 	bic.w	r0, r0, #7
 800ba1c:	1ac2      	subs	r2, r0, r3
 800ba1e:	bf1c      	itt	ne
 800ba20:	1a1b      	subne	r3, r3, r0
 800ba22:	50a3      	strne	r3, [r4, r2]
 800ba24:	e7af      	b.n	800b986 <_malloc_r+0x22>
 800ba26:	6862      	ldr	r2, [r4, #4]
 800ba28:	42a3      	cmp	r3, r4
 800ba2a:	bf0c      	ite	eq
 800ba2c:	f8c8 2000 	streq.w	r2, [r8]
 800ba30:	605a      	strne	r2, [r3, #4]
 800ba32:	e7eb      	b.n	800ba0c <_malloc_r+0xa8>
 800ba34:	4623      	mov	r3, r4
 800ba36:	6864      	ldr	r4, [r4, #4]
 800ba38:	e7ae      	b.n	800b998 <_malloc_r+0x34>
 800ba3a:	463c      	mov	r4, r7
 800ba3c:	687f      	ldr	r7, [r7, #4]
 800ba3e:	e7b6      	b.n	800b9ae <_malloc_r+0x4a>
 800ba40:	461a      	mov	r2, r3
 800ba42:	685b      	ldr	r3, [r3, #4]
 800ba44:	42a3      	cmp	r3, r4
 800ba46:	d1fb      	bne.n	800ba40 <_malloc_r+0xdc>
 800ba48:	2300      	movs	r3, #0
 800ba4a:	6053      	str	r3, [r2, #4]
 800ba4c:	e7de      	b.n	800ba0c <_malloc_r+0xa8>
 800ba4e:	230c      	movs	r3, #12
 800ba50:	6033      	str	r3, [r6, #0]
 800ba52:	4630      	mov	r0, r6
 800ba54:	f000 f80c 	bl	800ba70 <__malloc_unlock>
 800ba58:	e794      	b.n	800b984 <_malloc_r+0x20>
 800ba5a:	6005      	str	r5, [r0, #0]
 800ba5c:	e7d6      	b.n	800ba0c <_malloc_r+0xa8>
 800ba5e:	bf00      	nop
 800ba60:	20000b48 	.word	0x20000b48

0800ba64 <__malloc_lock>:
 800ba64:	4801      	ldr	r0, [pc, #4]	@ (800ba6c <__malloc_lock+0x8>)
 800ba66:	f000 b88d 	b.w	800bb84 <__retarget_lock_acquire_recursive>
 800ba6a:	bf00      	nop
 800ba6c:	20000c88 	.word	0x20000c88

0800ba70 <__malloc_unlock>:
 800ba70:	4801      	ldr	r0, [pc, #4]	@ (800ba78 <__malloc_unlock+0x8>)
 800ba72:	f000 b888 	b.w	800bb86 <__retarget_lock_release_recursive>
 800ba76:	bf00      	nop
 800ba78:	20000c88 	.word	0x20000c88

0800ba7c <__utoa>:
 800ba7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba7e:	4c1f      	ldr	r4, [pc, #124]	@ (800bafc <__utoa+0x80>)
 800ba80:	b08b      	sub	sp, #44	@ 0x2c
 800ba82:	4605      	mov	r5, r0
 800ba84:	460b      	mov	r3, r1
 800ba86:	466e      	mov	r6, sp
 800ba88:	f104 0c20 	add.w	ip, r4, #32
 800ba8c:	6820      	ldr	r0, [r4, #0]
 800ba8e:	6861      	ldr	r1, [r4, #4]
 800ba90:	4637      	mov	r7, r6
 800ba92:	c703      	stmia	r7!, {r0, r1}
 800ba94:	3408      	adds	r4, #8
 800ba96:	4564      	cmp	r4, ip
 800ba98:	463e      	mov	r6, r7
 800ba9a:	d1f7      	bne.n	800ba8c <__utoa+0x10>
 800ba9c:	7921      	ldrb	r1, [r4, #4]
 800ba9e:	7139      	strb	r1, [r7, #4]
 800baa0:	1e91      	subs	r1, r2, #2
 800baa2:	6820      	ldr	r0, [r4, #0]
 800baa4:	6038      	str	r0, [r7, #0]
 800baa6:	2922      	cmp	r1, #34	@ 0x22
 800baa8:	f04f 0100 	mov.w	r1, #0
 800baac:	d904      	bls.n	800bab8 <__utoa+0x3c>
 800baae:	7019      	strb	r1, [r3, #0]
 800bab0:	460b      	mov	r3, r1
 800bab2:	4618      	mov	r0, r3
 800bab4:	b00b      	add	sp, #44	@ 0x2c
 800bab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bab8:	1e58      	subs	r0, r3, #1
 800baba:	4684      	mov	ip, r0
 800babc:	fbb5 f7f2 	udiv	r7, r5, r2
 800bac0:	fb02 5617 	mls	r6, r2, r7, r5
 800bac4:	3628      	adds	r6, #40	@ 0x28
 800bac6:	446e      	add	r6, sp
 800bac8:	460c      	mov	r4, r1
 800baca:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800bace:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800bad2:	462e      	mov	r6, r5
 800bad4:	42b2      	cmp	r2, r6
 800bad6:	f101 0101 	add.w	r1, r1, #1
 800bada:	463d      	mov	r5, r7
 800badc:	d9ee      	bls.n	800babc <__utoa+0x40>
 800bade:	2200      	movs	r2, #0
 800bae0:	545a      	strb	r2, [r3, r1]
 800bae2:	1919      	adds	r1, r3, r4
 800bae4:	1aa5      	subs	r5, r4, r2
 800bae6:	42aa      	cmp	r2, r5
 800bae8:	dae3      	bge.n	800bab2 <__utoa+0x36>
 800baea:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800baee:	780e      	ldrb	r6, [r1, #0]
 800baf0:	7006      	strb	r6, [r0, #0]
 800baf2:	3201      	adds	r2, #1
 800baf4:	f801 5901 	strb.w	r5, [r1], #-1
 800baf8:	e7f4      	b.n	800bae4 <__utoa+0x68>
 800bafa:	bf00      	nop
 800bafc:	0800bcf0 	.word	0x0800bcf0

0800bb00 <memset>:
 800bb00:	4402      	add	r2, r0
 800bb02:	4603      	mov	r3, r0
 800bb04:	4293      	cmp	r3, r2
 800bb06:	d100      	bne.n	800bb0a <memset+0xa>
 800bb08:	4770      	bx	lr
 800bb0a:	f803 1b01 	strb.w	r1, [r3], #1
 800bb0e:	e7f9      	b.n	800bb04 <memset+0x4>

0800bb10 <_sbrk_r>:
 800bb10:	b538      	push	{r3, r4, r5, lr}
 800bb12:	4d06      	ldr	r5, [pc, #24]	@ (800bb2c <_sbrk_r+0x1c>)
 800bb14:	2300      	movs	r3, #0
 800bb16:	4604      	mov	r4, r0
 800bb18:	4608      	mov	r0, r1
 800bb1a:	602b      	str	r3, [r5, #0]
 800bb1c:	f7f6 fb66 	bl	80021ec <_sbrk>
 800bb20:	1c43      	adds	r3, r0, #1
 800bb22:	d102      	bne.n	800bb2a <_sbrk_r+0x1a>
 800bb24:	682b      	ldr	r3, [r5, #0]
 800bb26:	b103      	cbz	r3, 800bb2a <_sbrk_r+0x1a>
 800bb28:	6023      	str	r3, [r4, #0]
 800bb2a:	bd38      	pop	{r3, r4, r5, pc}
 800bb2c:	20000c84 	.word	0x20000c84

0800bb30 <__errno>:
 800bb30:	4b01      	ldr	r3, [pc, #4]	@ (800bb38 <__errno+0x8>)
 800bb32:	6818      	ldr	r0, [r3, #0]
 800bb34:	4770      	bx	lr
 800bb36:	bf00      	nop
 800bb38:	20000040 	.word	0x20000040

0800bb3c <__libc_init_array>:
 800bb3c:	b570      	push	{r4, r5, r6, lr}
 800bb3e:	4d0d      	ldr	r5, [pc, #52]	@ (800bb74 <__libc_init_array+0x38>)
 800bb40:	4c0d      	ldr	r4, [pc, #52]	@ (800bb78 <__libc_init_array+0x3c>)
 800bb42:	1b64      	subs	r4, r4, r5
 800bb44:	10a4      	asrs	r4, r4, #2
 800bb46:	2600      	movs	r6, #0
 800bb48:	42a6      	cmp	r6, r4
 800bb4a:	d109      	bne.n	800bb60 <__libc_init_array+0x24>
 800bb4c:	4d0b      	ldr	r5, [pc, #44]	@ (800bb7c <__libc_init_array+0x40>)
 800bb4e:	4c0c      	ldr	r4, [pc, #48]	@ (800bb80 <__libc_init_array+0x44>)
 800bb50:	f000 f864 	bl	800bc1c <_init>
 800bb54:	1b64      	subs	r4, r4, r5
 800bb56:	10a4      	asrs	r4, r4, #2
 800bb58:	2600      	movs	r6, #0
 800bb5a:	42a6      	cmp	r6, r4
 800bb5c:	d105      	bne.n	800bb6a <__libc_init_array+0x2e>
 800bb5e:	bd70      	pop	{r4, r5, r6, pc}
 800bb60:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb64:	4798      	blx	r3
 800bb66:	3601      	adds	r6, #1
 800bb68:	e7ee      	b.n	800bb48 <__libc_init_array+0xc>
 800bb6a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb6e:	4798      	blx	r3
 800bb70:	3601      	adds	r6, #1
 800bb72:	e7f2      	b.n	800bb5a <__libc_init_array+0x1e>
 800bb74:	0800bd20 	.word	0x0800bd20
 800bb78:	0800bd20 	.word	0x0800bd20
 800bb7c:	0800bd20 	.word	0x0800bd20
 800bb80:	0800bd24 	.word	0x0800bd24

0800bb84 <__retarget_lock_acquire_recursive>:
 800bb84:	4770      	bx	lr

0800bb86 <__retarget_lock_release_recursive>:
 800bb86:	4770      	bx	lr

0800bb88 <_free_r>:
 800bb88:	b538      	push	{r3, r4, r5, lr}
 800bb8a:	4605      	mov	r5, r0
 800bb8c:	2900      	cmp	r1, #0
 800bb8e:	d041      	beq.n	800bc14 <_free_r+0x8c>
 800bb90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb94:	1f0c      	subs	r4, r1, #4
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	bfb8      	it	lt
 800bb9a:	18e4      	addlt	r4, r4, r3
 800bb9c:	f7ff ff62 	bl	800ba64 <__malloc_lock>
 800bba0:	4a1d      	ldr	r2, [pc, #116]	@ (800bc18 <_free_r+0x90>)
 800bba2:	6813      	ldr	r3, [r2, #0]
 800bba4:	b933      	cbnz	r3, 800bbb4 <_free_r+0x2c>
 800bba6:	6063      	str	r3, [r4, #4]
 800bba8:	6014      	str	r4, [r2, #0]
 800bbaa:	4628      	mov	r0, r5
 800bbac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbb0:	f7ff bf5e 	b.w	800ba70 <__malloc_unlock>
 800bbb4:	42a3      	cmp	r3, r4
 800bbb6:	d908      	bls.n	800bbca <_free_r+0x42>
 800bbb8:	6820      	ldr	r0, [r4, #0]
 800bbba:	1821      	adds	r1, r4, r0
 800bbbc:	428b      	cmp	r3, r1
 800bbbe:	bf01      	itttt	eq
 800bbc0:	6819      	ldreq	r1, [r3, #0]
 800bbc2:	685b      	ldreq	r3, [r3, #4]
 800bbc4:	1809      	addeq	r1, r1, r0
 800bbc6:	6021      	streq	r1, [r4, #0]
 800bbc8:	e7ed      	b.n	800bba6 <_free_r+0x1e>
 800bbca:	461a      	mov	r2, r3
 800bbcc:	685b      	ldr	r3, [r3, #4]
 800bbce:	b10b      	cbz	r3, 800bbd4 <_free_r+0x4c>
 800bbd0:	42a3      	cmp	r3, r4
 800bbd2:	d9fa      	bls.n	800bbca <_free_r+0x42>
 800bbd4:	6811      	ldr	r1, [r2, #0]
 800bbd6:	1850      	adds	r0, r2, r1
 800bbd8:	42a0      	cmp	r0, r4
 800bbda:	d10b      	bne.n	800bbf4 <_free_r+0x6c>
 800bbdc:	6820      	ldr	r0, [r4, #0]
 800bbde:	4401      	add	r1, r0
 800bbe0:	1850      	adds	r0, r2, r1
 800bbe2:	4283      	cmp	r3, r0
 800bbe4:	6011      	str	r1, [r2, #0]
 800bbe6:	d1e0      	bne.n	800bbaa <_free_r+0x22>
 800bbe8:	6818      	ldr	r0, [r3, #0]
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	6053      	str	r3, [r2, #4]
 800bbee:	4408      	add	r0, r1
 800bbf0:	6010      	str	r0, [r2, #0]
 800bbf2:	e7da      	b.n	800bbaa <_free_r+0x22>
 800bbf4:	d902      	bls.n	800bbfc <_free_r+0x74>
 800bbf6:	230c      	movs	r3, #12
 800bbf8:	602b      	str	r3, [r5, #0]
 800bbfa:	e7d6      	b.n	800bbaa <_free_r+0x22>
 800bbfc:	6820      	ldr	r0, [r4, #0]
 800bbfe:	1821      	adds	r1, r4, r0
 800bc00:	428b      	cmp	r3, r1
 800bc02:	bf04      	itt	eq
 800bc04:	6819      	ldreq	r1, [r3, #0]
 800bc06:	685b      	ldreq	r3, [r3, #4]
 800bc08:	6063      	str	r3, [r4, #4]
 800bc0a:	bf04      	itt	eq
 800bc0c:	1809      	addeq	r1, r1, r0
 800bc0e:	6021      	streq	r1, [r4, #0]
 800bc10:	6054      	str	r4, [r2, #4]
 800bc12:	e7ca      	b.n	800bbaa <_free_r+0x22>
 800bc14:	bd38      	pop	{r3, r4, r5, pc}
 800bc16:	bf00      	nop
 800bc18:	20000b48 	.word	0x20000b48

0800bc1c <_init>:
 800bc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc1e:	bf00      	nop
 800bc20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc22:	bc08      	pop	{r3}
 800bc24:	469e      	mov	lr, r3
 800bc26:	4770      	bx	lr

0800bc28 <_fini>:
 800bc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc2a:	bf00      	nop
 800bc2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc2e:	bc08      	pop	{r3}
 800bc30:	469e      	mov	lr, r3
 800bc32:	4770      	bx	lr
