#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 11 14:01:19 2019
# Process ID: 9460
# Current directory: D:/ENEL373/Project/mine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10620 D:\ENEL373\Project\mine\main_project.xpr
# Log file: D:/ENEL373/Project/mine/vivado.log
# Journal file: D:/ENEL373/Project/mine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ENEL373/Project/mine/main_project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -noclean_dir 
launch_runs impl_1
wait_on_run impl_1
remove_files D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/st_mcn.vhd
file delete -force D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/st_mcn.vhd
reset_run impl_1 -prev_step 
launch_runs impl_1
wait_on_run impl_1
reset_simulation -simset sim_1 -mode behavioral
reset_run impl_1 -prev_step 
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_simulation -simset sim_1 -mode post-synthesis -type timing
set_property is_enabled false [get_files  D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
undo
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property used_in_simulation false [get_files  D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd]
update_compile_order -fileset sim_1
set_property used_in_simulation false [get_files  {D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd D:/ENEL373/Project/mine/main_project.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/load_data.vhd P:/Downloads/my_divider.vhd D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd}]
update_compile_order -fileset sim_1
set_property used_in_simulation false [get_files  D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
