

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Wed Dec 14 18:29:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Neural_net_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    34972|    34972|  0.350 ms|  0.350 ms|  34973|  34973|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      402|      402|         4|          1|          1|   400|       yes|
        |- col             |    26112|    26112|       204|          -|          -|   128|        no|
        | + prod           |      201|      201|         3|          1|          1|   200|       yes|
        |- loop1           |      130|      130|         4|          1|          1|   128|       yes|
        |- col_prod        |     8193|     8193|         3|          1|          1|  8192|       yes|
        |- loop1           |       66|       66|         4|          1|          1|    64|       yes|
        |- col             |       18|       18|        15|          1|          1|     5|       yes|
        |- loop1           |        6|        6|         2|          1|          1|     5|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 4
  * Pipeline-5: initiation interval (II) = 1, depth = 15
  * Pipeline-6: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 7
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-3 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-4 : II = 1, D = 4, States = { 21 22 23 24 }
  Pipeline-5 : II = 1, D = 15, States = { 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
  Pipeline-6 : II = 1, D = 2, States = { 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 12 
8 --> 9 
9 --> 11 10 
10 --> 8 
11 --> 7 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 20 18 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 25 22 
22 --> 23 
23 --> 24 
24 --> 21 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 73 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 58 
73 --> 74 
74 --> 75 
75 --> 76 74 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 78 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%fp_input_img_V = alloca i64 1" [src/hls/matmul.cpp:130]   --->   Operation 81 'alloca' 'fp_input_img_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_output_0_V = alloca i64 1" [src/hls/matmul.cpp:133]   --->   Operation 82 'alloca' 'temp_output_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_output2_0_V = alloca i64 1" [src/hls/matmul.cpp:134]   --->   Operation 83 'alloca' 'temp_output2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_output3_0_V = alloca i64 1" [src/hls/matmul.cpp:135]   --->   Operation 84 'alloca' 'temp_output3_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%fp_input_img_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 0"   --->   Operation 85 'getelementptr' 'fp_input_img_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.35ns)   --->   "%store_ln586 = store i32 256, i9 %fp_input_img_V_addr"   --->   Operation 86 'store' 'store_ln586' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 87 [1/1] (0.48ns)   --->   "%br_ln5 = br void" [src/hls/matmul.cpp:5]   --->   Operation 87 'br' 'br_ln5' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln5, void %.split41_ifconv, i9 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [src/hls/matmul.cpp:5]   --->   Operation 88 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.92ns)   --->   "%add_ln5 = add i9 %i, i9 1" [src/hls/matmul.cpp:5]   --->   Operation 89 'add' 'add_ln5' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln5 = icmp_eq  i9 %i, i9 400" [src/hls/matmul.cpp:5]   --->   Operation 91 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split41_ifconv, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [src/hls/matmul.cpp:5]   --->   Operation 93 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i" [src/hls/matmul.cpp:5]   --->   Operation 94 'zext' 'i_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast" [src/hls/matmul.cpp:6]   --->   Operation 95 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.35ns)   --->   "%input_img_load = load i9 %input_img_addr" [src/hls/matmul.cpp:6]   --->   Operation 96 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 97 [1/2] (1.35ns)   --->   "%input_img_load = load i9 %input_img_addr" [src/hls/matmul.cpp:6]   --->   Operation 97 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %input_img_load" [src/hls/matmul.cpp:6]   --->   Operation 98 'bitcast' 'bitcast_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 99 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 100 [1/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 100 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 101 'bitcast' 'ireg' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 102 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 103 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 104 'partselect' 'exp_tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 105 'zext' 'zext_ln455' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 106 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 107 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln5)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 108 'sub' 'F2' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/hls/matmul.cpp:5]   --->   Operation 109 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 110 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_9"   --->   Operation 111 'zext' 'zext_ln569' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 112 'sub' 'man_V_1' <Predicate = (!icmp_ln5 & p_Result_8)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 113 'select' 'man_V_2' <Predicate = (!icmp_ln5)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 114 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %F2, i12 4088"   --->   Operation 115 'add' 'add_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 8, i12 %F2"   --->   Operation 116 'sub' 'sub_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 117 'select' 'sh_amt' <Predicate = (!icmp_ln5)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 118 'sext' 'sext_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 8"   --->   Operation 119 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 120 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 121 'partselect' 'tmp_5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_5, i7 0"   --->   Operation 122 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 123 'zext' 'zext_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 124 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 125 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31"   --->   Operation 126 'bitselect' 'tmp_10' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_10, i32 4294967295, i32 0"   --->   Operation 127 'select' 'select_ln588' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 128 'shl' 'shl_ln604' <Predicate = (!icmp_ln5 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 129 'xor' 'xor_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 130 'and' 'and_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 131 'or' 'or_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 132 'xor' 'xor_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 133 'and' 'and_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 134 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 135 'and' 'and_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 136 'or' 'or_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 137 'xor' 'xor_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 138 'and' 'and_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604"   --->   Operation 139 'select' 'select_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 140 'or' 'or_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586"   --->   Operation 141 'select' 'select_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 142 'select' 'select_ln571_2' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1"   --->   Operation 143 'select' 'select_ln571_3' <Predicate = (!icmp_ln5)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 144 'or' 'or_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2"   --->   Operation 145 'select' 'select_ln571_4' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%input_V_addr_2 = getelementptr i32 %fp_input_img_V, i64 0, i64 %i_cast" [src/hls/matmul.cpp:6]   --->   Operation 146 'getelementptr' 'input_V_addr_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.35ns)   --->   "%store_ln6 = store i32 %select_ln571_4, i9 %input_V_addr_2" [src/hls/matmul.cpp:6]   --->   Operation 147 'store' 'store_ln6' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.35>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr = getelementptr i32 %temp_output_0_V, i64 0, i64 0"   --->   Operation 149 'getelementptr' 'temp_output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.35ns)   --->   "%store_ln731 = store i32 256, i7 %temp_output_0_V_addr"   --->   Operation 150 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr = getelementptr i32 %temp_output2_0_V, i64 0, i64 0"   --->   Operation 151 'getelementptr' 'temp_output2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (1.35ns)   --->   "%store_ln731 = store i32 256, i6 %temp_output2_0_V_addr"   --->   Operation 152 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr = getelementptr i32 %temp_output3_0_V, i64 0, i64 0"   --->   Operation 153 'getelementptr' 'temp_output3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.79ns)   --->   "%store_ln731 = store i32 256, i3 %temp_output3_0_V_addr"   --->   Operation 154 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 155 [1/1] (0.48ns)   --->   "%br_ln21 = br void" [src/hls/matmul.cpp:21]   --->   Operation 155 'br' 'br_ln21' <Predicate = true> <Delay = 0.48>

State 7 <SV = 3> <Delay = 0.90>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%j = phi i8 %add_ln21, void, i8 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [src/hls/matmul.cpp:21]   --->   Operation 156 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.90ns)   --->   "%add_ln21 = add i8 %j, i8 1" [src/hls/matmul.cpp:21]   --->   Operation 157 'add' 'add_ln21' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.85ns)   --->   "%icmp_ln21 = icmp_eq  i8 %j, i8 128" [src/hls/matmul.cpp:21]   --->   Operation 158 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 159 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split39, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA128_KS2_PA128_S2_.exit.preheader" [src/hls/matmul.cpp:21]   --->   Operation 160 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %j" [src/hls/matmul.cpp:21]   --->   Operation 161 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i8 %j" [src/hls/matmul.cpp:21]   --->   Operation 162 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/hls/matmul.cpp:21]   --->   Operation 163 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [src/hls/matmul.cpp:25]   --->   Operation 164 'br' 'br_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.48>
ST_7 : Operation 165 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA128_KS2_PA128_S2_.exit"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln21)> <Delay = 0.48>

State 8 <SV = 4> <Delay = 2.36>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%k = phi i9 %add_ln25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i9 0, void %.split39" [src/hls/matmul.cpp:25]   --->   Operation 166 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.85ns)   --->   "%icmp_ln25 = icmp_ult  i9 %k, i9 400" [src/hls/matmul.cpp:25]   --->   Operation 167 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split" [src/hls/matmul.cpp:25]   --->   Operation 168 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.92ns)   --->   "%add_ln25 = add i9 %k, i9 2" [src/hls/matmul.cpp:25]   --->   Operation 169 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%k_cast58 = zext i9 %k" [src/hls/matmul.cpp:25]   --->   Operation 170 'zext' 'k_cast58' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %k, i32 1, i32 8"   --->   Operation 171 'partselect' 'tmp_6' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_6, i8 %j"   --->   Operation 172 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %tmp_7"   --->   Operation 173 'zext' 'zext_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i7 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 174 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 %k_cast58"   --->   Operation 175 'getelementptr' 'input_V_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 176 [2/2] (1.35ns)   --->   "%r_V = load i9 %input_V_addr"   --->   Operation 176 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 177 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr"   --->   Operation 177 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 51200> <ROM>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln25 = or i9 %k, i9 1" [src/hls/matmul.cpp:25]   --->   Operation 178 'or' 'or_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %or_ln25" [src/hls/matmul.cpp:23]   --->   Operation 179 'zext' 'zext_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %or_ln25, i7 0"   --->   Operation 180 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (1.01ns)   --->   "%add_ln1118 = add i16 %tmp_8, i16 %zext_ln21_1"   --->   Operation 181 'add' 'add_ln1118' <Predicate = (icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 182 'zext' 'zext_ln1118_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_1 = getelementptr i7 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1"   --->   Operation 183 'getelementptr' 'weights_layer1_weights_V_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%input_V_addr_1 = getelementptr i32 %fp_input_img_V, i64 0, i64 %zext_ln23"   --->   Operation 184 'getelementptr' 'input_V_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (1.35ns)   --->   "%r_V_2 = load i9 %input_V_addr_1"   --->   Operation 185 'load' 'r_V_2' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 186 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1"   --->   Operation 186 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 51200> <ROM>

State 9 <SV = 5> <Delay = 1.35>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%sum_V_4 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 0, void %.split39"   --->   Operation 187 'phi' 'sum_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 188 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200"   --->   Operation 189 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/2] (1.35ns)   --->   "%r_V = load i9 %input_V_addr"   --->   Operation 190 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 191 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr"   --->   Operation 191 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 51200> <ROM>
ST_9 : Operation 192 [1/2] (1.35ns)   --->   "%r_V_2 = load i9 %input_V_addr_1"   --->   Operation 192 'load' 'r_V_2' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 193 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1"   --->   Operation 193 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 51200> <ROM>

State 10 <SV = 6> <Delay = 6.34>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/hls/matmul.cpp:23]   --->   Operation 194 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 195 'sext' 'sext_ln1115' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i7 %weights_layer1_weights_V_load"   --->   Operation 196 'sext' 'sext_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (3.88ns)   --->   "%r_V_1 = mul i39 %sext_ln1118, i39 %sext_ln1115"   --->   Operation 197 'mul' 'r_V_1' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_4, i8 0"   --->   Operation 198 'bitconcatenate' 'lhs_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i39 %r_V_1"   --->   Operation 199 'sext' 'sext_ln703' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_1, i40 %sext_ln703"   --->   Operation 200 'add' 'ret_V' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i32 %r_V_2"   --->   Operation 201 'sext' 'sext_ln1115_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i7 %weights_layer1_weights_V_load_1"   --->   Operation 202 'sext' 'sext_ln1118_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (3.88ns)   --->   "%r_V_3 = mul i39 %sext_ln1118_1, i39 %sext_ln1115_1"   --->   Operation 203 'mul' 'r_V_3' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 204 'partselect' 'tmp_9' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_9, i8 0"   --->   Operation 205 'bitconcatenate' 'lhs_2' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i39 %r_V_3"   --->   Operation 206 'sext' 'sext_ln703_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (1.23ns)   --->   "%ret_V_1 = add i40 %lhs_2, i40 %sext_ln703_1"   --->   Operation 207 'add' 'ret_V_1' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_1, i32 8, i32 39"   --->   Operation 208 'partselect' 'sum_V' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 209 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.35>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_2 = getelementptr i32 %temp_output_0_V, i64 0, i64 %zext_ln21" [src/hls/matmul.cpp:29]   --->   Operation 210 'getelementptr' 'temp_output_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_4, i7 %temp_output_0_V_addr_2" [src/hls/matmul.cpp:29]   --->   Operation 211 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 212 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.35>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln77, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i8 0, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA128_KS2_PA128_S2_.exit.preheader" [src/hls/matmul.cpp:77]   --->   Operation 213 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.90ns)   --->   "%add_ln77 = add i8 %i_1, i8 1" [src/hls/matmul.cpp:77]   --->   Operation 214 'add' 'add_ln77' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 215 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln77 = icmp_eq  i8 %i_1, i8 128" [src/hls/matmul.cpp:77]   --->   Operation 216 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 217 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split36, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i92.preheader" [src/hls/matmul.cpp:77]   --->   Operation 218 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%i_1_cast = zext i8 %i_1" [src/hls/matmul.cpp:77]   --->   Operation 219 'zext' 'i_1_cast' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_1 = getelementptr i32 %temp_output_0_V, i64 0, i64 %i_1_cast"   --->   Operation 220 'getelementptr' 'temp_output_0_V_addr_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 221 [2/2] (1.35ns)   --->   "%p_Val2_1 = load i7 %temp_output_0_V_addr_1"   --->   Operation 221 'load' 'p_Val2_1' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA128_KS2_PA128_S2_.exit"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 7.27>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/hls/matmul.cpp:77]   --->   Operation 223 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/2] (1.35ns)   --->   "%p_Val2_1 = load i7 %temp_output_0_V_addr_1"   --->   Operation 224 'load' 'p_Val2_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 225 [1/1] (1.11ns)   --->   "%icmp_ln885 = icmp_eq  i32 %p_Val2_1, i32 0"   --->   Operation 225 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread"   --->   Operation 226 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31"   --->   Operation 227 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (1.20ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_1"   --->   Operation 228 'sub' 'tmp_V' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (0.52ns)   --->   "%tmp_V_4 = select i1 %p_Result_10, i32 %tmp_V, i32 %p_Val2_1"   --->   Operation 229 'select' 'tmp_V_4' <Predicate = (!icmp_ln885)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_4, i32 31, i32 0"   --->   Operation 230 'partselect' 'p_Result_11' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_11, i1 1"   --->   Operation 231 'cttz' 'l' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (1.20ns)   --->   "%sub_ln894 = sub i32 32, i32 %l"   --->   Operation 232 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln894, i32 4294967243"   --->   Operation 233 'add' 'lsb_index' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 234 'partselect' 'tmp_75' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (1.09ns)   --->   "%icmp_ln896 = icmp_sgt  i31 %tmp_75, i31 0"   --->   Operation 235 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln885)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894"   --->   Operation 236 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.88ns)   --->   "%sub_ln897 = sub i6 22, i6 %trunc_ln897"   --->   Operation 237 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%zext_ln897 = zext i6 %sub_ln897"   --->   Operation 238 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897"   --->   Operation 239 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%shl_ln899 = shl i32 1, i32 %lsb_index"   --->   Operation 240 'shl' 'shl_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%or_ln899_2 = or i32 %lshr_ln897, i32 %shl_ln899"   --->   Operation 241 'or' 'or_ln899_2' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%and_ln899 = and i32 %tmp_V_4, i32 %or_ln899_2"   --->   Operation 242 'and' 'and_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0"   --->   Operation 243 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln885)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 244 'bitselect' 'tmp_76' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%xor_ln899 = xor i1 %tmp_76, i1 1"   --->   Operation 245 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_4, i32 %lsb_index"   --->   Operation 246 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 247 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_12"   --->   Operation 248 'select' 'select_ln896' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (1.20ns)   --->   "%add_ln908 = add i32 %sub_ln894, i32 4294967242"   --->   Operation 249 'add' 'add_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%and_ln899_1 = and i1 %p_Result_12, i1 %xor_ln899"   --->   Operation 250 'and' 'and_ln899_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (1.20ns)   --->   "%sub_ln909 = sub i32 54, i32 %sub_ln894"   --->   Operation 251 'sub' 'sub_ln909' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1"   --->   Operation 252 'select' 'select_ln908' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l"   --->   Operation 253 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 6.60>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i32 %tmp_V_4"   --->   Operation 254 'zext' 'zext_ln907' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 255 'zext' 'zext_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908"   --->   Operation 256 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 257 'zext' 'zext_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909"   --->   Operation 258 'shl' 'shl_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909"   --->   Operation 259 'select' 'm_2' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln911 = zext i1 %select_ln908"   --->   Operation 260 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln911"   --->   Operation 261 'add' 'm_3' <Predicate = (!icmp_ln885)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 262 'partselect' 'm_8' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %m_8"   --->   Operation 263 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 264 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.45ns)   --->   "%select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 265 'select' 'select_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 24, i11 %trunc_ln893"   --->   Operation 266 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 267 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, i11 %select_ln893"   --->   Operation 267 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln915"   --->   Operation 268 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_13 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_1, i32 52, i32 63"   --->   Operation 269 'partset' 'p_Result_13' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln734 = bitcast i64 %p_Result_13"   --->   Operation 270 'bitcast' 'bitcast_ln734' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_3, i32 1, i32 52"   --->   Operation 271 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.85ns)   --->   "%icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047"   --->   Operation 272 'icmp' 'icmp_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [1/1] (1.34ns)   --->   "%icmp_ln1506_1 = icmp_eq  i52 %trunc_ln6, i52 0"   --->   Operation 273 'icmp' 'icmp_ln1506_1' <Predicate = (!icmp_ln885)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [2/2] (3.61ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 274 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 5.29>
ST_15 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506)   --->   "%or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506"   --->   Operation 275 'or' 'or_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [1/2] (3.61ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 276 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506 = and i1 %or_ln1506, i1 %tmp"   --->   Operation 277 'and' 'and_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void" [src/hls/matmul.cpp:79]   --->   Operation 278 'br' 'br_ln79' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (1.35ns)   --->   "%store_ln80 = store i32 0, i7 %temp_output_0_V_addr_1" [src/hls/matmul.cpp:80]   --->   Operation 279 'store' 'store_ln80' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln80 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread" [src/hls/matmul.cpp:80]   --->   Operation 280 'br' 'br_ln80' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.48>
ST_16 : Operation 281 [1/1] (0.48ns)   --->   "%br_ln40 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i92" [src/hls/matmul.cpp:40]   --->   Operation 281 'br' 'br_ln40' <Predicate = true> <Delay = 0.48>

State 17 <SV = 6> <Delay = 3.64>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 %add_ln40_1, void %ifFalse, i14 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i92.preheader" [src/hls/matmul.cpp:40]   --->   Operation 282 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %select_ln40_1, void %ifFalse, i7 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i92.preheader" [src/hls/matmul.cpp:40]   --->   Operation 283 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%k_1 = phi i8 %add_ln44, void %ifFalse, i8 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i92.preheader" [src/hls/matmul.cpp:44]   --->   Operation 284 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%sum_V_5 = phi i32 %sum_V_2, void %ifFalse, i32 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i92.preheader"   --->   Operation 285 'phi' 'sum_V_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.98ns)   --->   "%add_ln40_1 = add i14 %indvar_flatten, i14 1" [src/hls/matmul.cpp:40]   --->   Operation 286 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 287 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.86ns)   --->   "%icmp_ln40 = icmp_eq  i14 %indvar_flatten, i14 8192" [src/hls/matmul.cpp:40]   --->   Operation 288 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %_Z13hw_act_layer1PA128_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit, void %_Z11hwmm_layer2PA128_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit.preheader" [src/hls/matmul.cpp:40]   --->   Operation 289 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.89ns)   --->   "%add_ln40 = add i7 %j_1, i7 1" [src/hls/matmul.cpp:40]   --->   Operation 290 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.85ns)   --->   "%icmp_ln44 = icmp_eq  i8 %k_1, i8 128" [src/hls/matmul.cpp:44]   --->   Operation 291 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.44ns)   --->   "%select_ln40 = select i1 %icmp_ln44, i8 0, i8 %k_1" [src/hls/matmul.cpp:40]   --->   Operation 292 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 293 [1/1] (0.42ns)   --->   "%select_ln40_1 = select i1 %icmp_ln44, i7 %add_ln40, i7 %j_1" [src/hls/matmul.cpp:40]   --->   Operation 293 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%select_ln40_1_cast = zext i7 %select_ln40_1" [src/hls/matmul.cpp:40]   --->   Operation 294 'zext' 'select_ln40_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%k_1_cast = zext i8 %select_ln40" [src/hls/matmul.cpp:40]   --->   Operation 295 'zext' 'k_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i8 %select_ln40"   --->   Operation 296 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln1118, i6 0"   --->   Operation 297 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (0.97ns)   --->   "%add_ln1118_1 = add i13 %tmp_10_cast, i13 %select_ln40_1_cast"   --->   Operation 298 'add' 'add_ln1118_1' <Predicate = (!icmp_ln40)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i13 %add_ln1118_1"   --->   Operation 299 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr = getelementptr i8 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_2"   --->   Operation 300 'getelementptr' 'weights_layer2_weights_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_3 = getelementptr i32 %temp_output_0_V, i64 0, i64 %k_1_cast"   --->   Operation 301 'getelementptr' 'temp_output_0_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 302 [2/2] (1.35ns)   --->   "%r_V_4 = load i7 %temp_output_0_V_addr_3"   --->   Operation 302 'load' 'r_V_4' <Predicate = (!icmp_ln40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 303 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load = load i13 %weights_layer2_weights_V_addr"   --->   Operation 303 'load' 'weights_layer2_weights_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8192> <ROM>
ST_17 : Operation 304 [1/1] (0.90ns)   --->   "%add_ln44 = add i8 %select_ln40, i8 1" [src/hls/matmul.cpp:44]   --->   Operation 304 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/1] (0.85ns)   --->   "%ifzero = icmp_eq  i8 %add_ln44, i8 128" [src/hls/matmul.cpp:44]   --->   Operation 305 'icmp' 'ifzero' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %ifzero, void %ifFalse, void %ifTrue" [src/hls/matmul.cpp:44]   --->   Operation 306 'br' 'br_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i92"   --->   Operation 307 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 6.46>
ST_18 : Operation 308 [1/2] (1.35ns)   --->   "%r_V_4 = load i7 %temp_output_0_V_addr_3"   --->   Operation 308 'load' 'r_V_4' <Predicate = (!icmp_ln40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i32 %r_V_4"   --->   Operation 309 'sext' 'sext_ln1115_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 310 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load = load i13 %weights_layer2_weights_V_addr"   --->   Operation 310 'load' 'weights_layer2_weights_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8192> <ROM>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %weights_layer2_weights_V_load"   --->   Operation 311 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (3.88ns)   --->   "%r_V_5 = mul i40 %sext_ln1118_2, i40 %sext_ln1115_2"   --->   Operation 312 'mul' 'r_V_5' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%select_ln40_2 = select i1 %icmp_ln44, i32 0, i32 %sum_V_5" [src/hls/matmul.cpp:40]   --->   Operation 313 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%lhs_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln40_2, i8 0"   --->   Operation 314 'bitconcatenate' 'lhs_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (1.23ns) (out node of the LUT)   --->   "%ret_V_2 = add i40 %lhs_4, i40 %r_V_5"   --->   Operation 315 'add' 'ret_V_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%sum_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_2, i32 8, i32 39"   --->   Operation 316 'partselect' 'sum_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 1.35>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_prod_str"   --->   Operation 317 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 318 'speclooptripcount' 'empty_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %select_ln40_1" [src/hls/matmul.cpp:40]   --->   Operation 319 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 320 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/hls/matmul.cpp:42]   --->   Operation 321 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_65 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %zext_ln40" [src/hls/matmul.cpp:48]   --->   Operation 322 'getelementptr' 'temp_output2_0_V_addr_65' <Predicate = (ifzero)> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %sum_V_2, i6 %temp_output2_0_V_addr_65" [src/hls/matmul.cpp:48]   --->   Operation 323 'store' 'store_ln48' <Predicate = (ifzero)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 324 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 0.48>
ST_20 : Operation 325 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA128_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit"   --->   Operation 325 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 21 <SV = 8> <Delay = 1.35>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln92, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread, i7 0, void %_Z11hwmm_layer2PA128_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit.preheader" [src/hls/matmul.cpp:92]   --->   Operation 326 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.89ns)   --->   "%add_ln92 = add i7 %i_2, i7 1" [src/hls/matmul.cpp:92]   --->   Operation 327 'add' 'add_ln92' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 328 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.86ns)   --->   "%icmp_ln92 = icmp_eq  i7 %i_2, i7 64" [src/hls/matmul.cpp:92]   --->   Operation 329 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 330 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split31, void %_Z13hw_act_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [src/hls/matmul.cpp:92]   --->   Operation 331 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_2" [src/hls/matmul.cpp:92]   --->   Operation 332 'zext' 'i_2_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_1 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %i_2_cast"   --->   Operation 333 'getelementptr' 'temp_output2_0_V_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 334 [2/2] (1.35ns)   --->   "%p_Val2_4 = load i6 %temp_output2_0_V_addr_1"   --->   Operation 334 'load' 'p_Val2_4' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA128_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit"   --->   Operation 335 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 7.27>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/hls/matmul.cpp:92]   --->   Operation 336 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/2] (1.35ns)   --->   "%p_Val2_4 = load i6 %temp_output2_0_V_addr_1"   --->   Operation 337 'load' 'p_Val2_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 338 [1/1] (1.11ns)   --->   "%icmp_ln885_1 = icmp_eq  i32 %p_Val2_4, i32 0"   --->   Operation 338 'icmp' 'icmp_ln885_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885_1, void %_ifconv36, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread"   --->   Operation 339 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 31"   --->   Operation 340 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (1.20ns)   --->   "%tmp_V_2 = sub i32 0, i32 %p_Val2_4"   --->   Operation 341 'sub' 'tmp_V_2' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 342 [1/1] (0.52ns)   --->   "%tmp_V_5 = select i1 %p_Result_14, i32 %tmp_V_2, i32 %p_Val2_4"   --->   Operation 342 'select' 'tmp_V_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_5, i32 31, i32 0"   --->   Operation 343 'partselect' 'p_Result_15' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1"   --->   Operation 344 'cttz' 'l_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_22 : Operation 345 [1/1] (1.20ns)   --->   "%sub_ln894_1 = sub i32 32, i32 %l_1"   --->   Operation 345 'sub' 'sub_ln894_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [1/1] (1.20ns)   --->   "%lsb_index_1 = add i32 %sub_ln894_1, i32 4294967243"   --->   Operation 346 'add' 'lsb_index_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 347 'partselect' 'tmp_79' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (1.09ns)   --->   "%icmp_ln896_1 = icmp_sgt  i31 %tmp_79, i31 0"   --->   Operation 348 'icmp' 'icmp_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i32 %sub_ln894_1"   --->   Operation 349 'trunc' 'trunc_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (0.88ns)   --->   "%sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1"   --->   Operation 350 'sub' 'sub_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%zext_ln897_1 = zext i6 %sub_ln897_1"   --->   Operation 351 'zext' 'zext_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1"   --->   Operation 352 'lshr' 'lshr_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%shl_ln899_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 353 'shl' 'shl_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1"   --->   Operation 354 'or' 'or_ln899' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%and_ln899_2 = and i32 %tmp_V_5, i32 %or_ln899"   --->   Operation 355 'and' 'and_ln899_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 356 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0"   --->   Operation 356 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 357 'bitselect' 'tmp_80' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_22 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%xor_ln899_1 = xor i1 %tmp_80, i1 1"   --->   Operation 358 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_5, i32 %lsb_index_1"   --->   Operation 359 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (1.11ns)   --->   "%icmp_ln908_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 360 'icmp' 'icmp_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_16"   --->   Operation 361 'select' 'select_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 362 [1/1] (1.20ns)   --->   "%add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242"   --->   Operation 362 'add' 'add_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%and_ln899_3 = and i1 %p_Result_16, i1 %xor_ln899_1"   --->   Operation 363 'and' 'and_ln899_3' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 364 [1/1] (1.20ns)   --->   "%sub_ln909_1 = sub i32 54, i32 %sub_ln894_1"   --->   Operation 364 'sub' 'sub_ln909_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3"   --->   Operation 365 'select' 'select_ln908_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln893_1 = trunc i32 %l_1"   --->   Operation 366 'trunc' 'trunc_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 6.60>
ST_23 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln907_1 = zext i32 %tmp_V_5"   --->   Operation 367 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln908_1 = zext i32 %add_ln908_1"   --->   Operation 368 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00>
ST_23 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln908_1 = lshr i64 %zext_ln907_1, i64 %zext_ln908_1"   --->   Operation 369 'lshr' 'lshr_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln909_1 = zext i32 %sub_ln909_1"   --->   Operation 370 'zext' 'zext_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00>
ST_23 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln909_1 = shl i64 %zext_ln907_1, i64 %zext_ln909_1"   --->   Operation 371 'shl' 'shl_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m_4 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1"   --->   Operation 372 'select' 'm_4' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln911_1 = zext i1 %select_ln908_2"   --->   Operation 373 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 374 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_5 = add i64 %m_4, i64 %zext_ln911_1"   --->   Operation 374 'add' 'm_5' <Predicate = (!icmp_ln885_1)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 375 'partselect' 'm' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln912_1 = zext i63 %m"   --->   Operation 376 'zext' 'zext_ln912_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54"   --->   Operation 377 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 378 [1/1] (0.45ns)   --->   "%select_ln893_1 = select i1 %p_Result_5, i11 1023, i11 1022"   --->   Operation 378 'select' 'select_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_1 = sub i11 24, i11 %trunc_ln893_1"   --->   Operation 379 'sub' 'sub_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 380 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1"   --->   Operation 380 'add' 'add_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_14, i11 %add_ln915_1"   --->   Operation 381 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_2, i32 52, i32 63"   --->   Operation 382 'partset' 'p_Result_17' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln734_1 = bitcast i64 %p_Result_17"   --->   Operation 383 'bitcast' 'bitcast_ln734_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln1506_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_5, i32 1, i32 52"   --->   Operation 384 'partselect' 'trunc_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_23 : Operation 385 [1/1] (0.85ns)   --->   "%icmp_ln1506_2 = icmp_ne  i11 %add_ln915_1, i11 2047"   --->   Operation 385 'icmp' 'icmp_ln1506_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 386 [1/1] (1.34ns)   --->   "%icmp_ln1506_3 = icmp_eq  i52 %trunc_ln1506_1, i52 0"   --->   Operation 386 'icmp' 'icmp_ln1506_3' <Predicate = (!icmp_ln885_1)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 387 [2/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 387 'dcmp' 'tmp_3' <Predicate = (!icmp_ln885_1)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 5.29>
ST_24 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506_1)   --->   "%or_ln1506_1 = or i1 %icmp_ln1506_3, i1 %icmp_ln1506_2"   --->   Operation 388 'or' 'or_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 389 [1/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 389 'dcmp' 'tmp_3' <Predicate = (!icmp_ln885_1)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 390 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506_1 = and i1 %or_ln1506_1, i1 %tmp_3"   --->   Operation 390 'and' 'and_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln1506_1, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread, void" [src/hls/matmul.cpp:94]   --->   Operation 391 'br' 'br_ln94' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i6 %temp_output2_0_V_addr_1" [src/hls/matmul.cpp:95]   --->   Operation 392 'store' 'store_ln95' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread" [src/hls/matmul.cpp:95]   --->   Operation 393 'br' 'br_ln95' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 0.00>

State 25 <SV = 9> <Delay = 1.35>
ST_25 : Operation 394 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load = load i6 %temp_output2_0_V_addr"   --->   Operation 394 'load' 'temp_output2_0_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 395 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_2 = getelementptr i32 %temp_output2_0_V, i64 0, i64 1"   --->   Operation 395 'getelementptr' 'temp_output2_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 396 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_1 = load i6 %temp_output2_0_V_addr_2"   --->   Operation 396 'load' 'temp_output2_0_V_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 10> <Delay = 1.35>
ST_26 : Operation 397 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load = load i6 %temp_output2_0_V_addr"   --->   Operation 397 'load' 'temp_output2_0_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 398 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_1 = load i6 %temp_output2_0_V_addr_2"   --->   Operation 398 'load' 'temp_output2_0_V_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 399 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_3 = getelementptr i32 %temp_output2_0_V, i64 0, i64 2"   --->   Operation 399 'getelementptr' 'temp_output2_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 400 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_2 = load i6 %temp_output2_0_V_addr_3"   --->   Operation 400 'load' 'temp_output2_0_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 401 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_4 = getelementptr i32 %temp_output2_0_V, i64 0, i64 3"   --->   Operation 401 'getelementptr' 'temp_output2_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 402 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_3 = load i6 %temp_output2_0_V_addr_4"   --->   Operation 402 'load' 'temp_output2_0_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 11> <Delay = 1.35>
ST_27 : Operation 403 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_2 = load i6 %temp_output2_0_V_addr_3"   --->   Operation 403 'load' 'temp_output2_0_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 404 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_3 = load i6 %temp_output2_0_V_addr_4"   --->   Operation 404 'load' 'temp_output2_0_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 405 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_5 = getelementptr i32 %temp_output2_0_V, i64 0, i64 4"   --->   Operation 405 'getelementptr' 'temp_output2_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 406 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_4 = load i6 %temp_output2_0_V_addr_5"   --->   Operation 406 'load' 'temp_output2_0_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 407 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_6 = getelementptr i32 %temp_output2_0_V, i64 0, i64 5"   --->   Operation 407 'getelementptr' 'temp_output2_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 408 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_5 = load i6 %temp_output2_0_V_addr_6"   --->   Operation 408 'load' 'temp_output2_0_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 12> <Delay = 1.35>
ST_28 : Operation 409 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_4 = load i6 %temp_output2_0_V_addr_5"   --->   Operation 409 'load' 'temp_output2_0_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 410 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_5 = load i6 %temp_output2_0_V_addr_6"   --->   Operation 410 'load' 'temp_output2_0_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_7 = getelementptr i32 %temp_output2_0_V, i64 0, i64 6"   --->   Operation 411 'getelementptr' 'temp_output2_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 412 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_6 = load i6 %temp_output2_0_V_addr_7"   --->   Operation 412 'load' 'temp_output2_0_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 413 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_8 = getelementptr i32 %temp_output2_0_V, i64 0, i64 7"   --->   Operation 413 'getelementptr' 'temp_output2_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 414 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_7 = load i6 %temp_output2_0_V_addr_8"   --->   Operation 414 'load' 'temp_output2_0_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 13> <Delay = 1.35>
ST_29 : Operation 415 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_6 = load i6 %temp_output2_0_V_addr_7"   --->   Operation 415 'load' 'temp_output2_0_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 416 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_7 = load i6 %temp_output2_0_V_addr_8"   --->   Operation 416 'load' 'temp_output2_0_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 417 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_9 = getelementptr i32 %temp_output2_0_V, i64 0, i64 8"   --->   Operation 417 'getelementptr' 'temp_output2_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 418 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_8 = load i6 %temp_output2_0_V_addr_9"   --->   Operation 418 'load' 'temp_output2_0_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_10 = getelementptr i32 %temp_output2_0_V, i64 0, i64 9"   --->   Operation 419 'getelementptr' 'temp_output2_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 420 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_9 = load i6 %temp_output2_0_V_addr_10"   --->   Operation 420 'load' 'temp_output2_0_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 14> <Delay = 1.35>
ST_30 : Operation 421 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_8 = load i6 %temp_output2_0_V_addr_9"   --->   Operation 421 'load' 'temp_output2_0_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 422 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_9 = load i6 %temp_output2_0_V_addr_10"   --->   Operation 422 'load' 'temp_output2_0_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 423 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_11 = getelementptr i32 %temp_output2_0_V, i64 0, i64 10"   --->   Operation 423 'getelementptr' 'temp_output2_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 424 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_10 = load i6 %temp_output2_0_V_addr_11"   --->   Operation 424 'load' 'temp_output2_0_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 425 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_12 = getelementptr i32 %temp_output2_0_V, i64 0, i64 11"   --->   Operation 425 'getelementptr' 'temp_output2_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 426 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_11 = load i6 %temp_output2_0_V_addr_12"   --->   Operation 426 'load' 'temp_output2_0_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 15> <Delay = 1.35>
ST_31 : Operation 427 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_10 = load i6 %temp_output2_0_V_addr_11"   --->   Operation 427 'load' 'temp_output2_0_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 428 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_11 = load i6 %temp_output2_0_V_addr_12"   --->   Operation 428 'load' 'temp_output2_0_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 429 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_13 = getelementptr i32 %temp_output2_0_V, i64 0, i64 12"   --->   Operation 429 'getelementptr' 'temp_output2_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 430 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_12 = load i6 %temp_output2_0_V_addr_13"   --->   Operation 430 'load' 'temp_output2_0_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 431 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_14 = getelementptr i32 %temp_output2_0_V, i64 0, i64 13"   --->   Operation 431 'getelementptr' 'temp_output2_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 432 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_13 = load i6 %temp_output2_0_V_addr_14"   --->   Operation 432 'load' 'temp_output2_0_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 16> <Delay = 1.35>
ST_32 : Operation 433 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_12 = load i6 %temp_output2_0_V_addr_13"   --->   Operation 433 'load' 'temp_output2_0_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 434 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_13 = load i6 %temp_output2_0_V_addr_14"   --->   Operation 434 'load' 'temp_output2_0_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 435 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_15 = getelementptr i32 %temp_output2_0_V, i64 0, i64 14"   --->   Operation 435 'getelementptr' 'temp_output2_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 436 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_14 = load i6 %temp_output2_0_V_addr_15"   --->   Operation 436 'load' 'temp_output2_0_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 437 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_16 = getelementptr i32 %temp_output2_0_V, i64 0, i64 15"   --->   Operation 437 'getelementptr' 'temp_output2_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 438 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_15 = load i6 %temp_output2_0_V_addr_16"   --->   Operation 438 'load' 'temp_output2_0_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 17> <Delay = 1.35>
ST_33 : Operation 439 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_14 = load i6 %temp_output2_0_V_addr_15"   --->   Operation 439 'load' 'temp_output2_0_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 440 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_15 = load i6 %temp_output2_0_V_addr_16"   --->   Operation 440 'load' 'temp_output2_0_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 441 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_17 = getelementptr i32 %temp_output2_0_V, i64 0, i64 16"   --->   Operation 441 'getelementptr' 'temp_output2_0_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 442 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_16 = load i6 %temp_output2_0_V_addr_17"   --->   Operation 442 'load' 'temp_output2_0_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 443 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_18 = getelementptr i32 %temp_output2_0_V, i64 0, i64 17"   --->   Operation 443 'getelementptr' 'temp_output2_0_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 444 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_17 = load i6 %temp_output2_0_V_addr_18"   --->   Operation 444 'load' 'temp_output2_0_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 18> <Delay = 1.35>
ST_34 : Operation 445 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_16 = load i6 %temp_output2_0_V_addr_17"   --->   Operation 445 'load' 'temp_output2_0_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 446 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_17 = load i6 %temp_output2_0_V_addr_18"   --->   Operation 446 'load' 'temp_output2_0_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 447 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_19 = getelementptr i32 %temp_output2_0_V, i64 0, i64 18"   --->   Operation 447 'getelementptr' 'temp_output2_0_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 448 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_18 = load i6 %temp_output2_0_V_addr_19"   --->   Operation 448 'load' 'temp_output2_0_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 449 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_20 = getelementptr i32 %temp_output2_0_V, i64 0, i64 19"   --->   Operation 449 'getelementptr' 'temp_output2_0_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 450 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_19 = load i6 %temp_output2_0_V_addr_20"   --->   Operation 450 'load' 'temp_output2_0_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 19> <Delay = 1.35>
ST_35 : Operation 451 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_18 = load i6 %temp_output2_0_V_addr_19"   --->   Operation 451 'load' 'temp_output2_0_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 452 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_19 = load i6 %temp_output2_0_V_addr_20"   --->   Operation 452 'load' 'temp_output2_0_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 453 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_21 = getelementptr i32 %temp_output2_0_V, i64 0, i64 20"   --->   Operation 453 'getelementptr' 'temp_output2_0_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 454 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_20 = load i6 %temp_output2_0_V_addr_21"   --->   Operation 454 'load' 'temp_output2_0_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 455 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_22 = getelementptr i32 %temp_output2_0_V, i64 0, i64 21"   --->   Operation 455 'getelementptr' 'temp_output2_0_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 456 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_21 = load i6 %temp_output2_0_V_addr_22"   --->   Operation 456 'load' 'temp_output2_0_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 20> <Delay = 1.35>
ST_36 : Operation 457 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_20 = load i6 %temp_output2_0_V_addr_21"   --->   Operation 457 'load' 'temp_output2_0_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 458 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_21 = load i6 %temp_output2_0_V_addr_22"   --->   Operation 458 'load' 'temp_output2_0_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 459 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_23 = getelementptr i32 %temp_output2_0_V, i64 0, i64 22"   --->   Operation 459 'getelementptr' 'temp_output2_0_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 460 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_22 = load i6 %temp_output2_0_V_addr_23"   --->   Operation 460 'load' 'temp_output2_0_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 461 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_24 = getelementptr i32 %temp_output2_0_V, i64 0, i64 23"   --->   Operation 461 'getelementptr' 'temp_output2_0_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 462 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_23 = load i6 %temp_output2_0_V_addr_24"   --->   Operation 462 'load' 'temp_output2_0_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 21> <Delay = 1.35>
ST_37 : Operation 463 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_22 = load i6 %temp_output2_0_V_addr_23"   --->   Operation 463 'load' 'temp_output2_0_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 464 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_23 = load i6 %temp_output2_0_V_addr_24"   --->   Operation 464 'load' 'temp_output2_0_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 465 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_25 = getelementptr i32 %temp_output2_0_V, i64 0, i64 24"   --->   Operation 465 'getelementptr' 'temp_output2_0_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 466 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_24 = load i6 %temp_output2_0_V_addr_25"   --->   Operation 466 'load' 'temp_output2_0_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_26 = getelementptr i32 %temp_output2_0_V, i64 0, i64 25"   --->   Operation 467 'getelementptr' 'temp_output2_0_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 468 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_25 = load i6 %temp_output2_0_V_addr_26"   --->   Operation 468 'load' 'temp_output2_0_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 22> <Delay = 1.35>
ST_38 : Operation 469 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_24 = load i6 %temp_output2_0_V_addr_25"   --->   Operation 469 'load' 'temp_output2_0_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 470 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_25 = load i6 %temp_output2_0_V_addr_26"   --->   Operation 470 'load' 'temp_output2_0_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 471 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_27 = getelementptr i32 %temp_output2_0_V, i64 0, i64 26"   --->   Operation 471 'getelementptr' 'temp_output2_0_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 472 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_26 = load i6 %temp_output2_0_V_addr_27"   --->   Operation 472 'load' 'temp_output2_0_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 473 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_28 = getelementptr i32 %temp_output2_0_V, i64 0, i64 27"   --->   Operation 473 'getelementptr' 'temp_output2_0_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 474 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_27 = load i6 %temp_output2_0_V_addr_28"   --->   Operation 474 'load' 'temp_output2_0_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 23> <Delay = 1.35>
ST_39 : Operation 475 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_26 = load i6 %temp_output2_0_V_addr_27"   --->   Operation 475 'load' 'temp_output2_0_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 476 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_27 = load i6 %temp_output2_0_V_addr_28"   --->   Operation 476 'load' 'temp_output2_0_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 477 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_29 = getelementptr i32 %temp_output2_0_V, i64 0, i64 28"   --->   Operation 477 'getelementptr' 'temp_output2_0_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 478 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_28 = load i6 %temp_output2_0_V_addr_29"   --->   Operation 478 'load' 'temp_output2_0_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 479 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_30 = getelementptr i32 %temp_output2_0_V, i64 0, i64 29"   --->   Operation 479 'getelementptr' 'temp_output2_0_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 480 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_29 = load i6 %temp_output2_0_V_addr_30"   --->   Operation 480 'load' 'temp_output2_0_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 24> <Delay = 1.35>
ST_40 : Operation 481 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_28 = load i6 %temp_output2_0_V_addr_29"   --->   Operation 481 'load' 'temp_output2_0_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 482 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_29 = load i6 %temp_output2_0_V_addr_30"   --->   Operation 482 'load' 'temp_output2_0_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 483 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_31 = getelementptr i32 %temp_output2_0_V, i64 0, i64 30"   --->   Operation 483 'getelementptr' 'temp_output2_0_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 484 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_30 = load i6 %temp_output2_0_V_addr_31"   --->   Operation 484 'load' 'temp_output2_0_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 485 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_32 = getelementptr i32 %temp_output2_0_V, i64 0, i64 31"   --->   Operation 485 'getelementptr' 'temp_output2_0_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 486 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_31 = load i6 %temp_output2_0_V_addr_32"   --->   Operation 486 'load' 'temp_output2_0_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 25> <Delay = 1.35>
ST_41 : Operation 487 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_30 = load i6 %temp_output2_0_V_addr_31"   --->   Operation 487 'load' 'temp_output2_0_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 488 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_31 = load i6 %temp_output2_0_V_addr_32"   --->   Operation 488 'load' 'temp_output2_0_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 489 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_33 = getelementptr i32 %temp_output2_0_V, i64 0, i64 32"   --->   Operation 489 'getelementptr' 'temp_output2_0_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 490 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_32 = load i6 %temp_output2_0_V_addr_33"   --->   Operation 490 'load' 'temp_output2_0_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 491 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_34 = getelementptr i32 %temp_output2_0_V, i64 0, i64 33"   --->   Operation 491 'getelementptr' 'temp_output2_0_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 492 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_33 = load i6 %temp_output2_0_V_addr_34"   --->   Operation 492 'load' 'temp_output2_0_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 26> <Delay = 1.35>
ST_42 : Operation 493 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_32 = load i6 %temp_output2_0_V_addr_33"   --->   Operation 493 'load' 'temp_output2_0_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 494 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_33 = load i6 %temp_output2_0_V_addr_34"   --->   Operation 494 'load' 'temp_output2_0_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 495 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_35 = getelementptr i32 %temp_output2_0_V, i64 0, i64 34"   --->   Operation 495 'getelementptr' 'temp_output2_0_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 496 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_34 = load i6 %temp_output2_0_V_addr_35"   --->   Operation 496 'load' 'temp_output2_0_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 497 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_36 = getelementptr i32 %temp_output2_0_V, i64 0, i64 35"   --->   Operation 497 'getelementptr' 'temp_output2_0_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 498 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_35 = load i6 %temp_output2_0_V_addr_36"   --->   Operation 498 'load' 'temp_output2_0_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 27> <Delay = 1.35>
ST_43 : Operation 499 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_34 = load i6 %temp_output2_0_V_addr_35"   --->   Operation 499 'load' 'temp_output2_0_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 500 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_35 = load i6 %temp_output2_0_V_addr_36"   --->   Operation 500 'load' 'temp_output2_0_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 501 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_37 = getelementptr i32 %temp_output2_0_V, i64 0, i64 36"   --->   Operation 501 'getelementptr' 'temp_output2_0_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 502 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_36 = load i6 %temp_output2_0_V_addr_37"   --->   Operation 502 'load' 'temp_output2_0_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 503 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_38 = getelementptr i32 %temp_output2_0_V, i64 0, i64 37"   --->   Operation 503 'getelementptr' 'temp_output2_0_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 504 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_37 = load i6 %temp_output2_0_V_addr_38"   --->   Operation 504 'load' 'temp_output2_0_V_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 28> <Delay = 1.35>
ST_44 : Operation 505 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_36 = load i6 %temp_output2_0_V_addr_37"   --->   Operation 505 'load' 'temp_output2_0_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 506 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_37 = load i6 %temp_output2_0_V_addr_38"   --->   Operation 506 'load' 'temp_output2_0_V_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 507 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_39 = getelementptr i32 %temp_output2_0_V, i64 0, i64 38"   --->   Operation 507 'getelementptr' 'temp_output2_0_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 508 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_38 = load i6 %temp_output2_0_V_addr_39"   --->   Operation 508 'load' 'temp_output2_0_V_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 509 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_40 = getelementptr i32 %temp_output2_0_V, i64 0, i64 39"   --->   Operation 509 'getelementptr' 'temp_output2_0_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 510 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_39 = load i6 %temp_output2_0_V_addr_40"   --->   Operation 510 'load' 'temp_output2_0_V_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 29> <Delay = 1.35>
ST_45 : Operation 511 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_38 = load i6 %temp_output2_0_V_addr_39"   --->   Operation 511 'load' 'temp_output2_0_V_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 512 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_39 = load i6 %temp_output2_0_V_addr_40"   --->   Operation 512 'load' 'temp_output2_0_V_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 513 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_41 = getelementptr i32 %temp_output2_0_V, i64 0, i64 40"   --->   Operation 513 'getelementptr' 'temp_output2_0_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 514 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_40 = load i6 %temp_output2_0_V_addr_41"   --->   Operation 514 'load' 'temp_output2_0_V_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 515 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_42 = getelementptr i32 %temp_output2_0_V, i64 0, i64 41"   --->   Operation 515 'getelementptr' 'temp_output2_0_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 516 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_41 = load i6 %temp_output2_0_V_addr_42"   --->   Operation 516 'load' 'temp_output2_0_V_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 30> <Delay = 1.35>
ST_46 : Operation 517 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_40 = load i6 %temp_output2_0_V_addr_41"   --->   Operation 517 'load' 'temp_output2_0_V_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 518 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_41 = load i6 %temp_output2_0_V_addr_42"   --->   Operation 518 'load' 'temp_output2_0_V_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 519 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_43 = getelementptr i32 %temp_output2_0_V, i64 0, i64 42"   --->   Operation 519 'getelementptr' 'temp_output2_0_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 520 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_42 = load i6 %temp_output2_0_V_addr_43"   --->   Operation 520 'load' 'temp_output2_0_V_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 521 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_44 = getelementptr i32 %temp_output2_0_V, i64 0, i64 43"   --->   Operation 521 'getelementptr' 'temp_output2_0_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 522 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_43 = load i6 %temp_output2_0_V_addr_44"   --->   Operation 522 'load' 'temp_output2_0_V_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 31> <Delay = 1.35>
ST_47 : Operation 523 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_42 = load i6 %temp_output2_0_V_addr_43"   --->   Operation 523 'load' 'temp_output2_0_V_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 524 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_43 = load i6 %temp_output2_0_V_addr_44"   --->   Operation 524 'load' 'temp_output2_0_V_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 525 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_45 = getelementptr i32 %temp_output2_0_V, i64 0, i64 44"   --->   Operation 525 'getelementptr' 'temp_output2_0_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 526 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_44 = load i6 %temp_output2_0_V_addr_45"   --->   Operation 526 'load' 'temp_output2_0_V_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 527 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_46 = getelementptr i32 %temp_output2_0_V, i64 0, i64 45"   --->   Operation 527 'getelementptr' 'temp_output2_0_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 528 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_45 = load i6 %temp_output2_0_V_addr_46"   --->   Operation 528 'load' 'temp_output2_0_V_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 32> <Delay = 1.35>
ST_48 : Operation 529 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_44 = load i6 %temp_output2_0_V_addr_45"   --->   Operation 529 'load' 'temp_output2_0_V_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 530 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_45 = load i6 %temp_output2_0_V_addr_46"   --->   Operation 530 'load' 'temp_output2_0_V_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 531 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_47 = getelementptr i32 %temp_output2_0_V, i64 0, i64 46"   --->   Operation 531 'getelementptr' 'temp_output2_0_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 532 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_46 = load i6 %temp_output2_0_V_addr_47"   --->   Operation 532 'load' 'temp_output2_0_V_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 533 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_48 = getelementptr i32 %temp_output2_0_V, i64 0, i64 47"   --->   Operation 533 'getelementptr' 'temp_output2_0_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 534 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_47 = load i6 %temp_output2_0_V_addr_48"   --->   Operation 534 'load' 'temp_output2_0_V_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 33> <Delay = 1.35>
ST_49 : Operation 535 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_46 = load i6 %temp_output2_0_V_addr_47"   --->   Operation 535 'load' 'temp_output2_0_V_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 536 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_47 = load i6 %temp_output2_0_V_addr_48"   --->   Operation 536 'load' 'temp_output2_0_V_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 537 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_49 = getelementptr i32 %temp_output2_0_V, i64 0, i64 48"   --->   Operation 537 'getelementptr' 'temp_output2_0_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 538 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_48 = load i6 %temp_output2_0_V_addr_49"   --->   Operation 538 'load' 'temp_output2_0_V_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 539 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_50 = getelementptr i32 %temp_output2_0_V, i64 0, i64 49"   --->   Operation 539 'getelementptr' 'temp_output2_0_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 540 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_49 = load i6 %temp_output2_0_V_addr_50"   --->   Operation 540 'load' 'temp_output2_0_V_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 34> <Delay = 1.35>
ST_50 : Operation 541 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_48 = load i6 %temp_output2_0_V_addr_49"   --->   Operation 541 'load' 'temp_output2_0_V_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 542 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_49 = load i6 %temp_output2_0_V_addr_50"   --->   Operation 542 'load' 'temp_output2_0_V_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 543 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_51 = getelementptr i32 %temp_output2_0_V, i64 0, i64 50"   --->   Operation 543 'getelementptr' 'temp_output2_0_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 544 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_50 = load i6 %temp_output2_0_V_addr_51"   --->   Operation 544 'load' 'temp_output2_0_V_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 545 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_52 = getelementptr i32 %temp_output2_0_V, i64 0, i64 51"   --->   Operation 545 'getelementptr' 'temp_output2_0_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 546 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_51 = load i6 %temp_output2_0_V_addr_52"   --->   Operation 546 'load' 'temp_output2_0_V_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 35> <Delay = 1.35>
ST_51 : Operation 547 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_50 = load i6 %temp_output2_0_V_addr_51"   --->   Operation 547 'load' 'temp_output2_0_V_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 548 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_51 = load i6 %temp_output2_0_V_addr_52"   --->   Operation 548 'load' 'temp_output2_0_V_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 549 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_53 = getelementptr i32 %temp_output2_0_V, i64 0, i64 52"   --->   Operation 549 'getelementptr' 'temp_output2_0_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 550 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_52 = load i6 %temp_output2_0_V_addr_53"   --->   Operation 550 'load' 'temp_output2_0_V_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 551 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_54 = getelementptr i32 %temp_output2_0_V, i64 0, i64 53"   --->   Operation 551 'getelementptr' 'temp_output2_0_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 552 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_53 = load i6 %temp_output2_0_V_addr_54"   --->   Operation 552 'load' 'temp_output2_0_V_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 36> <Delay = 1.35>
ST_52 : Operation 553 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_52 = load i6 %temp_output2_0_V_addr_53"   --->   Operation 553 'load' 'temp_output2_0_V_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 554 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_53 = load i6 %temp_output2_0_V_addr_54"   --->   Operation 554 'load' 'temp_output2_0_V_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 555 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_55 = getelementptr i32 %temp_output2_0_V, i64 0, i64 54"   --->   Operation 555 'getelementptr' 'temp_output2_0_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 556 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_54 = load i6 %temp_output2_0_V_addr_55"   --->   Operation 556 'load' 'temp_output2_0_V_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 557 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_56 = getelementptr i32 %temp_output2_0_V, i64 0, i64 55"   --->   Operation 557 'getelementptr' 'temp_output2_0_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 558 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_55 = load i6 %temp_output2_0_V_addr_56"   --->   Operation 558 'load' 'temp_output2_0_V_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 37> <Delay = 1.35>
ST_53 : Operation 559 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_54 = load i6 %temp_output2_0_V_addr_55"   --->   Operation 559 'load' 'temp_output2_0_V_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 560 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_55 = load i6 %temp_output2_0_V_addr_56"   --->   Operation 560 'load' 'temp_output2_0_V_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 561 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_57 = getelementptr i32 %temp_output2_0_V, i64 0, i64 56"   --->   Operation 561 'getelementptr' 'temp_output2_0_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 562 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_56 = load i6 %temp_output2_0_V_addr_57"   --->   Operation 562 'load' 'temp_output2_0_V_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 563 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_58 = getelementptr i32 %temp_output2_0_V, i64 0, i64 57"   --->   Operation 563 'getelementptr' 'temp_output2_0_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 564 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_57 = load i6 %temp_output2_0_V_addr_58"   --->   Operation 564 'load' 'temp_output2_0_V_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 38> <Delay = 1.35>
ST_54 : Operation 565 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_56 = load i6 %temp_output2_0_V_addr_57"   --->   Operation 565 'load' 'temp_output2_0_V_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 566 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_57 = load i6 %temp_output2_0_V_addr_58"   --->   Operation 566 'load' 'temp_output2_0_V_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 567 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_59 = getelementptr i32 %temp_output2_0_V, i64 0, i64 58"   --->   Operation 567 'getelementptr' 'temp_output2_0_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 568 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_58 = load i6 %temp_output2_0_V_addr_59"   --->   Operation 568 'load' 'temp_output2_0_V_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 569 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_60 = getelementptr i32 %temp_output2_0_V, i64 0, i64 59"   --->   Operation 569 'getelementptr' 'temp_output2_0_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 570 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_59 = load i6 %temp_output2_0_V_addr_60"   --->   Operation 570 'load' 'temp_output2_0_V_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 39> <Delay = 1.35>
ST_55 : Operation 571 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_58 = load i6 %temp_output2_0_V_addr_59"   --->   Operation 571 'load' 'temp_output2_0_V_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 572 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_59 = load i6 %temp_output2_0_V_addr_60"   --->   Operation 572 'load' 'temp_output2_0_V_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 573 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_61 = getelementptr i32 %temp_output2_0_V, i64 0, i64 60"   --->   Operation 573 'getelementptr' 'temp_output2_0_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 574 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_60 = load i6 %temp_output2_0_V_addr_61"   --->   Operation 574 'load' 'temp_output2_0_V_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 575 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_62 = getelementptr i32 %temp_output2_0_V, i64 0, i64 61"   --->   Operation 575 'getelementptr' 'temp_output2_0_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 576 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_61 = load i6 %temp_output2_0_V_addr_62"   --->   Operation 576 'load' 'temp_output2_0_V_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 40> <Delay = 1.35>
ST_56 : Operation 577 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_60 = load i6 %temp_output2_0_V_addr_61"   --->   Operation 577 'load' 'temp_output2_0_V_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 578 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_61 = load i6 %temp_output2_0_V_addr_62"   --->   Operation 578 'load' 'temp_output2_0_V_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 579 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_63 = getelementptr i32 %temp_output2_0_V, i64 0, i64 62"   --->   Operation 579 'getelementptr' 'temp_output2_0_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 580 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_62 = load i6 %temp_output2_0_V_addr_63"   --->   Operation 580 'load' 'temp_output2_0_V_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 581 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_64 = getelementptr i32 %temp_output2_0_V, i64 0, i64 63"   --->   Operation 581 'getelementptr' 'temp_output2_0_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 582 [2/2] (1.35ns)   --->   "%temp_output2_0_V_load_63 = load i6 %temp_output2_0_V_addr_64"   --->   Operation 582 'load' 'temp_output2_0_V_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 41> <Delay = 1.35>
ST_57 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %temp_output2_0_V_load"   --->   Operation 583 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %temp_output2_0_V_load_1"   --->   Operation 584 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %temp_output2_0_V_load_2"   --->   Operation 585 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %temp_output2_0_V_load_3"   --->   Operation 586 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %temp_output2_0_V_load_4"   --->   Operation 587 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i32 %temp_output2_0_V_load_5"   --->   Operation 588 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i32 %temp_output2_0_V_load_6"   --->   Operation 589 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i32 %temp_output2_0_V_load_7"   --->   Operation 590 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i32 %temp_output2_0_V_load_8"   --->   Operation 591 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i32 %temp_output2_0_V_load_9"   --->   Operation 592 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i32 %temp_output2_0_V_load_10"   --->   Operation 593 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i32 %temp_output2_0_V_load_11"   --->   Operation 594 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i32 %temp_output2_0_V_load_12"   --->   Operation 595 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i32 %temp_output2_0_V_load_13"   --->   Operation 596 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i32 %temp_output2_0_V_load_14"   --->   Operation 597 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i32 %temp_output2_0_V_load_15"   --->   Operation 598 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i32 %temp_output2_0_V_load_16"   --->   Operation 599 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i32 %temp_output2_0_V_load_17"   --->   Operation 600 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i32 %temp_output2_0_V_load_18"   --->   Operation 601 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i32 %temp_output2_0_V_load_19"   --->   Operation 602 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i32 %temp_output2_0_V_load_20"   --->   Operation 603 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i32 %temp_output2_0_V_load_21"   --->   Operation 604 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i32 %temp_output2_0_V_load_22"   --->   Operation 605 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i32 %temp_output2_0_V_load_23"   --->   Operation 606 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i32 %temp_output2_0_V_load_24"   --->   Operation 607 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i32 %temp_output2_0_V_load_25"   --->   Operation 608 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i32 %temp_output2_0_V_load_26"   --->   Operation 609 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i32 %temp_output2_0_V_load_27"   --->   Operation 610 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i32 %temp_output2_0_V_load_28"   --->   Operation 611 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i32 %temp_output2_0_V_load_29"   --->   Operation 612 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i32 %temp_output2_0_V_load_30"   --->   Operation 613 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i32 %temp_output2_0_V_load_31"   --->   Operation 614 'sext' 'sext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i32 %temp_output2_0_V_load_32"   --->   Operation 615 'sext' 'sext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i32 %temp_output2_0_V_load_33"   --->   Operation 616 'sext' 'sext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i32 %temp_output2_0_V_load_34"   --->   Operation 617 'sext' 'sext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i32 %temp_output2_0_V_load_35"   --->   Operation 618 'sext' 'sext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i32 %temp_output2_0_V_load_36"   --->   Operation 619 'sext' 'sext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i32 %temp_output2_0_V_load_37"   --->   Operation 620 'sext' 'sext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i32 %temp_output2_0_V_load_38"   --->   Operation 621 'sext' 'sext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i32 %temp_output2_0_V_load_39"   --->   Operation 622 'sext' 'sext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1116_40 = sext i32 %temp_output2_0_V_load_40"   --->   Operation 623 'sext' 'sext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1116_41 = sext i32 %temp_output2_0_V_load_41"   --->   Operation 624 'sext' 'sext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1116_42 = sext i32 %temp_output2_0_V_load_42"   --->   Operation 625 'sext' 'sext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1116_43 = sext i32 %temp_output2_0_V_load_43"   --->   Operation 626 'sext' 'sext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln1116_44 = sext i32 %temp_output2_0_V_load_44"   --->   Operation 627 'sext' 'sext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1116_45 = sext i32 %temp_output2_0_V_load_45"   --->   Operation 628 'sext' 'sext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1116_46 = sext i32 %temp_output2_0_V_load_46"   --->   Operation 629 'sext' 'sext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1116_47 = sext i32 %temp_output2_0_V_load_47"   --->   Operation 630 'sext' 'sext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1116_48 = sext i32 %temp_output2_0_V_load_48"   --->   Operation 631 'sext' 'sext_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln1116_49 = sext i32 %temp_output2_0_V_load_49"   --->   Operation 632 'sext' 'sext_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1116_50 = sext i32 %temp_output2_0_V_load_50"   --->   Operation 633 'sext' 'sext_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1116_51 = sext i32 %temp_output2_0_V_load_51"   --->   Operation 634 'sext' 'sext_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1116_52 = sext i32 %temp_output2_0_V_load_52"   --->   Operation 635 'sext' 'sext_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln1116_53 = sext i32 %temp_output2_0_V_load_53"   --->   Operation 636 'sext' 'sext_ln1116_53' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1116_54 = sext i32 %temp_output2_0_V_load_54"   --->   Operation 637 'sext' 'sext_ln1116_54' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln1116_55 = sext i32 %temp_output2_0_V_load_55"   --->   Operation 638 'sext' 'sext_ln1116_55' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1116_56 = sext i32 %temp_output2_0_V_load_56"   --->   Operation 639 'sext' 'sext_ln1116_56' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1116_57 = sext i32 %temp_output2_0_V_load_57"   --->   Operation 640 'sext' 'sext_ln1116_57' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1116_58 = sext i32 %temp_output2_0_V_load_58"   --->   Operation 641 'sext' 'sext_ln1116_58' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln1116_59 = sext i32 %temp_output2_0_V_load_59"   --->   Operation 642 'sext' 'sext_ln1116_59' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1116_60 = sext i32 %temp_output2_0_V_load_60"   --->   Operation 643 'sext' 'sext_ln1116_60' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1116_61 = sext i32 %temp_output2_0_V_load_61"   --->   Operation 644 'sext' 'sext_ln1116_61' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 645 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_62 = load i6 %temp_output2_0_V_addr_63"   --->   Operation 645 'load' 'temp_output2_0_V_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln1116_62 = sext i32 %temp_output2_0_V_load_62"   --->   Operation 646 'sext' 'sext_ln1116_62' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 647 [1/2] (1.35ns)   --->   "%temp_output2_0_V_load_63 = load i6 %temp_output2_0_V_addr_64"   --->   Operation 647 'load' 'temp_output2_0_V_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 648 [1/1] (0.00ns)   --->   "%temp_output2_0_V_load_63_cast = sext i32 %temp_output2_0_V_load_63"   --->   Operation 648 'sext' 'temp_output2_0_V_load_63_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 649 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 649 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 58 <SV = 42> <Delay = 0.79>
ST_58 : Operation 650 [1/1] (0.00ns)   --->   "%j_2 = phi i3 %add_ln59, void %.split, i3 0, void %_Z13hw_act_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [src/hls/matmul.cpp:59]   --->   Operation 650 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 651 [1/1] (0.74ns)   --->   "%add_ln59 = add i3 %j_2, i3 1" [src/hls/matmul.cpp:59]   --->   Operation 651 'add' 'add_ln59' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 652 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 652 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 653 [1/1] (0.69ns)   --->   "%icmp_ln59 = icmp_eq  i3 %j_2, i3 5" [src/hls/matmul.cpp:59]   --->   Operation 653 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 654 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 654 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader" [src/hls/matmul.cpp:59]   --->   Operation 655 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 656 [1/1] (0.00ns)   --->   "%j_2_cast = zext i3 %j_2" [src/hls/matmul.cpp:59]   --->   Operation 656 'zext' 'j_2_cast' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 657 [1/1] (0.00ns)   --->   "%layer3_weights_V_0_addr = getelementptr i8 %layer3_weights_V_0, i64 0, i64 %j_2_cast"   --->   Operation 657 'getelementptr' 'layer3_weights_V_0_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 658 [2/2] (0.79ns)   --->   "%layer3_weights_V_0_load = load i3 %layer3_weights_V_0_addr"   --->   Operation 658 'load' 'layer3_weights_V_0_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_58 : Operation 659 [1/1] (0.00ns)   --->   "%layer3_weights_V_1_addr = getelementptr i8 %layer3_weights_V_1, i64 0, i64 %j_2_cast"   --->   Operation 659 'getelementptr' 'layer3_weights_V_1_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 660 [2/2] (0.79ns)   --->   "%layer3_weights_V_1_load = load i3 %layer3_weights_V_1_addr"   --->   Operation 660 'load' 'layer3_weights_V_1_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_58 : Operation 661 [1/1] (0.00ns)   --->   "%layer3_weights_V_2_addr = getelementptr i8 %layer3_weights_V_2, i64 0, i64 %j_2_cast"   --->   Operation 661 'getelementptr' 'layer3_weights_V_2_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 662 [2/2] (0.79ns)   --->   "%layer3_weights_V_2_load = load i3 %layer3_weights_V_2_addr"   --->   Operation 662 'load' 'layer3_weights_V_2_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_58 : Operation 663 [1/1] (0.00ns)   --->   "%layer3_weights_V_3_addr = getelementptr i8 %layer3_weights_V_3, i64 0, i64 %j_2_cast"   --->   Operation 663 'getelementptr' 'layer3_weights_V_3_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 664 [2/2] (0.79ns)   --->   "%layer3_weights_V_3_load = load i3 %layer3_weights_V_3_addr"   --->   Operation 664 'load' 'layer3_weights_V_3_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_58 : Operation 665 [1/1] (0.00ns)   --->   "%layer3_weights_V_4_addr = getelementptr i8 %layer3_weights_V_4, i64 0, i64 %j_2_cast"   --->   Operation 665 'getelementptr' 'layer3_weights_V_4_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 666 [2/2] (0.79ns)   --->   "%layer3_weights_V_4_load = load i3 %layer3_weights_V_4_addr"   --->   Operation 666 'load' 'layer3_weights_V_4_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_58 : Operation 667 [1/1] (0.00ns)   --->   "%layer3_weights_V_5_addr = getelementptr i8 %layer3_weights_V_5, i64 0, i64 %j_2_cast"   --->   Operation 667 'getelementptr' 'layer3_weights_V_5_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 668 [2/2] (0.79ns)   --->   "%layer3_weights_V_5_load = load i3 %layer3_weights_V_5_addr"   --->   Operation 668 'load' 'layer3_weights_V_5_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 59 <SV = 43> <Delay = 7.13>
ST_59 : Operation 669 [1/2] (0.79ns)   --->   "%layer3_weights_V_0_load = load i3 %layer3_weights_V_0_addr"   --->   Operation 669 'load' 'layer3_weights_V_0_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_59 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %layer3_weights_V_0_load"   --->   Operation 670 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 671 [1/1] (3.88ns)   --->   "%mul_ln1118 = mul i40 %sext_ln1118_3, i40 %sext_ln1116"   --->   Operation 671 'mul' 'mul_ln1118' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 672 [1/2] (0.79ns)   --->   "%layer3_weights_V_1_load = load i3 %layer3_weights_V_1_addr"   --->   Operation 672 'load' 'layer3_weights_V_1_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_59 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %layer3_weights_V_1_load"   --->   Operation 673 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 674 [1/1] (3.88ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118_4, i40 %sext_ln1116_1"   --->   Operation 674 'mul' 'mul_ln703' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1118, i32 8, i32 39"   --->   Operation 675 'partselect' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 676 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_s, i8 0"   --->   Operation 676 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 677 [1/1] (1.23ns)   --->   "%add_ln1192 = add i40 %shl_ln, i40 %mul_ln703"   --->   Operation 677 'add' 'add_ln1192' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 678 [1/2] (0.79ns)   --->   "%layer3_weights_V_2_load = load i3 %layer3_weights_V_2_addr"   --->   Operation 678 'load' 'layer3_weights_V_2_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_59 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i8 %layer3_weights_V_2_load"   --->   Operation 679 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 680 [1/1] (3.88ns)   --->   "%mul_ln703_1 = mul i40 %sext_ln1118_5, i40 %sext_ln1116_2"   --->   Operation 680 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192, i32 8, i32 39"   --->   Operation 681 'partselect' 'tmp_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 682 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_4, i8 0"   --->   Operation 682 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 683 [1/1] (1.23ns)   --->   "%add_ln1192_1 = add i40 %shl_ln728_1, i40 %mul_ln703_1"   --->   Operation 683 'add' 'add_ln1192_1' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 684 [1/2] (0.79ns)   --->   "%layer3_weights_V_3_load = load i3 %layer3_weights_V_3_addr"   --->   Operation 684 'load' 'layer3_weights_V_3_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_59 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i8 %layer3_weights_V_3_load"   --->   Operation 685 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 686 [1/1] (3.88ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_6, i40 %sext_ln1116_3"   --->   Operation 686 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_1, i32 8, i32 39"   --->   Operation 687 'partselect' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 688 [1/2] (0.79ns)   --->   "%layer3_weights_V_4_load = load i3 %layer3_weights_V_4_addr"   --->   Operation 688 'load' 'layer3_weights_V_4_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_59 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %layer3_weights_V_4_load"   --->   Operation 689 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 690 [1/1] (3.88ns)   --->   "%mul_ln703_3 = mul i40 %sext_ln1118_7, i40 %sext_ln1116_4"   --->   Operation 690 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 691 [1/2] (0.79ns)   --->   "%layer3_weights_V_5_load = load i3 %layer3_weights_V_5_addr"   --->   Operation 691 'load' 'layer3_weights_V_5_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_59 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %layer3_weights_V_5_load"   --->   Operation 692 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 693 [1/1] (3.88ns)   --->   "%mul_ln703_4 = mul i40 %sext_ln1118_8, i40 %sext_ln1116_5"   --->   Operation 693 'mul' 'mul_ln703_4' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%layer3_weights_V_6_addr = getelementptr i7 %layer3_weights_V_6, i64 0, i64 %j_2_cast"   --->   Operation 694 'getelementptr' 'layer3_weights_V_6_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 695 [2/2] (0.79ns)   --->   "%layer3_weights_V_6_load = load i3 %layer3_weights_V_6_addr"   --->   Operation 695 'load' 'layer3_weights_V_6_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_59 : Operation 696 [1/1] (0.00ns)   --->   "%layer3_weights_V_7_addr = getelementptr i8 %layer3_weights_V_7, i64 0, i64 %j_2_cast"   --->   Operation 696 'getelementptr' 'layer3_weights_V_7_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 697 [2/2] (0.79ns)   --->   "%layer3_weights_V_7_load = load i3 %layer3_weights_V_7_addr"   --->   Operation 697 'load' 'layer3_weights_V_7_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_59 : Operation 698 [1/1] (0.00ns)   --->   "%layer3_weights_V_8_addr = getelementptr i8 %layer3_weights_V_8, i64 0, i64 %j_2_cast"   --->   Operation 698 'getelementptr' 'layer3_weights_V_8_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 699 [2/2] (0.79ns)   --->   "%layer3_weights_V_8_load = load i3 %layer3_weights_V_8_addr"   --->   Operation 699 'load' 'layer3_weights_V_8_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_59 : Operation 700 [1/1] (0.00ns)   --->   "%layer3_weights_V_9_addr = getelementptr i7 %layer3_weights_V_9, i64 0, i64 %j_2_cast"   --->   Operation 700 'getelementptr' 'layer3_weights_V_9_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 701 [2/2] (0.79ns)   --->   "%layer3_weights_V_9_load = load i3 %layer3_weights_V_9_addr"   --->   Operation 701 'load' 'layer3_weights_V_9_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_59 : Operation 702 [1/1] (0.00ns)   --->   "%layer3_weights_V_10_addr = getelementptr i8 %layer3_weights_V_10, i64 0, i64 %j_2_cast"   --->   Operation 702 'getelementptr' 'layer3_weights_V_10_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_59 : Operation 703 [2/2] (0.79ns)   --->   "%layer3_weights_V_10_load = load i3 %layer3_weights_V_10_addr"   --->   Operation 703 'load' 'layer3_weights_V_10_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 60 <SV = 44> <Delay = 7.13>
ST_60 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_11, i8 0"   --->   Operation 704 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 705 [1/1] (1.23ns)   --->   "%add_ln1192_2 = add i40 %shl_ln728_2, i40 %mul_ln703_2"   --->   Operation 705 'add' 'add_ln1192_2' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_2, i32 8, i32 39"   --->   Operation 706 'partselect' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_12, i8 0"   --->   Operation 707 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 708 [1/1] (1.23ns)   --->   "%add_ln1192_3 = add i40 %shl_ln728_3, i40 %mul_ln703_3"   --->   Operation 708 'add' 'add_ln1192_3' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_3, i32 8, i32 39"   --->   Operation 709 'partselect' 'tmp_13' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_13, i8 0"   --->   Operation 710 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 711 [1/1] (1.23ns)   --->   "%add_ln1192_4 = add i40 %shl_ln728_4, i40 %mul_ln703_4"   --->   Operation 711 'add' 'add_ln1192_4' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 712 [1/2] (0.79ns)   --->   "%layer3_weights_V_6_load = load i3 %layer3_weights_V_6_addr"   --->   Operation 712 'load' 'layer3_weights_V_6_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_60 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i7 %layer3_weights_V_6_load"   --->   Operation 713 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 714 [1/1] (3.88ns)   --->   "%mul_ln1118_3 = mul i39 %sext_ln1118_9, i39 %sext_ln1116_6"   --->   Operation 714 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_4, i32 8, i32 39"   --->   Operation 715 'partselect' 'tmp_14' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_14, i8 0"   --->   Operation 716 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i39 %mul_ln1118_3"   --->   Operation 717 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 718 [1/1] (1.23ns)   --->   "%add_ln1192_5 = add i40 %shl_ln728_5, i40 %sext_ln703_2"   --->   Operation 718 'add' 'add_ln1192_5' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 719 [1/2] (0.79ns)   --->   "%layer3_weights_V_7_load = load i3 %layer3_weights_V_7_addr"   --->   Operation 719 'load' 'layer3_weights_V_7_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_60 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i8 %layer3_weights_V_7_load"   --->   Operation 720 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 721 [1/1] (3.88ns)   --->   "%mul_ln703_5 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_7"   --->   Operation 721 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_5, i32 8, i32 39"   --->   Operation 722 'partselect' 'tmp_15' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_15, i8 0"   --->   Operation 723 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 724 [1/1] (1.23ns)   --->   "%add_ln1192_6 = add i40 %shl_ln728_6, i40 %mul_ln703_5"   --->   Operation 724 'add' 'add_ln1192_6' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 725 [1/2] (0.79ns)   --->   "%layer3_weights_V_8_load = load i3 %layer3_weights_V_8_addr"   --->   Operation 725 'load' 'layer3_weights_V_8_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_60 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i8 %layer3_weights_V_8_load"   --->   Operation 726 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 727 [1/1] (3.88ns)   --->   "%mul_ln703_6 = mul i40 %sext_ln1118_11, i40 %sext_ln1116_8"   --->   Operation 727 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_6, i32 8, i32 39"   --->   Operation 728 'partselect' 'tmp_16' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 729 [1/2] (0.79ns)   --->   "%layer3_weights_V_9_load = load i3 %layer3_weights_V_9_addr"   --->   Operation 729 'load' 'layer3_weights_V_9_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_60 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i7 %layer3_weights_V_9_load"   --->   Operation 730 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 731 [1/1] (3.88ns)   --->   "%mul_ln1118_4 = mul i39 %sext_ln1118_12, i39 %sext_ln1116_9"   --->   Operation 731 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 732 [1/2] (0.79ns)   --->   "%layer3_weights_V_10_load = load i3 %layer3_weights_V_10_addr"   --->   Operation 732 'load' 'layer3_weights_V_10_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_60 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i8 %layer3_weights_V_10_load"   --->   Operation 733 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 734 [1/1] (3.88ns)   --->   "%mul_ln703_7 = mul i40 %sext_ln1118_13, i40 %sext_ln1116_10"   --->   Operation 734 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 735 [1/1] (0.00ns)   --->   "%layer3_weights_V_11_addr = getelementptr i7 %layer3_weights_V_11, i64 0, i64 %j_2_cast"   --->   Operation 735 'getelementptr' 'layer3_weights_V_11_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 736 [2/2] (0.79ns)   --->   "%layer3_weights_V_11_load = load i3 %layer3_weights_V_11_addr"   --->   Operation 736 'load' 'layer3_weights_V_11_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_60 : Operation 737 [1/1] (0.00ns)   --->   "%layer3_weights_V_12_addr = getelementptr i7 %layer3_weights_V_12, i64 0, i64 %j_2_cast"   --->   Operation 737 'getelementptr' 'layer3_weights_V_12_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 738 [2/2] (0.79ns)   --->   "%layer3_weights_V_12_load = load i3 %layer3_weights_V_12_addr"   --->   Operation 738 'load' 'layer3_weights_V_12_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_60 : Operation 739 [1/1] (0.00ns)   --->   "%layer3_weights_V_13_addr = getelementptr i8 %layer3_weights_V_13, i64 0, i64 %j_2_cast"   --->   Operation 739 'getelementptr' 'layer3_weights_V_13_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 740 [2/2] (0.79ns)   --->   "%layer3_weights_V_13_load = load i3 %layer3_weights_V_13_addr"   --->   Operation 740 'load' 'layer3_weights_V_13_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_60 : Operation 741 [1/1] (0.00ns)   --->   "%layer3_weights_V_14_addr = getelementptr i8 %layer3_weights_V_14, i64 0, i64 %j_2_cast"   --->   Operation 741 'getelementptr' 'layer3_weights_V_14_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 742 [2/2] (0.79ns)   --->   "%layer3_weights_V_14_load = load i3 %layer3_weights_V_14_addr"   --->   Operation 742 'load' 'layer3_weights_V_14_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_60 : Operation 743 [1/1] (0.00ns)   --->   "%layer3_weights_V_15_addr = getelementptr i8 %layer3_weights_V_15, i64 0, i64 %j_2_cast"   --->   Operation 743 'getelementptr' 'layer3_weights_V_15_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_60 : Operation 744 [2/2] (0.79ns)   --->   "%layer3_weights_V_15_load = load i3 %layer3_weights_V_15_addr"   --->   Operation 744 'load' 'layer3_weights_V_15_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 61 <SV = 45> <Delay = 7.13>
ST_61 : Operation 745 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_16, i8 0"   --->   Operation 745 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 746 [1/1] (1.23ns)   --->   "%add_ln1192_7 = add i40 %shl_ln728_7, i40 %mul_ln703_6"   --->   Operation 746 'add' 'add_ln1192_7' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_7, i32 8, i32 39"   --->   Operation 747 'partselect' 'tmp_17' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_17, i8 0"   --->   Operation 748 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i39 %mul_ln1118_4"   --->   Operation 749 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 750 [1/1] (1.23ns)   --->   "%add_ln1192_8 = add i40 %shl_ln728_8, i40 %sext_ln703_3"   --->   Operation 750 'add' 'add_ln1192_8' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_8, i32 8, i32 39"   --->   Operation 751 'partselect' 'tmp_18' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_18, i8 0"   --->   Operation 752 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 753 [1/1] (1.23ns)   --->   "%add_ln1192_9 = add i40 %shl_ln728_9, i40 %mul_ln703_7"   --->   Operation 753 'add' 'add_ln1192_9' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 754 [1/2] (0.79ns)   --->   "%layer3_weights_V_11_load = load i3 %layer3_weights_V_11_addr"   --->   Operation 754 'load' 'layer3_weights_V_11_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_61 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i7 %layer3_weights_V_11_load"   --->   Operation 755 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 756 [1/1] (3.88ns)   --->   "%mul_ln1118_5 = mul i39 %sext_ln1118_14, i39 %sext_ln1116_11"   --->   Operation 756 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_9, i32 8, i32 39"   --->   Operation 757 'partselect' 'tmp_19' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 758 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_19, i8 0"   --->   Operation 758 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i39 %mul_ln1118_5"   --->   Operation 759 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 760 [1/1] (1.23ns)   --->   "%add_ln1192_10 = add i40 %shl_ln728_s, i40 %sext_ln703_4"   --->   Operation 760 'add' 'add_ln1192_10' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 761 [1/2] (0.79ns)   --->   "%layer3_weights_V_12_load = load i3 %layer3_weights_V_12_addr"   --->   Operation 761 'load' 'layer3_weights_V_12_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_61 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i7 %layer3_weights_V_12_load"   --->   Operation 762 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 763 [1/1] (3.88ns)   --->   "%mul_ln1118_6 = mul i39 %sext_ln1118_15, i39 %sext_ln1116_12"   --->   Operation 763 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_10, i32 8, i32 39"   --->   Operation 764 'partselect' 'tmp_20' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_20, i8 0"   --->   Operation 765 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i39 %mul_ln1118_6"   --->   Operation 766 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 767 [1/1] (1.23ns)   --->   "%add_ln1192_11 = add i40 %shl_ln728_10, i40 %sext_ln703_5"   --->   Operation 767 'add' 'add_ln1192_11' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 768 [1/2] (0.79ns)   --->   "%layer3_weights_V_13_load = load i3 %layer3_weights_V_13_addr"   --->   Operation 768 'load' 'layer3_weights_V_13_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_61 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i8 %layer3_weights_V_13_load"   --->   Operation 769 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 770 [1/1] (3.88ns)   --->   "%mul_ln703_8 = mul i40 %sext_ln1118_16, i40 %sext_ln1116_13"   --->   Operation 770 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_11, i32 8, i32 39"   --->   Operation 771 'partselect' 'tmp_21' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 772 [1/2] (0.79ns)   --->   "%layer3_weights_V_14_load = load i3 %layer3_weights_V_14_addr"   --->   Operation 772 'load' 'layer3_weights_V_14_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_61 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i8 %layer3_weights_V_14_load"   --->   Operation 773 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 774 [1/1] (3.88ns)   --->   "%mul_ln703_9 = mul i40 %sext_ln1118_17, i40 %sext_ln1116_14"   --->   Operation 774 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 775 [1/2] (0.79ns)   --->   "%layer3_weights_V_15_load = load i3 %layer3_weights_V_15_addr"   --->   Operation 775 'load' 'layer3_weights_V_15_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_61 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i8 %layer3_weights_V_15_load"   --->   Operation 776 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 777 [1/1] (3.88ns)   --->   "%mul_ln703_10 = mul i40 %sext_ln1118_18, i40 %sext_ln1116_15"   --->   Operation 777 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 778 [1/1] (0.00ns)   --->   "%layer3_weights_V_16_addr = getelementptr i8 %layer3_weights_V_16, i64 0, i64 %j_2_cast"   --->   Operation 778 'getelementptr' 'layer3_weights_V_16_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 779 [2/2] (0.79ns)   --->   "%layer3_weights_V_16_load = load i3 %layer3_weights_V_16_addr"   --->   Operation 779 'load' 'layer3_weights_V_16_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_61 : Operation 780 [1/1] (0.00ns)   --->   "%layer3_weights_V_17_addr = getelementptr i8 %layer3_weights_V_17, i64 0, i64 %j_2_cast"   --->   Operation 780 'getelementptr' 'layer3_weights_V_17_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 781 [2/2] (0.79ns)   --->   "%layer3_weights_V_17_load = load i3 %layer3_weights_V_17_addr"   --->   Operation 781 'load' 'layer3_weights_V_17_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_61 : Operation 782 [1/1] (0.00ns)   --->   "%layer3_weights_V_18_addr = getelementptr i8 %layer3_weights_V_18, i64 0, i64 %j_2_cast"   --->   Operation 782 'getelementptr' 'layer3_weights_V_18_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 783 [2/2] (0.79ns)   --->   "%layer3_weights_V_18_load = load i3 %layer3_weights_V_18_addr"   --->   Operation 783 'load' 'layer3_weights_V_18_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_61 : Operation 784 [1/1] (0.00ns)   --->   "%layer3_weights_V_19_addr = getelementptr i7 %layer3_weights_V_19, i64 0, i64 %j_2_cast"   --->   Operation 784 'getelementptr' 'layer3_weights_V_19_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 785 [2/2] (0.79ns)   --->   "%layer3_weights_V_19_load = load i3 %layer3_weights_V_19_addr"   --->   Operation 785 'load' 'layer3_weights_V_19_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_61 : Operation 786 [1/1] (0.00ns)   --->   "%layer3_weights_V_20_addr = getelementptr i8 %layer3_weights_V_20, i64 0, i64 %j_2_cast"   --->   Operation 786 'getelementptr' 'layer3_weights_V_20_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 787 [2/2] (0.79ns)   --->   "%layer3_weights_V_20_load = load i3 %layer3_weights_V_20_addr"   --->   Operation 787 'load' 'layer3_weights_V_20_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 62 <SV = 46> <Delay = 7.13>
ST_62 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_21, i8 0"   --->   Operation 788 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 789 [1/1] (1.23ns)   --->   "%add_ln1192_12 = add i40 %shl_ln728_11, i40 %mul_ln703_8"   --->   Operation 789 'add' 'add_ln1192_12' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_12, i32 8, i32 39"   --->   Operation 790 'partselect' 'tmp_22' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 791 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_22, i8 0"   --->   Operation 791 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 792 [1/1] (1.23ns)   --->   "%add_ln1192_13 = add i40 %shl_ln728_12, i40 %mul_ln703_9"   --->   Operation 792 'add' 'add_ln1192_13' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_13, i32 8, i32 39"   --->   Operation 793 'partselect' 'tmp_23' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_23, i8 0"   --->   Operation 794 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 795 [1/1] (1.23ns)   --->   "%add_ln1192_14 = add i40 %shl_ln728_13, i40 %mul_ln703_10"   --->   Operation 795 'add' 'add_ln1192_14' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 796 [1/2] (0.79ns)   --->   "%layer3_weights_V_16_load = load i3 %layer3_weights_V_16_addr"   --->   Operation 796 'load' 'layer3_weights_V_16_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_62 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i8 %layer3_weights_V_16_load"   --->   Operation 797 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 798 [1/1] (3.88ns)   --->   "%mul_ln703_11 = mul i40 %sext_ln1118_19, i40 %sext_ln1116_16"   --->   Operation 798 'mul' 'mul_ln703_11' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_14, i32 8, i32 39"   --->   Operation 799 'partselect' 'tmp_24' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 800 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0"   --->   Operation 800 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 801 [1/1] (1.23ns)   --->   "%add_ln1192_15 = add i40 %shl_ln728_14, i40 %mul_ln703_11"   --->   Operation 801 'add' 'add_ln1192_15' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 802 [1/2] (0.79ns)   --->   "%layer3_weights_V_17_load = load i3 %layer3_weights_V_17_addr"   --->   Operation 802 'load' 'layer3_weights_V_17_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_62 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i8 %layer3_weights_V_17_load"   --->   Operation 803 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 804 [1/1] (3.88ns)   --->   "%mul_ln703_12 = mul i40 %sext_ln1118_20, i40 %sext_ln1116_17"   --->   Operation 804 'mul' 'mul_ln703_12' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_15, i32 8, i32 39"   --->   Operation 805 'partselect' 'tmp_25' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_25, i8 0"   --->   Operation 806 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 807 [1/1] (1.23ns)   --->   "%add_ln1192_16 = add i40 %shl_ln728_15, i40 %mul_ln703_12"   --->   Operation 807 'add' 'add_ln1192_16' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 808 [1/2] (0.79ns)   --->   "%layer3_weights_V_18_load = load i3 %layer3_weights_V_18_addr"   --->   Operation 808 'load' 'layer3_weights_V_18_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_62 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i8 %layer3_weights_V_18_load"   --->   Operation 809 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 810 [1/1] (3.88ns)   --->   "%mul_ln703_13 = mul i40 %sext_ln1118_21, i40 %sext_ln1116_18"   --->   Operation 810 'mul' 'mul_ln703_13' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_16, i32 8, i32 39"   --->   Operation 811 'partselect' 'tmp_26' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 812 [1/2] (0.79ns)   --->   "%layer3_weights_V_19_load = load i3 %layer3_weights_V_19_addr"   --->   Operation 812 'load' 'layer3_weights_V_19_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_62 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i7 %layer3_weights_V_19_load"   --->   Operation 813 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 814 [1/1] (3.88ns)   --->   "%mul_ln1118_7 = mul i39 %sext_ln1118_22, i39 %sext_ln1116_19"   --->   Operation 814 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 815 [1/2] (0.79ns)   --->   "%layer3_weights_V_20_load = load i3 %layer3_weights_V_20_addr"   --->   Operation 815 'load' 'layer3_weights_V_20_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_62 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i8 %layer3_weights_V_20_load"   --->   Operation 816 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 817 [1/1] (3.88ns)   --->   "%mul_ln703_14 = mul i40 %sext_ln1118_23, i40 %sext_ln1116_20"   --->   Operation 817 'mul' 'mul_ln703_14' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 818 [1/1] (0.00ns)   --->   "%layer3_weights_V_21_addr = getelementptr i7 %layer3_weights_V_21, i64 0, i64 %j_2_cast"   --->   Operation 818 'getelementptr' 'layer3_weights_V_21_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 819 [2/2] (0.79ns)   --->   "%layer3_weights_V_21_load = load i3 %layer3_weights_V_21_addr"   --->   Operation 819 'load' 'layer3_weights_V_21_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_62 : Operation 820 [1/1] (0.00ns)   --->   "%layer3_weights_V_22_addr = getelementptr i8 %layer3_weights_V_22, i64 0, i64 %j_2_cast"   --->   Operation 820 'getelementptr' 'layer3_weights_V_22_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 821 [2/2] (0.79ns)   --->   "%layer3_weights_V_22_load = load i3 %layer3_weights_V_22_addr"   --->   Operation 821 'load' 'layer3_weights_V_22_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_62 : Operation 822 [1/1] (0.00ns)   --->   "%layer3_weights_V_23_addr = getelementptr i8 %layer3_weights_V_23, i64 0, i64 %j_2_cast"   --->   Operation 822 'getelementptr' 'layer3_weights_V_23_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 823 [2/2] (0.79ns)   --->   "%layer3_weights_V_23_load = load i3 %layer3_weights_V_23_addr"   --->   Operation 823 'load' 'layer3_weights_V_23_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_62 : Operation 824 [1/1] (0.00ns)   --->   "%layer3_weights_V_24_addr = getelementptr i8 %layer3_weights_V_24, i64 0, i64 %j_2_cast"   --->   Operation 824 'getelementptr' 'layer3_weights_V_24_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 825 [2/2] (0.79ns)   --->   "%layer3_weights_V_24_load = load i3 %layer3_weights_V_24_addr"   --->   Operation 825 'load' 'layer3_weights_V_24_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_62 : Operation 826 [1/1] (0.00ns)   --->   "%layer3_weights_V_25_addr = getelementptr i8 %layer3_weights_V_25, i64 0, i64 %j_2_cast"   --->   Operation 826 'getelementptr' 'layer3_weights_V_25_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_62 : Operation 827 [2/2] (0.79ns)   --->   "%layer3_weights_V_25_load = load i3 %layer3_weights_V_25_addr"   --->   Operation 827 'load' 'layer3_weights_V_25_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 63 <SV = 47> <Delay = 7.13>
ST_63 : Operation 828 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_26, i8 0"   --->   Operation 828 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 829 [1/1] (1.23ns)   --->   "%add_ln1192_17 = add i40 %shl_ln728_16, i40 %mul_ln703_13"   --->   Operation 829 'add' 'add_ln1192_17' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_17, i32 8, i32 39"   --->   Operation 830 'partselect' 'tmp_27' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 831 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0"   --->   Operation 831 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i39 %mul_ln1118_7"   --->   Operation 832 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 833 [1/1] (1.23ns)   --->   "%add_ln1192_18 = add i40 %shl_ln728_17, i40 %sext_ln703_6"   --->   Operation 833 'add' 'add_ln1192_18' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_18, i32 8, i32 39"   --->   Operation 834 'partselect' 'tmp_28' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 835 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_28, i8 0"   --->   Operation 835 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 836 [1/1] (1.23ns)   --->   "%add_ln1192_19 = add i40 %shl_ln728_18, i40 %mul_ln703_14"   --->   Operation 836 'add' 'add_ln1192_19' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 837 [1/2] (0.79ns)   --->   "%layer3_weights_V_21_load = load i3 %layer3_weights_V_21_addr"   --->   Operation 837 'load' 'layer3_weights_V_21_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_63 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i7 %layer3_weights_V_21_load"   --->   Operation 838 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 839 [1/1] (3.88ns)   --->   "%mul_ln1118_8 = mul i39 %sext_ln1118_24, i39 %sext_ln1116_21"   --->   Operation 839 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_19, i32 8, i32 39"   --->   Operation 840 'partselect' 'tmp_29' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_29, i8 0"   --->   Operation 841 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i39 %mul_ln1118_8"   --->   Operation 842 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 843 [1/1] (1.23ns)   --->   "%add_ln1192_20 = add i40 %shl_ln728_19, i40 %sext_ln703_7"   --->   Operation 843 'add' 'add_ln1192_20' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 844 [1/2] (0.79ns)   --->   "%layer3_weights_V_22_load = load i3 %layer3_weights_V_22_addr"   --->   Operation 844 'load' 'layer3_weights_V_22_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_63 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i8 %layer3_weights_V_22_load"   --->   Operation 845 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 846 [1/1] (3.88ns)   --->   "%mul_ln703_15 = mul i40 %sext_ln1118_25, i40 %sext_ln1116_22"   --->   Operation 846 'mul' 'mul_ln703_15' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_20, i32 8, i32 39"   --->   Operation 847 'partselect' 'tmp_30' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0"   --->   Operation 848 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 849 [1/1] (1.23ns)   --->   "%add_ln1192_21 = add i40 %shl_ln728_20, i40 %mul_ln703_15"   --->   Operation 849 'add' 'add_ln1192_21' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 850 [1/2] (0.79ns)   --->   "%layer3_weights_V_23_load = load i3 %layer3_weights_V_23_addr"   --->   Operation 850 'load' 'layer3_weights_V_23_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_63 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i8 %layer3_weights_V_23_load"   --->   Operation 851 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 852 [1/1] (3.88ns)   --->   "%mul_ln703_16 = mul i40 %sext_ln1118_26, i40 %sext_ln1116_23"   --->   Operation 852 'mul' 'mul_ln703_16' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_21, i32 8, i32 39"   --->   Operation 853 'partselect' 'tmp_31' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 854 [1/2] (0.79ns)   --->   "%layer3_weights_V_24_load = load i3 %layer3_weights_V_24_addr"   --->   Operation 854 'load' 'layer3_weights_V_24_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_63 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i8 %layer3_weights_V_24_load"   --->   Operation 855 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 856 [1/1] (3.88ns)   --->   "%mul_ln703_17 = mul i40 %sext_ln1118_27, i40 %sext_ln1116_24"   --->   Operation 856 'mul' 'mul_ln703_17' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 857 [1/2] (0.79ns)   --->   "%layer3_weights_V_25_load = load i3 %layer3_weights_V_25_addr"   --->   Operation 857 'load' 'layer3_weights_V_25_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_63 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i8 %layer3_weights_V_25_load"   --->   Operation 858 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 859 [1/1] (3.88ns)   --->   "%mul_ln703_18 = mul i40 %sext_ln1118_28, i40 %sext_ln1116_25"   --->   Operation 859 'mul' 'mul_ln703_18' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 860 [1/1] (0.00ns)   --->   "%layer3_weights_V_26_addr = getelementptr i8 %layer3_weights_V_26, i64 0, i64 %j_2_cast"   --->   Operation 860 'getelementptr' 'layer3_weights_V_26_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 861 [2/2] (0.79ns)   --->   "%layer3_weights_V_26_load = load i3 %layer3_weights_V_26_addr"   --->   Operation 861 'load' 'layer3_weights_V_26_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_63 : Operation 862 [1/1] (0.00ns)   --->   "%layer3_weights_V_27_addr = getelementptr i7 %layer3_weights_V_27, i64 0, i64 %j_2_cast"   --->   Operation 862 'getelementptr' 'layer3_weights_V_27_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 863 [2/2] (0.79ns)   --->   "%layer3_weights_V_27_load = load i3 %layer3_weights_V_27_addr"   --->   Operation 863 'load' 'layer3_weights_V_27_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_63 : Operation 864 [1/1] (0.00ns)   --->   "%layer3_weights_V_28_addr = getelementptr i8 %layer3_weights_V_28, i64 0, i64 %j_2_cast"   --->   Operation 864 'getelementptr' 'layer3_weights_V_28_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 865 [2/2] (0.79ns)   --->   "%layer3_weights_V_28_load = load i3 %layer3_weights_V_28_addr"   --->   Operation 865 'load' 'layer3_weights_V_28_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_63 : Operation 866 [1/1] (0.00ns)   --->   "%layer3_weights_V_29_addr = getelementptr i8 %layer3_weights_V_29, i64 0, i64 %j_2_cast"   --->   Operation 866 'getelementptr' 'layer3_weights_V_29_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 867 [2/2] (0.79ns)   --->   "%layer3_weights_V_29_load = load i3 %layer3_weights_V_29_addr"   --->   Operation 867 'load' 'layer3_weights_V_29_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_63 : Operation 868 [1/1] (0.00ns)   --->   "%layer3_weights_V_30_addr = getelementptr i8 %layer3_weights_V_30, i64 0, i64 %j_2_cast"   --->   Operation 868 'getelementptr' 'layer3_weights_V_30_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_63 : Operation 869 [2/2] (0.79ns)   --->   "%layer3_weights_V_30_load = load i3 %layer3_weights_V_30_addr"   --->   Operation 869 'load' 'layer3_weights_V_30_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 64 <SV = 48> <Delay = 7.13>
ST_64 : Operation 870 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_31, i8 0"   --->   Operation 870 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 871 [1/1] (1.23ns)   --->   "%add_ln1192_22 = add i40 %shl_ln728_21, i40 %mul_ln703_16"   --->   Operation 871 'add' 'add_ln1192_22' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_22, i32 8, i32 39"   --->   Operation 872 'partselect' 'tmp_32' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 873 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_32, i8 0"   --->   Operation 873 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 874 [1/1] (1.23ns)   --->   "%add_ln1192_23 = add i40 %shl_ln728_22, i40 %mul_ln703_17"   --->   Operation 874 'add' 'add_ln1192_23' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_23, i32 8, i32 39"   --->   Operation 875 'partselect' 'tmp_33' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 876 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0"   --->   Operation 876 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 877 [1/1] (1.23ns)   --->   "%add_ln1192_24 = add i40 %shl_ln728_23, i40 %mul_ln703_18"   --->   Operation 877 'add' 'add_ln1192_24' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 878 [1/2] (0.79ns)   --->   "%layer3_weights_V_26_load = load i3 %layer3_weights_V_26_addr"   --->   Operation 878 'load' 'layer3_weights_V_26_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_64 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i8 %layer3_weights_V_26_load"   --->   Operation 879 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 880 [1/1] (3.88ns)   --->   "%mul_ln703_19 = mul i40 %sext_ln1118_29, i40 %sext_ln1116_26"   --->   Operation 880 'mul' 'mul_ln703_19' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_24, i32 8, i32 39"   --->   Operation 881 'partselect' 'tmp_34' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 882 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_34, i8 0"   --->   Operation 882 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 883 [1/1] (1.23ns)   --->   "%add_ln1192_25 = add i40 %shl_ln728_24, i40 %mul_ln703_19"   --->   Operation 883 'add' 'add_ln1192_25' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 884 [1/2] (0.79ns)   --->   "%layer3_weights_V_27_load = load i3 %layer3_weights_V_27_addr"   --->   Operation 884 'load' 'layer3_weights_V_27_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_64 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i7 %layer3_weights_V_27_load"   --->   Operation 885 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 886 [1/1] (3.88ns)   --->   "%mul_ln1118_9 = mul i39 %sext_ln1118_30, i39 %sext_ln1116_27"   --->   Operation 886 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_25, i32 8, i32 39"   --->   Operation 887 'partselect' 'tmp_35' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_35, i8 0"   --->   Operation 888 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i39 %mul_ln1118_9"   --->   Operation 889 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 890 [1/1] (1.23ns)   --->   "%add_ln1192_26 = add i40 %shl_ln728_25, i40 %sext_ln703_8"   --->   Operation 890 'add' 'add_ln1192_26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 891 [1/2] (0.79ns)   --->   "%layer3_weights_V_28_load = load i3 %layer3_weights_V_28_addr"   --->   Operation 891 'load' 'layer3_weights_V_28_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_64 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i8 %layer3_weights_V_28_load"   --->   Operation 892 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 893 [1/1] (3.88ns)   --->   "%mul_ln703_20 = mul i40 %sext_ln1118_31, i40 %sext_ln1116_28"   --->   Operation 893 'mul' 'mul_ln703_20' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_26, i32 8, i32 39"   --->   Operation 894 'partselect' 'tmp_36' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 895 [1/2] (0.79ns)   --->   "%layer3_weights_V_29_load = load i3 %layer3_weights_V_29_addr"   --->   Operation 895 'load' 'layer3_weights_V_29_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_64 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i8 %layer3_weights_V_29_load"   --->   Operation 896 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 897 [1/1] (3.88ns)   --->   "%mul_ln703_21 = mul i40 %sext_ln1118_32, i40 %sext_ln1116_29"   --->   Operation 897 'mul' 'mul_ln703_21' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 898 [1/2] (0.79ns)   --->   "%layer3_weights_V_30_load = load i3 %layer3_weights_V_30_addr"   --->   Operation 898 'load' 'layer3_weights_V_30_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_64 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i8 %layer3_weights_V_30_load"   --->   Operation 899 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 900 [1/1] (3.88ns)   --->   "%mul_ln703_22 = mul i40 %sext_ln1118_33, i40 %sext_ln1116_30"   --->   Operation 900 'mul' 'mul_ln703_22' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 901 [1/1] (0.00ns)   --->   "%layer3_weights_V_31_addr = getelementptr i7 %layer3_weights_V_31, i64 0, i64 %j_2_cast"   --->   Operation 901 'getelementptr' 'layer3_weights_V_31_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 902 [2/2] (0.79ns)   --->   "%layer3_weights_V_31_load = load i3 %layer3_weights_V_31_addr"   --->   Operation 902 'load' 'layer3_weights_V_31_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_64 : Operation 903 [1/1] (0.00ns)   --->   "%layer3_weights_V_32_addr = getelementptr i8 %layer3_weights_V_32, i64 0, i64 %j_2_cast"   --->   Operation 903 'getelementptr' 'layer3_weights_V_32_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 904 [2/2] (0.79ns)   --->   "%layer3_weights_V_32_load = load i3 %layer3_weights_V_32_addr"   --->   Operation 904 'load' 'layer3_weights_V_32_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_64 : Operation 905 [1/1] (0.00ns)   --->   "%layer3_weights_V_33_addr = getelementptr i8 %layer3_weights_V_33, i64 0, i64 %j_2_cast"   --->   Operation 905 'getelementptr' 'layer3_weights_V_33_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 906 [2/2] (0.79ns)   --->   "%layer3_weights_V_33_load = load i3 %layer3_weights_V_33_addr"   --->   Operation 906 'load' 'layer3_weights_V_33_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_64 : Operation 907 [1/1] (0.00ns)   --->   "%layer3_weights_V_34_addr = getelementptr i7 %layer3_weights_V_34, i64 0, i64 %j_2_cast"   --->   Operation 907 'getelementptr' 'layer3_weights_V_34_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 908 [2/2] (0.79ns)   --->   "%layer3_weights_V_34_load = load i3 %layer3_weights_V_34_addr"   --->   Operation 908 'load' 'layer3_weights_V_34_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_64 : Operation 909 [1/1] (0.00ns)   --->   "%layer3_weights_V_35_addr = getelementptr i8 %layer3_weights_V_35, i64 0, i64 %j_2_cast"   --->   Operation 909 'getelementptr' 'layer3_weights_V_35_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 910 [2/2] (0.79ns)   --->   "%layer3_weights_V_35_load = load i3 %layer3_weights_V_35_addr"   --->   Operation 910 'load' 'layer3_weights_V_35_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 65 <SV = 49> <Delay = 7.13>
ST_65 : Operation 911 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0"   --->   Operation 911 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 912 [1/1] (1.23ns)   --->   "%add_ln1192_27 = add i40 %shl_ln728_26, i40 %mul_ln703_20"   --->   Operation 912 'add' 'add_ln1192_27' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_27, i32 8, i32 39"   --->   Operation 913 'partselect' 'tmp_37' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 914 [1/1] (0.00ns)   --->   "%shl_ln728_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_37, i8 0"   --->   Operation 914 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 915 [1/1] (1.23ns)   --->   "%add_ln1192_28 = add i40 %shl_ln728_27, i40 %mul_ln703_21"   --->   Operation 915 'add' 'add_ln1192_28' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_28, i32 8, i32 39"   --->   Operation 916 'partselect' 'tmp_38' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 917 [1/1] (0.00ns)   --->   "%shl_ln728_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_38, i8 0"   --->   Operation 917 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 918 [1/1] (1.23ns)   --->   "%add_ln1192_29 = add i40 %shl_ln728_28, i40 %mul_ln703_22"   --->   Operation 918 'add' 'add_ln1192_29' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 919 [1/2] (0.79ns)   --->   "%layer3_weights_V_31_load = load i3 %layer3_weights_V_31_addr"   --->   Operation 919 'load' 'layer3_weights_V_31_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_65 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i7 %layer3_weights_V_31_load"   --->   Operation 920 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 921 [1/1] (3.88ns)   --->   "%mul_ln1118_10 = mul i39 %sext_ln1118_34, i39 %sext_ln1116_31"   --->   Operation 921 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_29, i32 8, i32 39"   --->   Operation 922 'partselect' 'tmp_39' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 923 [1/1] (0.00ns)   --->   "%shl_ln728_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0"   --->   Operation 923 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i39 %mul_ln1118_10"   --->   Operation 924 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 925 [1/1] (1.23ns)   --->   "%add_ln1192_30 = add i40 %shl_ln728_29, i40 %sext_ln703_9"   --->   Operation 925 'add' 'add_ln1192_30' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 926 [1/2] (0.79ns)   --->   "%layer3_weights_V_32_load = load i3 %layer3_weights_V_32_addr"   --->   Operation 926 'load' 'layer3_weights_V_32_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_65 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i8 %layer3_weights_V_32_load"   --->   Operation 927 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 928 [1/1] (3.88ns)   --->   "%mul_ln703_23 = mul i40 %sext_ln1118_35, i40 %sext_ln1116_32"   --->   Operation 928 'mul' 'mul_ln703_23' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_30, i32 8, i32 39"   --->   Operation 929 'partselect' 'tmp_40' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 930 [1/1] (0.00ns)   --->   "%shl_ln728_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_40, i8 0"   --->   Operation 930 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 931 [1/1] (1.23ns)   --->   "%add_ln1192_31 = add i40 %shl_ln728_30, i40 %mul_ln703_23"   --->   Operation 931 'add' 'add_ln1192_31' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 932 [1/2] (0.79ns)   --->   "%layer3_weights_V_33_load = load i3 %layer3_weights_V_33_addr"   --->   Operation 932 'load' 'layer3_weights_V_33_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_65 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i8 %layer3_weights_V_33_load"   --->   Operation 933 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 934 [1/1] (3.88ns)   --->   "%mul_ln703_24 = mul i40 %sext_ln1118_36, i40 %sext_ln1116_33"   --->   Operation 934 'mul' 'mul_ln703_24' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_31, i32 8, i32 39"   --->   Operation 935 'partselect' 'tmp_41' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 936 [1/2] (0.79ns)   --->   "%layer3_weights_V_34_load = load i3 %layer3_weights_V_34_addr"   --->   Operation 936 'load' 'layer3_weights_V_34_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_65 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i7 %layer3_weights_V_34_load"   --->   Operation 937 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 938 [1/1] (3.88ns)   --->   "%mul_ln1118_11 = mul i39 %sext_ln1118_37, i39 %sext_ln1116_34"   --->   Operation 938 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 939 [1/2] (0.79ns)   --->   "%layer3_weights_V_35_load = load i3 %layer3_weights_V_35_addr"   --->   Operation 939 'load' 'layer3_weights_V_35_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_65 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i8 %layer3_weights_V_35_load"   --->   Operation 940 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 941 [1/1] (3.88ns)   --->   "%mul_ln703_25 = mul i40 %sext_ln1118_38, i40 %sext_ln1116_35"   --->   Operation 941 'mul' 'mul_ln703_25' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 942 [1/1] (0.00ns)   --->   "%layer3_weights_V_36_addr = getelementptr i8 %layer3_weights_V_36, i64 0, i64 %j_2_cast"   --->   Operation 942 'getelementptr' 'layer3_weights_V_36_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 943 [2/2] (0.79ns)   --->   "%layer3_weights_V_36_load = load i3 %layer3_weights_V_36_addr"   --->   Operation 943 'load' 'layer3_weights_V_36_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_65 : Operation 944 [1/1] (0.00ns)   --->   "%layer3_weights_V_37_addr = getelementptr i7 %layer3_weights_V_37, i64 0, i64 %j_2_cast"   --->   Operation 944 'getelementptr' 'layer3_weights_V_37_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 945 [2/2] (0.79ns)   --->   "%layer3_weights_V_37_load = load i3 %layer3_weights_V_37_addr"   --->   Operation 945 'load' 'layer3_weights_V_37_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_65 : Operation 946 [1/1] (0.00ns)   --->   "%layer3_weights_V_38_addr = getelementptr i7 %layer3_weights_V_38, i64 0, i64 %j_2_cast"   --->   Operation 946 'getelementptr' 'layer3_weights_V_38_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 947 [2/2] (0.79ns)   --->   "%layer3_weights_V_38_load = load i3 %layer3_weights_V_38_addr"   --->   Operation 947 'load' 'layer3_weights_V_38_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_65 : Operation 948 [1/1] (0.00ns)   --->   "%layer3_weights_V_39_addr = getelementptr i8 %layer3_weights_V_39, i64 0, i64 %j_2_cast"   --->   Operation 948 'getelementptr' 'layer3_weights_V_39_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 949 [2/2] (0.79ns)   --->   "%layer3_weights_V_39_load = load i3 %layer3_weights_V_39_addr"   --->   Operation 949 'load' 'layer3_weights_V_39_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_65 : Operation 950 [1/1] (0.00ns)   --->   "%layer3_weights_V_40_addr = getelementptr i8 %layer3_weights_V_40, i64 0, i64 %j_2_cast"   --->   Operation 950 'getelementptr' 'layer3_weights_V_40_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_65 : Operation 951 [2/2] (0.79ns)   --->   "%layer3_weights_V_40_load = load i3 %layer3_weights_V_40_addr"   --->   Operation 951 'load' 'layer3_weights_V_40_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 66 <SV = 50> <Delay = 7.13>
ST_66 : Operation 952 [1/1] (0.00ns)   --->   "%shl_ln728_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_41, i8 0"   --->   Operation 952 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 953 [1/1] (1.23ns)   --->   "%add_ln1192_32 = add i40 %shl_ln728_31, i40 %mul_ln703_24"   --->   Operation 953 'add' 'add_ln1192_32' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_32, i32 8, i32 39"   --->   Operation 954 'partselect' 'tmp_42' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln728_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0"   --->   Operation 955 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i39 %mul_ln1118_11"   --->   Operation 956 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 957 [1/1] (1.23ns)   --->   "%add_ln1192_33 = add i40 %shl_ln728_32, i40 %sext_ln703_10"   --->   Operation 957 'add' 'add_ln1192_33' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_33, i32 8, i32 39"   --->   Operation 958 'partselect' 'tmp_43' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 959 [1/1] (0.00ns)   --->   "%shl_ln728_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_43, i8 0"   --->   Operation 959 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 960 [1/1] (1.23ns)   --->   "%add_ln1192_34 = add i40 %shl_ln728_33, i40 %mul_ln703_25"   --->   Operation 960 'add' 'add_ln1192_34' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 961 [1/2] (0.79ns)   --->   "%layer3_weights_V_36_load = load i3 %layer3_weights_V_36_addr"   --->   Operation 961 'load' 'layer3_weights_V_36_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_66 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i8 %layer3_weights_V_36_load"   --->   Operation 962 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 963 [1/1] (3.88ns)   --->   "%mul_ln703_26 = mul i40 %sext_ln1118_39, i40 %sext_ln1116_36"   --->   Operation 963 'mul' 'mul_ln703_26' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_34, i32 8, i32 39"   --->   Operation 964 'partselect' 'tmp_44' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 965 [1/1] (0.00ns)   --->   "%shl_ln728_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_44, i8 0"   --->   Operation 965 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 966 [1/1] (1.23ns)   --->   "%add_ln1192_35 = add i40 %shl_ln728_34, i40 %mul_ln703_26"   --->   Operation 966 'add' 'add_ln1192_35' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 967 [1/2] (0.79ns)   --->   "%layer3_weights_V_37_load = load i3 %layer3_weights_V_37_addr"   --->   Operation 967 'load' 'layer3_weights_V_37_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_66 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i7 %layer3_weights_V_37_load"   --->   Operation 968 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 969 [1/1] (3.88ns)   --->   "%mul_ln1118_12 = mul i39 %sext_ln1118_40, i39 %sext_ln1116_37"   --->   Operation 969 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_35, i32 8, i32 39"   --->   Operation 970 'partselect' 'tmp_45' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 971 [1/1] (0.00ns)   --->   "%shl_ln728_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0"   --->   Operation 971 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i39 %mul_ln1118_12"   --->   Operation 972 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 973 [1/1] (1.23ns)   --->   "%add_ln1192_36 = add i40 %shl_ln728_35, i40 %sext_ln703_11"   --->   Operation 973 'add' 'add_ln1192_36' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 974 [1/2] (0.79ns)   --->   "%layer3_weights_V_38_load = load i3 %layer3_weights_V_38_addr"   --->   Operation 974 'load' 'layer3_weights_V_38_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_66 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i7 %layer3_weights_V_38_load"   --->   Operation 975 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 976 [1/1] (3.88ns)   --->   "%mul_ln1118_13 = mul i39 %sext_ln1118_41, i39 %sext_ln1116_38"   --->   Operation 976 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_36, i32 8, i32 39"   --->   Operation 977 'partselect' 'tmp_46' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 978 [1/2] (0.79ns)   --->   "%layer3_weights_V_39_load = load i3 %layer3_weights_V_39_addr"   --->   Operation 978 'load' 'layer3_weights_V_39_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_66 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i8 %layer3_weights_V_39_load"   --->   Operation 979 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 980 [1/1] (3.88ns)   --->   "%mul_ln703_27 = mul i40 %sext_ln1118_42, i40 %sext_ln1116_39"   --->   Operation 980 'mul' 'mul_ln703_27' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 981 [1/2] (0.79ns)   --->   "%layer3_weights_V_40_load = load i3 %layer3_weights_V_40_addr"   --->   Operation 981 'load' 'layer3_weights_V_40_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_66 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i8 %layer3_weights_V_40_load"   --->   Operation 982 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 983 [1/1] (3.88ns)   --->   "%mul_ln703_28 = mul i40 %sext_ln1118_43, i40 %sext_ln1116_40"   --->   Operation 983 'mul' 'mul_ln703_28' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 984 [1/1] (0.00ns)   --->   "%layer3_weights_V_41_addr = getelementptr i8 %layer3_weights_V_41, i64 0, i64 %j_2_cast"   --->   Operation 984 'getelementptr' 'layer3_weights_V_41_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 985 [2/2] (0.79ns)   --->   "%layer3_weights_V_41_load = load i3 %layer3_weights_V_41_addr"   --->   Operation 985 'load' 'layer3_weights_V_41_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_66 : Operation 986 [1/1] (0.00ns)   --->   "%layer3_weights_V_42_addr = getelementptr i7 %layer3_weights_V_42, i64 0, i64 %j_2_cast"   --->   Operation 986 'getelementptr' 'layer3_weights_V_42_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 987 [2/2] (0.79ns)   --->   "%layer3_weights_V_42_load = load i3 %layer3_weights_V_42_addr"   --->   Operation 987 'load' 'layer3_weights_V_42_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_66 : Operation 988 [1/1] (0.00ns)   --->   "%layer3_weights_V_43_addr = getelementptr i7 %layer3_weights_V_43, i64 0, i64 %j_2_cast"   --->   Operation 988 'getelementptr' 'layer3_weights_V_43_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 989 [2/2] (0.79ns)   --->   "%layer3_weights_V_43_load = load i3 %layer3_weights_V_43_addr"   --->   Operation 989 'load' 'layer3_weights_V_43_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_66 : Operation 990 [1/1] (0.00ns)   --->   "%layer3_weights_V_44_addr = getelementptr i7 %layer3_weights_V_44, i64 0, i64 %j_2_cast"   --->   Operation 990 'getelementptr' 'layer3_weights_V_44_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 991 [2/2] (0.79ns)   --->   "%layer3_weights_V_44_load = load i3 %layer3_weights_V_44_addr"   --->   Operation 991 'load' 'layer3_weights_V_44_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_66 : Operation 992 [1/1] (0.00ns)   --->   "%layer3_weights_V_45_addr = getelementptr i7 %layer3_weights_V_45, i64 0, i64 %j_2_cast"   --->   Operation 992 'getelementptr' 'layer3_weights_V_45_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_66 : Operation 993 [2/2] (0.79ns)   --->   "%layer3_weights_V_45_load = load i3 %layer3_weights_V_45_addr"   --->   Operation 993 'load' 'layer3_weights_V_45_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>

State 67 <SV = 51> <Delay = 7.13>
ST_67 : Operation 994 [1/1] (0.00ns)   --->   "%shl_ln728_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_46, i8 0"   --->   Operation 994 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i39 %mul_ln1118_13"   --->   Operation 995 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 996 [1/1] (1.23ns)   --->   "%add_ln1192_37 = add i40 %shl_ln728_36, i40 %sext_ln703_12"   --->   Operation 996 'add' 'add_ln1192_37' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_37, i32 8, i32 39"   --->   Operation 997 'partselect' 'tmp_47' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 998 [1/1] (0.00ns)   --->   "%shl_ln728_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_47, i8 0"   --->   Operation 998 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 999 [1/1] (1.23ns)   --->   "%add_ln1192_38 = add i40 %shl_ln728_37, i40 %mul_ln703_27"   --->   Operation 999 'add' 'add_ln1192_38' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_38, i32 8, i32 39"   --->   Operation 1000 'partselect' 'tmp_48' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1001 [1/1] (0.00ns)   --->   "%shl_ln728_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0"   --->   Operation 1001 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1002 [1/1] (1.23ns)   --->   "%add_ln1192_39 = add i40 %shl_ln728_38, i40 %mul_ln703_28"   --->   Operation 1002 'add' 'add_ln1192_39' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1003 [1/2] (0.79ns)   --->   "%layer3_weights_V_41_load = load i3 %layer3_weights_V_41_addr"   --->   Operation 1003 'load' 'layer3_weights_V_41_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_67 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i8 %layer3_weights_V_41_load"   --->   Operation 1004 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1005 [1/1] (3.88ns)   --->   "%mul_ln703_29 = mul i40 %sext_ln1118_44, i40 %sext_ln1116_41"   --->   Operation 1005 'mul' 'mul_ln703_29' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_39, i32 8, i32 39"   --->   Operation 1006 'partselect' 'tmp_49' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln728_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_49, i8 0"   --->   Operation 1007 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1008 [1/1] (1.23ns)   --->   "%add_ln1192_40 = add i40 %shl_ln728_39, i40 %mul_ln703_29"   --->   Operation 1008 'add' 'add_ln1192_40' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1009 [1/2] (0.79ns)   --->   "%layer3_weights_V_42_load = load i3 %layer3_weights_V_42_addr"   --->   Operation 1009 'load' 'layer3_weights_V_42_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_67 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i7 %layer3_weights_V_42_load"   --->   Operation 1010 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1011 [1/1] (3.88ns)   --->   "%mul_ln1118_14 = mul i39 %sext_ln1118_45, i39 %sext_ln1116_42"   --->   Operation 1011 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_40, i32 8, i32 39"   --->   Operation 1012 'partselect' 'tmp_50' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln728_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_50, i8 0"   --->   Operation 1013 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i39 %mul_ln1118_14"   --->   Operation 1014 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1015 [1/1] (1.23ns)   --->   "%add_ln1192_41 = add i40 %shl_ln728_40, i40 %sext_ln703_13"   --->   Operation 1015 'add' 'add_ln1192_41' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1016 [1/2] (0.79ns)   --->   "%layer3_weights_V_43_load = load i3 %layer3_weights_V_43_addr"   --->   Operation 1016 'load' 'layer3_weights_V_43_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_67 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i7 %layer3_weights_V_43_load"   --->   Operation 1017 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1018 [1/1] (3.88ns)   --->   "%mul_ln1118_15 = mul i39 %sext_ln1118_46, i39 %sext_ln1116_43"   --->   Operation 1018 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_41, i32 8, i32 39"   --->   Operation 1019 'partselect' 'tmp_51' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1020 [1/2] (0.79ns)   --->   "%layer3_weights_V_44_load = load i3 %layer3_weights_V_44_addr"   --->   Operation 1020 'load' 'layer3_weights_V_44_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_67 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i7 %layer3_weights_V_44_load"   --->   Operation 1021 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1022 [1/1] (3.88ns)   --->   "%mul_ln1118_16 = mul i39 %sext_ln1118_47, i39 %sext_ln1116_44"   --->   Operation 1022 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1023 [1/2] (0.79ns)   --->   "%layer3_weights_V_45_load = load i3 %layer3_weights_V_45_addr"   --->   Operation 1023 'load' 'layer3_weights_V_45_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_67 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i7 %layer3_weights_V_45_load"   --->   Operation 1024 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1025 [1/1] (3.88ns)   --->   "%mul_ln1118_17 = mul i39 %sext_ln1118_48, i39 %sext_ln1116_45"   --->   Operation 1025 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1026 [1/1] (0.00ns)   --->   "%layer3_weights_V_46_addr = getelementptr i8 %layer3_weights_V_46, i64 0, i64 %j_2_cast"   --->   Operation 1026 'getelementptr' 'layer3_weights_V_46_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1027 [2/2] (0.79ns)   --->   "%layer3_weights_V_46_load = load i3 %layer3_weights_V_46_addr"   --->   Operation 1027 'load' 'layer3_weights_V_46_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_67 : Operation 1028 [1/1] (0.00ns)   --->   "%layer3_weights_V_47_addr = getelementptr i8 %layer3_weights_V_47, i64 0, i64 %j_2_cast"   --->   Operation 1028 'getelementptr' 'layer3_weights_V_47_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1029 [2/2] (0.79ns)   --->   "%layer3_weights_V_47_load = load i3 %layer3_weights_V_47_addr"   --->   Operation 1029 'load' 'layer3_weights_V_47_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_67 : Operation 1030 [1/1] (0.00ns)   --->   "%layer3_weights_V_48_addr = getelementptr i8 %layer3_weights_V_48, i64 0, i64 %j_2_cast"   --->   Operation 1030 'getelementptr' 'layer3_weights_V_48_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1031 [2/2] (0.79ns)   --->   "%layer3_weights_V_48_load = load i3 %layer3_weights_V_48_addr"   --->   Operation 1031 'load' 'layer3_weights_V_48_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_67 : Operation 1032 [1/1] (0.00ns)   --->   "%layer3_weights_V_49_addr = getelementptr i8 %layer3_weights_V_49, i64 0, i64 %j_2_cast"   --->   Operation 1032 'getelementptr' 'layer3_weights_V_49_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1033 [2/2] (0.79ns)   --->   "%layer3_weights_V_49_load = load i3 %layer3_weights_V_49_addr"   --->   Operation 1033 'load' 'layer3_weights_V_49_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_67 : Operation 1034 [1/1] (0.00ns)   --->   "%layer3_weights_V_50_addr = getelementptr i8 %layer3_weights_V_50, i64 0, i64 %j_2_cast"   --->   Operation 1034 'getelementptr' 'layer3_weights_V_50_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_67 : Operation 1035 [2/2] (0.79ns)   --->   "%layer3_weights_V_50_load = load i3 %layer3_weights_V_50_addr"   --->   Operation 1035 'load' 'layer3_weights_V_50_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 68 <SV = 52> <Delay = 7.13>
ST_68 : Operation 1036 [1/1] (0.00ns)   --->   "%shl_ln728_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0"   --->   Operation 1036 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i39 %mul_ln1118_15"   --->   Operation 1037 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1038 [1/1] (1.23ns)   --->   "%add_ln1192_42 = add i40 %shl_ln728_41, i40 %sext_ln703_14"   --->   Operation 1038 'add' 'add_ln1192_42' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_42, i32 8, i32 39"   --->   Operation 1039 'partselect' 'tmp_52' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1040 [1/1] (0.00ns)   --->   "%shl_ln728_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_52, i8 0"   --->   Operation 1040 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i39 %mul_ln1118_16"   --->   Operation 1041 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1042 [1/1] (1.23ns)   --->   "%add_ln1192_43 = add i40 %shl_ln728_42, i40 %sext_ln703_15"   --->   Operation 1042 'add' 'add_ln1192_43' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_43, i32 8, i32 39"   --->   Operation 1043 'partselect' 'tmp_53' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1044 [1/1] (0.00ns)   --->   "%shl_ln728_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_53, i8 0"   --->   Operation 1044 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i39 %mul_ln1118_17"   --->   Operation 1045 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1046 [1/1] (1.23ns)   --->   "%add_ln1192_44 = add i40 %shl_ln728_43, i40 %sext_ln703_16"   --->   Operation 1046 'add' 'add_ln1192_44' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1047 [1/2] (0.79ns)   --->   "%layer3_weights_V_46_load = load i3 %layer3_weights_V_46_addr"   --->   Operation 1047 'load' 'layer3_weights_V_46_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_68 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i8 %layer3_weights_V_46_load"   --->   Operation 1048 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1049 [1/1] (3.88ns)   --->   "%mul_ln703_30 = mul i40 %sext_ln1118_49, i40 %sext_ln1116_46"   --->   Operation 1049 'mul' 'mul_ln703_30' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_44, i32 8, i32 39"   --->   Operation 1050 'partselect' 'tmp_54' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1051 [1/1] (0.00ns)   --->   "%shl_ln728_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0"   --->   Operation 1051 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1052 [1/1] (1.23ns)   --->   "%add_ln1192_45 = add i40 %shl_ln728_44, i40 %mul_ln703_30"   --->   Operation 1052 'add' 'add_ln1192_45' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1053 [1/2] (0.79ns)   --->   "%layer3_weights_V_47_load = load i3 %layer3_weights_V_47_addr"   --->   Operation 1053 'load' 'layer3_weights_V_47_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_68 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i8 %layer3_weights_V_47_load"   --->   Operation 1054 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1055 [1/1] (3.88ns)   --->   "%mul_ln703_31 = mul i40 %sext_ln1118_50, i40 %sext_ln1116_47"   --->   Operation 1055 'mul' 'mul_ln703_31' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_45, i32 8, i32 39"   --->   Operation 1056 'partselect' 'tmp_55' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1057 [1/1] (0.00ns)   --->   "%shl_ln728_45 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_55, i8 0"   --->   Operation 1057 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1058 [1/1] (1.23ns)   --->   "%add_ln1192_46 = add i40 %shl_ln728_45, i40 %mul_ln703_31"   --->   Operation 1058 'add' 'add_ln1192_46' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1059 [1/2] (0.79ns)   --->   "%layer3_weights_V_48_load = load i3 %layer3_weights_V_48_addr"   --->   Operation 1059 'load' 'layer3_weights_V_48_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_68 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i8 %layer3_weights_V_48_load"   --->   Operation 1060 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1061 [1/1] (3.88ns)   --->   "%mul_ln703_32 = mul i40 %sext_ln1118_51, i40 %sext_ln1116_48"   --->   Operation 1061 'mul' 'mul_ln703_32' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_46, i32 8, i32 39"   --->   Operation 1062 'partselect' 'tmp_56' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1063 [1/2] (0.79ns)   --->   "%layer3_weights_V_49_load = load i3 %layer3_weights_V_49_addr"   --->   Operation 1063 'load' 'layer3_weights_V_49_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_68 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i8 %layer3_weights_V_49_load"   --->   Operation 1064 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1065 [1/1] (3.88ns)   --->   "%mul_ln703_33 = mul i40 %sext_ln1118_52, i40 %sext_ln1116_49"   --->   Operation 1065 'mul' 'mul_ln703_33' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1066 [1/2] (0.79ns)   --->   "%layer3_weights_V_50_load = load i3 %layer3_weights_V_50_addr"   --->   Operation 1066 'load' 'layer3_weights_V_50_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_68 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i8 %layer3_weights_V_50_load"   --->   Operation 1067 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1068 [1/1] (3.88ns)   --->   "%mul_ln703_34 = mul i40 %sext_ln1118_53, i40 %sext_ln1116_50"   --->   Operation 1068 'mul' 'mul_ln703_34' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1069 [1/1] (0.00ns)   --->   "%layer3_weights_V_51_addr = getelementptr i8 %layer3_weights_V_51, i64 0, i64 %j_2_cast"   --->   Operation 1069 'getelementptr' 'layer3_weights_V_51_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1070 [2/2] (0.79ns)   --->   "%layer3_weights_V_51_load = load i3 %layer3_weights_V_51_addr"   --->   Operation 1070 'load' 'layer3_weights_V_51_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_68 : Operation 1071 [1/1] (0.00ns)   --->   "%layer3_weights_V_52_addr = getelementptr i8 %layer3_weights_V_52, i64 0, i64 %j_2_cast"   --->   Operation 1071 'getelementptr' 'layer3_weights_V_52_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1072 [2/2] (0.79ns)   --->   "%layer3_weights_V_52_load = load i3 %layer3_weights_V_52_addr"   --->   Operation 1072 'load' 'layer3_weights_V_52_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_68 : Operation 1073 [1/1] (0.00ns)   --->   "%layer3_weights_V_53_addr = getelementptr i7 %layer3_weights_V_53, i64 0, i64 %j_2_cast"   --->   Operation 1073 'getelementptr' 'layer3_weights_V_53_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1074 [2/2] (0.79ns)   --->   "%layer3_weights_V_53_load = load i3 %layer3_weights_V_53_addr"   --->   Operation 1074 'load' 'layer3_weights_V_53_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_68 : Operation 1075 [1/1] (0.00ns)   --->   "%layer3_weights_V_54_addr = getelementptr i8 %layer3_weights_V_54, i64 0, i64 %j_2_cast"   --->   Operation 1075 'getelementptr' 'layer3_weights_V_54_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1076 [2/2] (0.79ns)   --->   "%layer3_weights_V_54_load = load i3 %layer3_weights_V_54_addr"   --->   Operation 1076 'load' 'layer3_weights_V_54_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_68 : Operation 1077 [1/1] (0.00ns)   --->   "%layer3_weights_V_55_addr = getelementptr i8 %layer3_weights_V_55, i64 0, i64 %j_2_cast"   --->   Operation 1077 'getelementptr' 'layer3_weights_V_55_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_68 : Operation 1078 [2/2] (0.79ns)   --->   "%layer3_weights_V_55_load = load i3 %layer3_weights_V_55_addr"   --->   Operation 1078 'load' 'layer3_weights_V_55_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 69 <SV = 53> <Delay = 7.13>
ST_69 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln728_46 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_56, i8 0"   --->   Operation 1079 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1080 [1/1] (1.23ns)   --->   "%add_ln1192_47 = add i40 %shl_ln728_46, i40 %mul_ln703_32"   --->   Operation 1080 'add' 'add_ln1192_47' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_47, i32 8, i32 39"   --->   Operation 1081 'partselect' 'tmp_57' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1082 [1/1] (0.00ns)   --->   "%shl_ln728_47 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_57, i8 0"   --->   Operation 1082 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1083 [1/1] (1.23ns)   --->   "%add_ln1192_48 = add i40 %shl_ln728_47, i40 %mul_ln703_33"   --->   Operation 1083 'add' 'add_ln1192_48' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_48, i32 8, i32 39"   --->   Operation 1084 'partselect' 'tmp_58' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln728_48 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_58, i8 0"   --->   Operation 1085 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1086 [1/1] (1.23ns)   --->   "%add_ln1192_49 = add i40 %shl_ln728_48, i40 %mul_ln703_34"   --->   Operation 1086 'add' 'add_ln1192_49' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1087 [1/2] (0.79ns)   --->   "%layer3_weights_V_51_load = load i3 %layer3_weights_V_51_addr"   --->   Operation 1087 'load' 'layer3_weights_V_51_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_69 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i8 %layer3_weights_V_51_load"   --->   Operation 1088 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1089 [1/1] (3.88ns)   --->   "%mul_ln703_35 = mul i40 %sext_ln1118_54, i40 %sext_ln1116_51"   --->   Operation 1089 'mul' 'mul_ln703_35' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_49, i32 8, i32 39"   --->   Operation 1090 'partselect' 'tmp_59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1091 [1/1] (0.00ns)   --->   "%shl_ln728_49 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_59, i8 0"   --->   Operation 1091 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1092 [1/1] (1.23ns)   --->   "%add_ln1192_50 = add i40 %shl_ln728_49, i40 %mul_ln703_35"   --->   Operation 1092 'add' 'add_ln1192_50' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1093 [1/2] (0.79ns)   --->   "%layer3_weights_V_52_load = load i3 %layer3_weights_V_52_addr"   --->   Operation 1093 'load' 'layer3_weights_V_52_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_69 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i8 %layer3_weights_V_52_load"   --->   Operation 1094 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1095 [1/1] (3.88ns)   --->   "%mul_ln703_36 = mul i40 %sext_ln1118_55, i40 %sext_ln1116_52"   --->   Operation 1095 'mul' 'mul_ln703_36' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_50, i32 8, i32 39"   --->   Operation 1096 'partselect' 'tmp_60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1097 [1/1] (0.00ns)   --->   "%shl_ln728_50 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_60, i8 0"   --->   Operation 1097 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1098 [1/1] (1.23ns)   --->   "%add_ln1192_51 = add i40 %shl_ln728_50, i40 %mul_ln703_36"   --->   Operation 1098 'add' 'add_ln1192_51' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1099 [1/2] (0.79ns)   --->   "%layer3_weights_V_53_load = load i3 %layer3_weights_V_53_addr"   --->   Operation 1099 'load' 'layer3_weights_V_53_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_69 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i7 %layer3_weights_V_53_load"   --->   Operation 1100 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1101 [1/1] (3.88ns)   --->   "%mul_ln1118_18 = mul i39 %sext_ln1118_56, i39 %sext_ln1116_53"   --->   Operation 1101 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_51, i32 8, i32 39"   --->   Operation 1102 'partselect' 'tmp_61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1103 [1/2] (0.79ns)   --->   "%layer3_weights_V_54_load = load i3 %layer3_weights_V_54_addr"   --->   Operation 1103 'load' 'layer3_weights_V_54_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_69 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i8 %layer3_weights_V_54_load"   --->   Operation 1104 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1105 [1/1] (3.88ns)   --->   "%mul_ln703_37 = mul i40 %sext_ln1118_57, i40 %sext_ln1116_54"   --->   Operation 1105 'mul' 'mul_ln703_37' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1106 [1/2] (0.79ns)   --->   "%layer3_weights_V_55_load = load i3 %layer3_weights_V_55_addr"   --->   Operation 1106 'load' 'layer3_weights_V_55_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_69 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i8 %layer3_weights_V_55_load"   --->   Operation 1107 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1108 [1/1] (3.88ns)   --->   "%mul_ln703_38 = mul i40 %sext_ln1118_58, i40 %sext_ln1116_55"   --->   Operation 1108 'mul' 'mul_ln703_38' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1109 [1/1] (0.00ns)   --->   "%layer3_weights_V_56_addr = getelementptr i7 %layer3_weights_V_56, i64 0, i64 %j_2_cast"   --->   Operation 1109 'getelementptr' 'layer3_weights_V_56_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1110 [2/2] (0.79ns)   --->   "%layer3_weights_V_56_load = load i3 %layer3_weights_V_56_addr"   --->   Operation 1110 'load' 'layer3_weights_V_56_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_69 : Operation 1111 [1/1] (0.00ns)   --->   "%layer3_weights_V_57_addr = getelementptr i8 %layer3_weights_V_57, i64 0, i64 %j_2_cast"   --->   Operation 1111 'getelementptr' 'layer3_weights_V_57_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1112 [2/2] (0.79ns)   --->   "%layer3_weights_V_57_load = load i3 %layer3_weights_V_57_addr"   --->   Operation 1112 'load' 'layer3_weights_V_57_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_69 : Operation 1113 [1/1] (0.00ns)   --->   "%layer3_weights_V_58_addr = getelementptr i8 %layer3_weights_V_58, i64 0, i64 %j_2_cast"   --->   Operation 1113 'getelementptr' 'layer3_weights_V_58_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1114 [2/2] (0.79ns)   --->   "%layer3_weights_V_58_load = load i3 %layer3_weights_V_58_addr"   --->   Operation 1114 'load' 'layer3_weights_V_58_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_69 : Operation 1115 [1/1] (0.00ns)   --->   "%layer3_weights_V_59_addr = getelementptr i8 %layer3_weights_V_59, i64 0, i64 %j_2_cast"   --->   Operation 1115 'getelementptr' 'layer3_weights_V_59_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_69 : Operation 1116 [2/2] (0.79ns)   --->   "%layer3_weights_V_59_load = load i3 %layer3_weights_V_59_addr"   --->   Operation 1116 'load' 'layer3_weights_V_59_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 70 <SV = 54> <Delay = 7.13>
ST_70 : Operation 1117 [1/1] (0.00ns)   --->   "%shl_ln728_51 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_61, i8 0"   --->   Operation 1117 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i39 %mul_ln1118_18"   --->   Operation 1118 'sext' 'sext_ln703_17' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1119 [1/1] (1.23ns)   --->   "%add_ln1192_52 = add i40 %shl_ln728_51, i40 %sext_ln703_17"   --->   Operation 1119 'add' 'add_ln1192_52' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_52, i32 8, i32 39"   --->   Operation 1120 'partselect' 'tmp_62' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1121 [1/1] (0.00ns)   --->   "%shl_ln728_52 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_62, i8 0"   --->   Operation 1121 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1122 [1/1] (1.23ns)   --->   "%add_ln1192_53 = add i40 %shl_ln728_52, i40 %mul_ln703_37"   --->   Operation 1122 'add' 'add_ln1192_53' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_53, i32 8, i32 39"   --->   Operation 1123 'partselect' 'tmp_63' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1124 [1/1] (0.00ns)   --->   "%shl_ln728_53 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_63, i8 0"   --->   Operation 1124 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1125 [1/1] (1.23ns)   --->   "%add_ln1192_54 = add i40 %shl_ln728_53, i40 %mul_ln703_38"   --->   Operation 1125 'add' 'add_ln1192_54' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1126 [1/2] (0.79ns)   --->   "%layer3_weights_V_56_load = load i3 %layer3_weights_V_56_addr"   --->   Operation 1126 'load' 'layer3_weights_V_56_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_70 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i7 %layer3_weights_V_56_load"   --->   Operation 1127 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1128 [1/1] (3.88ns)   --->   "%mul_ln1118_19 = mul i39 %sext_ln1118_59, i39 %sext_ln1116_56"   --->   Operation 1128 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_54, i32 8, i32 39"   --->   Operation 1129 'partselect' 'tmp_64' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1130 [1/1] (0.00ns)   --->   "%shl_ln728_54 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_64, i8 0"   --->   Operation 1130 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i39 %mul_ln1118_19"   --->   Operation 1131 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1132 [1/1] (1.23ns)   --->   "%add_ln1192_55 = add i40 %shl_ln728_54, i40 %sext_ln703_18"   --->   Operation 1132 'add' 'add_ln1192_55' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1133 [1/2] (0.79ns)   --->   "%layer3_weights_V_57_load = load i3 %layer3_weights_V_57_addr"   --->   Operation 1133 'load' 'layer3_weights_V_57_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_70 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i8 %layer3_weights_V_57_load"   --->   Operation 1134 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1135 [1/1] (3.88ns)   --->   "%mul_ln703_39 = mul i40 %sext_ln1118_60, i40 %sext_ln1116_57"   --->   Operation 1135 'mul' 'mul_ln703_39' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_55, i32 8, i32 39"   --->   Operation 1136 'partselect' 'tmp_65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1137 [1/1] (0.00ns)   --->   "%shl_ln728_55 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_65, i8 0"   --->   Operation 1137 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1138 [1/1] (1.23ns)   --->   "%add_ln1192_56 = add i40 %shl_ln728_55, i40 %mul_ln703_39"   --->   Operation 1138 'add' 'add_ln1192_56' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1139 [1/2] (0.79ns)   --->   "%layer3_weights_V_58_load = load i3 %layer3_weights_V_58_addr"   --->   Operation 1139 'load' 'layer3_weights_V_58_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_70 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i8 %layer3_weights_V_58_load"   --->   Operation 1140 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1141 [1/1] (3.88ns)   --->   "%mul_ln703_40 = mul i40 %sext_ln1118_61, i40 %sext_ln1116_58"   --->   Operation 1141 'mul' 'mul_ln703_40' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_56, i32 8, i32 39"   --->   Operation 1142 'partselect' 'tmp_66' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1143 [1/2] (0.79ns)   --->   "%layer3_weights_V_59_load = load i3 %layer3_weights_V_59_addr"   --->   Operation 1143 'load' 'layer3_weights_V_59_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_70 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i8 %layer3_weights_V_59_load"   --->   Operation 1144 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1145 [1/1] (3.88ns)   --->   "%mul_ln703_41 = mul i40 %sext_ln1118_62, i40 %sext_ln1116_59"   --->   Operation 1145 'mul' 'mul_ln703_41' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1146 [1/1] (0.00ns)   --->   "%layer3_weights_V_60_addr = getelementptr i8 %layer3_weights_V_60, i64 0, i64 %j_2_cast"   --->   Operation 1146 'getelementptr' 'layer3_weights_V_60_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1147 [2/2] (0.79ns)   --->   "%layer3_weights_V_60_load = load i3 %layer3_weights_V_60_addr"   --->   Operation 1147 'load' 'layer3_weights_V_60_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_70 : Operation 1148 [1/1] (0.00ns)   --->   "%layer3_weights_V_61_addr = getelementptr i8 %layer3_weights_V_61, i64 0, i64 %j_2_cast"   --->   Operation 1148 'getelementptr' 'layer3_weights_V_61_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1149 [2/2] (0.79ns)   --->   "%layer3_weights_V_61_load = load i3 %layer3_weights_V_61_addr"   --->   Operation 1149 'load' 'layer3_weights_V_61_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_70 : Operation 1150 [1/1] (0.00ns)   --->   "%layer3_weights_V_62_addr = getelementptr i7 %layer3_weights_V_62, i64 0, i64 %j_2_cast"   --->   Operation 1150 'getelementptr' 'layer3_weights_V_62_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_70 : Operation 1151 [2/2] (0.79ns)   --->   "%layer3_weights_V_62_load = load i3 %layer3_weights_V_62_addr"   --->   Operation 1151 'load' 'layer3_weights_V_62_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>

State 71 <SV = 55> <Delay = 7.13>
ST_71 : Operation 1152 [1/1] (0.00ns)   --->   "%shl_ln728_56 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_66, i8 0"   --->   Operation 1152 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1153 [1/1] (1.23ns)   --->   "%add_ln1192_57 = add i40 %shl_ln728_56, i40 %mul_ln703_40"   --->   Operation 1153 'add' 'add_ln1192_57' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_57, i32 8, i32 39"   --->   Operation 1154 'partselect' 'tmp_67' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1155 [1/1] (0.00ns)   --->   "%shl_ln728_57 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_67, i8 0"   --->   Operation 1155 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1156 [1/1] (1.23ns)   --->   "%add_ln1192_58 = add i40 %shl_ln728_57, i40 %mul_ln703_41"   --->   Operation 1156 'add' 'add_ln1192_58' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1157 [1/2] (0.79ns)   --->   "%layer3_weights_V_60_load = load i3 %layer3_weights_V_60_addr"   --->   Operation 1157 'load' 'layer3_weights_V_60_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_71 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i8 %layer3_weights_V_60_load"   --->   Operation 1158 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1159 [1/1] (3.88ns)   --->   "%mul_ln703_42 = mul i40 %sext_ln1118_63, i40 %sext_ln1116_60"   --->   Operation 1159 'mul' 'mul_ln703_42' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_58, i32 8, i32 39"   --->   Operation 1160 'partselect' 'tmp_68' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1161 [1/1] (0.00ns)   --->   "%shl_ln728_58 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_68, i8 0"   --->   Operation 1161 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1162 [1/1] (1.23ns)   --->   "%add_ln1192_59 = add i40 %shl_ln728_58, i40 %mul_ln703_42"   --->   Operation 1162 'add' 'add_ln1192_59' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1163 [1/2] (0.79ns)   --->   "%layer3_weights_V_61_load = load i3 %layer3_weights_V_61_addr"   --->   Operation 1163 'load' 'layer3_weights_V_61_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_71 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i8 %layer3_weights_V_61_load"   --->   Operation 1164 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1165 [1/1] (3.88ns)   --->   "%mul_ln703_43 = mul i40 %sext_ln1118_64, i40 %sext_ln1116_61"   --->   Operation 1165 'mul' 'mul_ln703_43' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_59, i32 8, i32 39"   --->   Operation 1166 'partselect' 'tmp_69' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1167 [1/1] (0.00ns)   --->   "%shl_ln728_59 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_69, i8 0"   --->   Operation 1167 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1168 [1/1] (1.23ns)   --->   "%add_ln1192_60 = add i40 %shl_ln728_59, i40 %mul_ln703_43"   --->   Operation 1168 'add' 'add_ln1192_60' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1169 [1/2] (0.79ns)   --->   "%layer3_weights_V_62_load = load i3 %layer3_weights_V_62_addr"   --->   Operation 1169 'load' 'layer3_weights_V_62_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_71 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_60, i32 8, i32 39"   --->   Operation 1170 'partselect' 'tmp_70' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1171 [1/1] (0.00ns)   --->   "%layer3_weights_V_63_addr = getelementptr i8 %layer3_weights_V_63, i64 0, i64 %j_2_cast"   --->   Operation 1171 'getelementptr' 'layer3_weights_V_63_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_71 : Operation 1172 [2/2] (0.79ns)   --->   "%layer3_weights_V_63_load = load i3 %layer3_weights_V_63_addr"   --->   Operation 1172 'load' 'layer3_weights_V_63_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>

State 72 <SV = 56> <Delay = 7.13>
ST_72 : Operation 1173 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/hls/matmul.cpp:59]   --->   Operation 1173 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i7 %layer3_weights_V_62_load"   --->   Operation 1174 'sext' 'sext_ln1118_65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1175 [1/1] (3.88ns)   --->   "%mul_ln1118_20 = mul i39 %sext_ln1118_65, i39 %sext_ln1116_62"   --->   Operation 1175 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1176 [1/1] (0.00ns)   --->   "%shl_ln728_60 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_70, i8 0"   --->   Operation 1176 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i39 %mul_ln1118_20"   --->   Operation 1177 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1178 [1/1] (1.23ns)   --->   "%add_ln1192_61 = add i40 %shl_ln728_60, i40 %sext_ln703_19"   --->   Operation 1178 'add' 'add_ln1192_61' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1179 [1/2] (0.79ns)   --->   "%layer3_weights_V_63_load = load i3 %layer3_weights_V_63_addr"   --->   Operation 1179 'load' 'layer3_weights_V_63_load' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_72 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i8 %layer3_weights_V_63_load"   --->   Operation 1180 'sext' 'sext_ln1118_66' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1181 [1/1] (3.88ns)   --->   "%mul_ln703_44 = mul i40 %sext_ln1118_66, i40 %temp_output2_0_V_load_63_cast"   --->   Operation 1181 'mul' 'mul_ln703_44' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_61, i32 8, i32 39"   --->   Operation 1182 'partselect' 'tmp_71' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1183 [1/1] (0.00ns)   --->   "%shl_ln728_61 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_71, i8 0"   --->   Operation 1183 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1184 [1/1] (1.23ns)   --->   "%add_ln1192_62 = add i40 %shl_ln728_61, i40 %mul_ln703_44"   --->   Operation 1184 'add' 'add_ln1192_62' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_62, i32 8, i32 39"   --->   Operation 1185 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1186 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_1 = getelementptr i32 %temp_output3_0_V, i64 0, i64 %j_2_cast" [src/hls/matmul.cpp:67]   --->   Operation 1186 'getelementptr' 'temp_output3_0_V_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_72 : Operation 1187 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %trunc_ln708_s, i3 %temp_output3_0_V_addr_1" [src/hls/matmul.cpp:67]   --->   Operation 1187 'store' 'store_ln67' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_72 : Operation 1188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 1188 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 73 <SV = 43> <Delay = 0.48>
ST_73 : Operation 1189 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 1189 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 74 <SV = 44> <Delay = 0.79>
ST_74 : Operation 1190 [1/1] (0.00ns)   --->   "%i_3 = phi i3 %add_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i3 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 1190 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1191 [1/1] (0.74ns)   --->   "%add_ln109 = add i3 %i_3, i3 1" [src/hls/matmul.cpp:109]   --->   Operation 1191 'add' 'add_ln109' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1192 [1/1] (0.69ns)   --->   "%icmp_ln109 = icmp_eq  i3 %i_3, i3 5" [src/hls/matmul.cpp:109]   --->   Operation 1192 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1193 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, void %_Z13hw_act_layer3PA5_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv" [src/hls/matmul.cpp:109]   --->   Operation 1193 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1194 [1/1] (0.00ns)   --->   "%trunc_ln731_cast59 = zext i3 %i_3"   --->   Operation 1194 'zext' 'trunc_ln731_cast59' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_74 : Operation 1195 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_2 = getelementptr i32 %temp_output3_0_V, i64 0, i64 %trunc_ln731_cast59"   --->   Operation 1195 'getelementptr' 'temp_output3_0_V_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_74 : Operation 1196 [2/2] (0.79ns)   --->   "%temp_output3_0_V_load = load i3 %temp_output3_0_V_addr_2"   --->   Operation 1196 'load' 'temp_output3_0_V_load' <Predicate = (!icmp_ln109)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 75 <SV = 45> <Delay = 2.42>
ST_75 : Operation 1197 [1/1] (0.00ns)   --->   "%max_idx_V = phi i32 %max_idx_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294967040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 1197 'phi' 'max_idx_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1198 [1/1] (0.00ns)   --->   "%max_val_V = phi i32 %max_val_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294935040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 1198 'phi' 'max_val_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1199 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1199 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1200 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 1200 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1201 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/hls/matmul.cpp:108]   --->   Operation 1201 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 1202 [1/2] (0.79ns)   --->   "%temp_output3_0_V_load = load i3 %temp_output3_0_V_addr_2"   --->   Operation 1202 'load' 'temp_output3_0_V_load' <Predicate = (!icmp_ln109)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_75 : Operation 1203 [1/1] (1.11ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %temp_output3_0_V_load, i32 %max_val_V"   --->   Operation 1203 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln109)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1204 [1/1] (0.52ns)   --->   "%max_val_V_1 = select i1 %icmp_ln1494, i32 %temp_output3_0_V_load, i32 %max_val_V" [src/hls/matmul.cpp:111]   --->   Operation 1204 'select' 'max_val_V_1' <Predicate = (!icmp_ln109)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i_3, i8 0" [src/hls/matmul.cpp:111]   --->   Operation 1205 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i11 %shl_ln1" [src/hls/matmul.cpp:111]   --->   Operation 1206 'zext' 'zext_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 1207 [1/1] (0.52ns)   --->   "%max_idx_V_1 = select i1 %icmp_ln1494, i32 %zext_ln111, i32 %max_idx_V" [src/hls/matmul.cpp:111]   --->   Operation 1207 'select' 'max_idx_V_1' <Predicate = (!icmp_ln109)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 1208 'br' 'br_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 76 <SV = 46> <Delay = 1.54>
ST_76 : Operation 1209 [1/1] (0.00ns)   --->   "%ret_V_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %max_idx_V, i32 8, i32 31"   --->   Operation 1209 'partselect' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %max_idx_V, i32 31"   --->   Operation 1210 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %max_idx_V"   --->   Operation 1211 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1212 [1/1] (0.85ns)   --->   "%icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0"   --->   Operation 1212 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1213 [1/1] (1.10ns)   --->   "%ret_V_4 = add i24 %ret_V_3, i24 1"   --->   Operation 1213 'add' 'ret_V_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%select_ln850 = select i1 %icmp_ln851, i24 %ret_V_3, i24 %ret_V_4"   --->   Operation 1214 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 1215 [1/1] (0.43ns) (out node of the LUT)   --->   "%ret_V_6 = select i1 %p_Result_7, i24 %select_ln850, i24 %ret_V_3"   --->   Operation 1215 'select' 'ret_V_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i24 %ret_V_6"   --->   Operation 1216 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1217 [1/1] (0.00ns)   --->   "%ret_ln148 = ret i32 %sext_ln545" [src/hls/matmul.cpp:148]   --->   Operation 1217 'ret' 'ret_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('fp_input_img.V', src/hls/matmul.cpp:130) [138]  (0 ns)
	'getelementptr' operation ('fp_input_img_V_addr') [142]  (0 ns)
	'store' operation ('store_ln586') of constant 256 on array 'fp_input_img.V', src/hls/matmul.cpp:130 [143]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', src/hls/matmul.cpp:5) with incoming values : ('add_ln5', src/hls/matmul.cpp:5) [146]  (0 ns)
	'getelementptr' operation ('input_img_addr', src/hls/matmul.cpp:6) [155]  (0 ns)
	'load' operation ('input_img_load', src/hls/matmul.cpp:6) on array 'input_img' [156]  (1.35 ns)

 <State 3>: 4.14ns
The critical path consists of the following:
	'load' operation ('input_img_load', src/hls/matmul.cpp:6) on array 'input_img' [156]  (1.35 ns)
	'fpext' operation ('d') [158]  (2.79 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'fpext' operation ('d') [158]  (2.79 ns)
	'icmp' operation ('icmp_ln571') [169]  (1.47 ns)

 <State 5>: 7.28ns
The critical path consists of the following:
	'add' operation ('add_ln581') [172]  (0.962 ns)
	'select' operation ('sh_amt') [174]  (0.431 ns)
	'icmp' operation ('icmp_ln585') [191]  (0.861 ns)
	'and' operation ('and_ln585') [192]  (0 ns)
	'select' operation ('select_ln571_1') [198]  (1.7 ns)
	'select' operation ('select_ln571_3') [200]  (1.45 ns)
	'select' operation ('select_ln571_4') [202]  (0.525 ns)
	'store' operation ('store_ln6', src/hls/matmul.cpp:6) of variable 'select_ln571_4' on array 'fp_input_img.V', src/hls/matmul.cpp:130 [204]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr') [207]  (0 ns)
	'store' operation ('store_ln731') of constant 256 on array 'temp_output[0].V', src/hls/matmul.cpp:133 [208]  (1.35 ns)

 <State 7>: 0.907ns
The critical path consists of the following:
	'phi' operation ('j', src/hls/matmul.cpp:21) with incoming values : ('add_ln21', src/hls/matmul.cpp:21) [215]  (0 ns)
	'add' operation ('add_ln21', src/hls/matmul.cpp:21) [216]  (0.907 ns)

 <State 8>: 2.37ns
The critical path consists of the following:
	'phi' operation ('k', src/hls/matmul.cpp:25) with incoming values : ('add_ln25', src/hls/matmul.cpp:25) [226]  (0 ns)
	'or' operation ('or_ln25', src/hls/matmul.cpp:25) [249]  (0 ns)
	'add' operation ('add_ln1118') [252]  (1.02 ns)
	'getelementptr' operation ('weights_layer1_weights_V_addr_1') [254]  (0 ns)
	'load' operation ('weights_layer1_weights_V_load_1') on array 'weights_layer1_weights_V' [258]  (1.35 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'fp_input_img.V', src/hls/matmul.cpp:130 [241]  (1.35 ns)

 <State 10>: 6.35ns
The critical path consists of the following:
	'mul' operation ('r.V') [245]  (3.88 ns)
	'add' operation ('ret.V') [248]  (1.23 ns)
	'add' operation ('ret.V') [264]  (1.23 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr_2', src/hls/matmul.cpp:29) [268]  (0 ns)
	'store' operation ('store_ln29', src/hls/matmul.cpp:29) of variable 'sum.V' on array 'temp_output[0].V', src/hls/matmul.cpp:133 [269]  (1.35 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', src/hls/matmul.cpp:77) with incoming values : ('add_ln77', src/hls/matmul.cpp:77) [274]  (0 ns)
	'getelementptr' operation ('temp_output_0_V_addr_1') [283]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [284]  (1.35 ns)

 <State 13>: 7.27ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [284]  (1.35 ns)
	'sub' operation ('tmp.V') [289]  (1.2 ns)
	'select' operation ('tmp.V') [290]  (0.525 ns)
	'cttz' operation ('l') [292]  (0 ns)
	'sub' operation ('sub_ln894') [293]  (1.2 ns)
	'add' operation ('lsb_index') [294]  (1.2 ns)
	'shl' operation ('shl_ln899') [301]  (0 ns)
	'or' operation ('or_ln899_2') [302]  (0 ns)
	'and' operation ('and_ln899') [303]  (0 ns)
	'icmp' operation ('icmp_ln899') [304]  (1.45 ns)
	'select' operation ('select_ln896') [310]  (0 ns)
	'select' operation ('select_ln908') [318]  (0.331 ns)

 <State 14>: 6.61ns
The critical path consists of the following:
	'shl' operation ('shl_ln909') [317]  (0 ns)
	'select' operation ('m') [319]  (0 ns)
	'add' operation ('m') [321]  (1.47 ns)
	'select' operation ('select_ln893') [325]  (0.451 ns)
	'add' operation ('add_ln915') [328]  (1.07 ns)
	'dcmp' operation ('tmp') [336]  (3.61 ns)

 <State 15>: 5.3ns
The critical path consists of the following:
	'dcmp' operation ('tmp') [336]  (3.61 ns)
	'and' operation ('and_ln1506') [337]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 16>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', src/hls/matmul.cpp:40) with incoming values : ('add_ln40_1', src/hls/matmul.cpp:40) [347]  (0.489 ns)

 <State 17>: 3.64ns
The critical path consists of the following:
	'phi' operation ('j', src/hls/matmul.cpp:40) with incoming values : ('select_ln40_1', src/hls/matmul.cpp:40) [348]  (0 ns)
	'add' operation ('add_ln40', src/hls/matmul.cpp:40) [356]  (0.897 ns)
	'select' operation ('select_ln40_1', src/hls/matmul.cpp:40) [361]  (0.42 ns)
	'add' operation ('add_ln1118_1') [368]  (0.975 ns)
	'getelementptr' operation ('weights_layer2_weights_V_addr') [370]  (0 ns)
	'load' operation ('weights_layer2_weights_V_load') on array 'weights_layer2_weights_V' [375]  (1.35 ns)

 <State 18>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [373]  (1.35 ns)
	'mul' operation ('r.V') [377]  (3.88 ns)
	'add' operation ('ret.V') [380]  (1.23 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output2_0_V_addr_65', src/hls/matmul.cpp:48) [386]  (0 ns)
	'store' operation ('store_ln48', src/hls/matmul.cpp:48) of variable 'sum.V' on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [387]  (1.35 ns)

 <State 20>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', src/hls/matmul.cpp:92) with incoming values : ('add_ln92', src/hls/matmul.cpp:92) [394]  (0.489 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', src/hls/matmul.cpp:92) with incoming values : ('add_ln92', src/hls/matmul.cpp:92) [394]  (0 ns)
	'getelementptr' operation ('temp_output2_0_V_addr_1') [403]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [404]  (1.35 ns)

 <State 22>: 7.27ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [404]  (1.35 ns)
	'sub' operation ('tmp.V') [409]  (1.2 ns)
	'select' operation ('tmp.V') [410]  (0.525 ns)
	'cttz' operation ('l') [412]  (0 ns)
	'sub' operation ('sub_ln894_1') [413]  (1.2 ns)
	'add' operation ('lsb_index') [414]  (1.2 ns)
	'shl' operation ('shl_ln899_1') [421]  (0 ns)
	'or' operation ('or_ln899') [422]  (0 ns)
	'and' operation ('and_ln899_2') [423]  (0 ns)
	'icmp' operation ('icmp_ln899_1') [424]  (1.45 ns)
	'select' operation ('select_ln896_1') [430]  (0 ns)
	'select' operation ('select_ln908_2') [438]  (0.331 ns)

 <State 23>: 6.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln908_1') [433]  (0 ns)
	'select' operation ('m') [439]  (0 ns)
	'add' operation ('m') [441]  (1.47 ns)
	'select' operation ('select_ln893_1') [445]  (0.451 ns)
	'add' operation ('add_ln915_1') [448]  (1.07 ns)
	'dcmp' operation ('tmp_3') [456]  (3.61 ns)

 <State 24>: 5.3ns
The critical path consists of the following:
	'dcmp' operation ('tmp_3') [456]  (3.61 ns)
	'and' operation ('and_ln1506_1') [457]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 25>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [465]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [465]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_2') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [471]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_4') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [477]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_6') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [483]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_8') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [489]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_10') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [495]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_12') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [501]  (1.35 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_14') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [507]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_16') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [513]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_18') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [519]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_20') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [525]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_22') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [531]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_24') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [537]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_26') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [543]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_28') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [549]  (1.35 ns)

 <State 41>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_30') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [555]  (1.35 ns)

 <State 42>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_32') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [561]  (1.35 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_34') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [567]  (1.35 ns)

 <State 44>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_36') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [573]  (1.35 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_38') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [579]  (1.35 ns)

 <State 46>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_40') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [585]  (1.35 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_42') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [591]  (1.35 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_44') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [597]  (1.35 ns)

 <State 49>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_46') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [603]  (1.35 ns)

 <State 50>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_48') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [609]  (1.35 ns)

 <State 51>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_50') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [615]  (1.35 ns)

 <State 52>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_52') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [621]  (1.35 ns)

 <State 53>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_54') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [627]  (1.35 ns)

 <State 54>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_56') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [633]  (1.35 ns)

 <State 55>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_58') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [639]  (1.35 ns)

 <State 56>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_60') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [645]  (1.35 ns)

 <State 57>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_62') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [651]  (1.35 ns)

 <State 58>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', src/hls/matmul.cpp:59) with incoming values : ('add_ln59', src/hls/matmul.cpp:59) [658]  (0 ns)
	'getelementptr' operation ('layer3_weights_V_0_addr') [667]  (0 ns)
	'load' operation ('layer3_weights_V_0_load') on array 'layer3_weights_V_0' [668]  (0.79 ns)

 <State 59>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_0_load') on array 'layer3_weights_V_0' [668]  (0.79 ns)
	'mul' operation ('mul_ln1118') [670]  (3.88 ns)
	'add' operation ('add_ln1192') [677]  (1.23 ns)
	'add' operation ('add_ln1192_1') [684]  (1.23 ns)

 <State 60>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_6_load') on array 'layer3_weights_V_6' [707]  (0.79 ns)
	'mul' operation ('mul_ln1118_3') [709]  (3.88 ns)
	'add' operation ('add_ln1192_5') [713]  (1.23 ns)
	'add' operation ('add_ln1192_6') [720]  (1.23 ns)

 <State 61>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_11_load') on array 'layer3_weights_V_11' [744]  (0.79 ns)
	'mul' operation ('mul_ln1118_5') [746]  (3.88 ns)
	'add' operation ('add_ln1192_10') [750]  (1.23 ns)
	'add' operation ('add_ln1192_11') [758]  (1.23 ns)

 <State 62>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_16_load') on array 'layer3_weights_V_16' [781]  (0.79 ns)
	'mul' operation ('mul_ln703_11') [783]  (3.88 ns)
	'add' operation ('add_ln1192_15') [786]  (1.23 ns)
	'add' operation ('add_ln1192_16') [793]  (1.23 ns)

 <State 63>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_21_load') on array 'layer3_weights_V_21' [817]  (0.79 ns)
	'mul' operation ('mul_ln1118_8') [819]  (3.88 ns)
	'add' operation ('add_ln1192_20') [823]  (1.23 ns)
	'add' operation ('add_ln1192_21') [830]  (1.23 ns)

 <State 64>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_26_load') on array 'layer3_weights_V_26' [853]  (0.79 ns)
	'mul' operation ('mul_ln703_19') [855]  (3.88 ns)
	'add' operation ('add_ln1192_25') [858]  (1.23 ns)
	'add' operation ('add_ln1192_26') [866]  (1.23 ns)

 <State 65>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_31_load') on array 'layer3_weights_V_31' [889]  (0.79 ns)
	'mul' operation ('mul_ln1118_10') [891]  (3.88 ns)
	'add' operation ('add_ln1192_30') [895]  (1.23 ns)
	'add' operation ('add_ln1192_31') [902]  (1.23 ns)

 <State 66>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_36_load') on array 'layer3_weights_V_36' [926]  (0.79 ns)
	'mul' operation ('mul_ln703_26') [928]  (3.88 ns)
	'add' operation ('add_ln1192_35') [931]  (1.23 ns)
	'add' operation ('add_ln1192_36') [939]  (1.23 ns)

 <State 67>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_41_load') on array 'layer3_weights_V_41' [963]  (0.79 ns)
	'mul' operation ('mul_ln703_29') [965]  (3.88 ns)
	'add' operation ('add_ln1192_40') [968]  (1.23 ns)
	'add' operation ('add_ln1192_41') [976]  (1.23 ns)

 <State 68>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_46_load') on array 'layer3_weights_V_46' [1002]  (0.79 ns)
	'mul' operation ('mul_ln703_30') [1004]  (3.88 ns)
	'add' operation ('add_ln1192_45') [1007]  (1.23 ns)
	'add' operation ('add_ln1192_46') [1014]  (1.23 ns)

 <State 69>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_51_load') on array 'layer3_weights_V_51' [1037]  (0.79 ns)
	'mul' operation ('mul_ln703_35') [1039]  (3.88 ns)
	'add' operation ('add_ln1192_50') [1042]  (1.23 ns)
	'add' operation ('add_ln1192_51') [1049]  (1.23 ns)

 <State 70>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_56_load') on array 'layer3_weights_V_56' [1073]  (0.79 ns)
	'mul' operation ('mul_ln1118_19') [1075]  (3.88 ns)
	'add' operation ('add_ln1192_55') [1079]  (1.23 ns)
	'add' operation ('add_ln1192_56') [1086]  (1.23 ns)

 <State 71>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_60_load') on array 'layer3_weights_V_60' [1102]  (0.79 ns)
	'mul' operation ('mul_ln703_42') [1104]  (3.88 ns)
	'add' operation ('add_ln1192_59') [1107]  (1.23 ns)
	'add' operation ('add_ln1192_60') [1114]  (1.23 ns)

 <State 72>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_20') [1118]  (3.88 ns)
	'add' operation ('add_ln1192_61') [1122]  (1.23 ns)
	'add' operation ('add_ln1192_62') [1129]  (1.23 ns)
	'store' operation ('store_ln67', src/hls/matmul.cpp:67) of variable 'trunc_ln708_s' on array 'temp_output3[0].V', src/hls/matmul.cpp:135 [1132]  (0.79 ns)

 <State 73>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln109', src/hls/matmul.cpp:109) [1137]  (0.489 ns)

 <State 74>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('add_ln109', src/hls/matmul.cpp:109) [1137]  (0 ns)
	'getelementptr' operation ('temp_output3_0_V_addr_2') [1148]  (0 ns)
	'load' operation ('temp_output3_0_V_load') on array 'temp_output3[0].V', src/hls/matmul.cpp:135 [1149]  (0.79 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load') on array 'temp_output3[0].V', src/hls/matmul.cpp:135 [1149]  (0.79 ns)
	'icmp' operation ('icmp_ln1494') [1150]  (1.11 ns)
	'select' operation ('max_val.V', src/hls/matmul.cpp:111) [1151]  (0.525 ns)

 <State 76>: 1.54ns
The critical path consists of the following:
	'add' operation ('ret.V') [1161]  (1.11 ns)
	'select' operation ('select_ln850') [1162]  (0 ns)
	'select' operation ('ret.V') [1163]  (0.435 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
