// Seed: 3735566528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0][1] id_7 (
      .id_0(1),
      .id_1(1),
      .id_2(id_3 || 1),
      .id_3(1),
      .id_4(id_2),
      .id_5(!id_5)
  );
  assign id_6 = 1'b0 * 1'b0;
  id_8(
      .id_0(id_2), .id_1(1)
  );
  wire id_9;
endmodule
module module_1;
  wire id_1;
  integer id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
endmodule
