// Seed: 3333258647
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout uwire id_1;
  assign id_1 = id_1;
  assign id_1 = -1'd0 | 1 == -1'b0;
  parameter id_3 = 1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  input wire _id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3[1 : id_5] = id_4;
  wire id_7;
  assign id_1 = id_6;
  assign id_7 = (1'h0) == id_5;
endmodule
