#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 31 23:53:25 2024
# Process ID: 17256
# Current directory: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24136 C:\Users\gzr\Desktop\FPGA neural network\FPGA-CNN-LeNet\FPGA-CNN-LeNet.xpr
# Log file: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/vivado.log
# Journal file: C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet\vivado.jou
# Running On: DESKTOP-JO9H9ID, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34142 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gzr/Desktop/FPGA neural network/FPGA-CNN-LeNet/FPGA-CNN-LeNet.xpr}
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LeNet [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LeNet_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source LeNet_TB.tcl
run all
current_wave_config {Untitled 1}
log_wave {/LeNet_TB/lenet_test/C1_sigmoid_layer/vector_x} 
close_sim
launch_simulation
source LeNet_TB.tcl
run all
