

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Tue Jul  9 15:58:49 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1063242|  1063242|  1063242|  1063242|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1               |  1056220|  1056220|    105622|          -|          -|    10|    no    |
        | + Loop 1.1            |   105620|   105620|     10562|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1        |    10560|    10560|      2112|          -|          -|     5|    no    |
        |   +++ conv2_w3        |     2110|     2110|       422|          -|          -|     5|    no    |
        |    ++++ conv2_w3.1    |      420|      420|       210|          -|          -|     2|    no    |
        |     +++++ conv2_w1    |      208|      208|        26|          -|          -|     8|    no    |
        |      ++++++ conv2_w2  |       24|       24|         4|          -|          -|     6|    no    |
        |- Loop 2               |     7020|     7020|       702|          -|          -|    10|    no    |
        | + conv2_b             |      700|      700|        70|          -|          -|    10|    no    |
        |  ++ conv2_b.1         |       68|       68|        34|          -|          -|     2|    no    |
        |   +++ conv2_b1        |       32|       32|         4|          -|          -|     8|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    240|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        2|      -|      8|      2|    -|
|Multiplexer      |        -|      -|      -|     48|    -|
|Register         |        -|      -|    232|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|      1|    240|    290|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      1|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |lenet_mac_muladd_dEe_U11  |lenet_mac_muladd_dEe  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |K2_B_V_U  |conv2_K2_B_V  |        0|  8|   2|    0|    16|    8|     1|          128|
    |K2_W_V_U  |conv2_K2_W_V  |        2|  0|   0|    0|  2400|    9|     1|        21600|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |              |        2|  8|   2|    0|  2416|   17|     2|        21728|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln106_fu_777_p2     |     +    |      0|  0|   6|           4|           4|
    |add_ln1116_3_fu_640_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln1116_fu_435_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln1117_5_fu_602_p2  |     +    |      0|  0|   8|          64|          64|
    |add_ln1117_6_fu_608_p2  |     +    |      0|  0|   8|          64|          64|
    |add_ln1117_7_fu_629_p2  |     +    |      0|  0|   8|          13|          13|
    |add_ln1117_8_fu_635_p2  |     +    |      0|  0|   8|          13|          13|
    |add_ln1117_fu_581_p2    |     +    |      0|  0|   9|           9|           9|
    |add_ln1265_1_fu_714_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln1265_2_fu_344_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln1265_3_fu_736_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln1265_fu_322_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln703_fu_815_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln89_1_fu_425_p2    |     +    |      0|  0|   6|           4|           4|
    |add_ln89_2_fu_510_p2    |     +    |      0|  0|   6|           4|           4|
    |add_ln89_fu_365_p2      |     +    |      0|  0|   6|           4|           4|
    |c_fu_567_p2             |     +    |      0|  0|   4|           3|           1|
    |i_5_fu_684_p2           |     +    |      0|  0|   6|           4|           1|
    |i_fu_292_p2             |     +    |      0|  0|   6|           4|           1|
    |j_1_fu_726_p2           |     +    |      0|  0|   6|           4|           1|
    |j_fu_334_p2             |     +    |      0|  0|   6|           4|           1|
    |k_1_fu_504_p2           |     +    |      0|  0|   6|           4|           1|
    |k_fu_771_p2             |     +    |      0|  0|   6|           4|           1|
    |set_1_fu_480_p2         |     +    |      0|  0|   3|           2|           1|
    |set_fu_747_p2           |     +    |      0|  0|   3|           2|           1|
    |x_fu_359_p2             |     +    |      0|  0|   4|           3|           1|
    |y_fu_419_p2             |     +    |      0|  0|   4|           3|           1|
    |sub_ln1116_1_fu_464_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1116_fu_395_p2    |     -    |      0|  0|   9|           9|           9|
    |sub_ln1117_fu_539_p2    |     -    |      0|  0|   8|           8|           8|
    |icmp_ln100_fu_720_p2    |   icmp   |      0|  0|   2|           4|           4|
    |icmp_ln102_fu_741_p2    |   icmp   |      0|  0|   2|           2|           3|
    |icmp_ln104_fu_765_p2    |   icmp   |      0|  0|   2|           4|           5|
    |icmp_ln75_fu_286_p2     |   icmp   |      0|  0|   2|           4|           4|
    |icmp_ln77_fu_328_p2     |   icmp   |      0|  0|   2|           4|           4|
    |icmp_ln79_fu_353_p2     |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln81_fu_413_p2     |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln83_fu_474_p2     |   icmp   |      0|  0|   2|           2|           3|
    |icmp_ln85_fu_498_p2     |   icmp   |      0|  0|   2|           4|           5|
    |icmp_ln87_fu_561_p2     |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln98_fu_678_p2     |   icmp   |      0|  0|   2|           4|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 240|         352|         330|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   8|         19|    1|         19|
    |c_0_reg_231     |   3|          2|    3|          6|
    |i1_0_reg_242    |   3|          2|    4|          8|
    |i_0_reg_163     |   3|          2|    4|          8|
    |j2_0_reg_253    |   3|          2|    4|          8|
    |j_0_reg_175     |   3|          2|    4|          8|
    |k4_0_reg_275    |   3|          2|    4|          8|
    |k_0_reg_220     |   3|          2|    4|          8|
    |out_V_address0  |   4|          5|   11|         55|
    |out_V_d0        |   3|          4|   16|         64|
    |set3_0_reg_264  |   3|          2|    2|          4|
    |set_0_reg_209   |   3|          2|    2|          4|
    |x_0_reg_187     |   3|          2|    3|          6|
    |y_0_reg_198     |   3|          2|    3|          6|
    +----------------+----+-----------+-----+-----------+
    |Total           |  48|         50|   65|        212|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln1116_3_reg_945   |  12|   0|   12|          0|
    |add_ln1117_8_reg_940   |  13|   0|   13|          0|
    |add_ln1265_1_reg_973   |   7|   0|    8|          1|
    |add_ln1265_2_reg_860   |   8|   0|    8|          0|
    |add_ln1265_3_reg_986   |   8|   0|    8|          0|
    |add_ln1265_reg_847     |   7|   0|    8|          1|
    |ap_CS_fsm              |  18|   0|   18|          0|
    |c_0_reg_231            |   3|   0|    3|          0|
    |c_reg_935              |   3|   0|    3|          0|
    |i1_0_reg_242           |   4|   0|    4|          0|
    |i_0_reg_163            |   4|   0|    4|          0|
    |i_5_reg_968            |   4|   0|    4|          0|
    |i_reg_842              |   4|   0|    4|          0|
    |j2_0_reg_253           |   4|   0|    4|          0|
    |j_0_reg_175            |   4|   0|    4|          0|
    |j_1_reg_981            |   4|   0|    4|          0|
    |j_reg_855              |   4|   0|    4|          0|
    |k4_0_reg_275           |   4|   0|    4|          0|
    |k_0_reg_220            |   4|   0|    4|          0|
    |k_1_reg_917            |   4|   0|    4|          0|
    |k_reg_1008             |   4|   0|    4|          0|
    |out_V_addr_3_reg_1023  |  11|   0|   11|          0|
    |out_V_addr_4_reg_927   |  11|   0|   11|          0|
    |out_V_addr_reg_1013    |  11|   0|   11|          0|
    |set3_0_reg_264         |   2|   0|    2|          0|
    |set_0_reg_209          |   2|   0|    2|          0|
    |set_1_reg_904          |   2|   0|    2|          0|
    |set_reg_995            |   2|   0|    2|          0|
    |sext_ln1116_reg_873    |   9|   0|   10|          1|
    |sext_ln1117_reg_922    |   8|   0|    9|          1|
    |shl_ln3_reg_909        |   1|   0|    4|          3|
    |shl_ln_reg_1000        |   1|   0|    4|          3|
    |sub_ln1116_1_reg_891   |  11|   0|   12|          1|
    |trunc_ln_reg_960       |  16|   0|   16|          0|
    |x_0_reg_187            |   3|   0|    3|          0|
    |x_reg_868              |   3|   0|    3|          0|
    |y_0_reg_198            |   3|   0|    3|          0|
    |y_reg_886              |   3|   0|    3|          0|
    |zext_ln83_reg_896      |   3|   0|   13|         10|
    |zext_ln89_reg_878      |   3|   0|   64|         61|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 232|   0|  314|         82|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv2    | return value |
|out_V_address0     | out |   11|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   16|  ap_memory |     out_V    |     array    |
|out_V_q0           |  in |   16|  ap_memory |     out_V    |     array    |
|P1_out_V_address0  | out |   11|  ap_memory |   P1_out_V   |     array    |
|P1_out_V_ce0       | out |    1|  ap_memory |   P1_out_V   |     array    |
|P1_out_V_q0        |  in |   16|  ap_memory |   P1_out_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

