
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.895250                       # Number of seconds simulated
sim_ticks                                6895249748000                       # Number of ticks simulated
final_tick                               6895249748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 880510                       # Simulator instruction rate (inst/s)
host_op_rate                                  1410675                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6514741561                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670028                       # Number of bytes of host memory used
host_seconds                                  1058.41                       # Real time elapsed on the host
sim_insts                                   931937806                       # Number of instructions simulated
sim_ops                                    1493068848                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        91176512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           91224192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    981949248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       981949248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1424633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1425378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15342957                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15342957                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               6915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13223091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13230005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          6915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       142409526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            142409526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       142409526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              6915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13223091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155639531                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884772                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936375                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649879                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      13790499496                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937806                       # Number of instructions committed
system.cpu.committedOps                    1493068848                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560081                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585128                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560081                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287759                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170704                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292072                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371014                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235491                       # number of memory refs
system.cpu.num_load_insts                   382884765                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                13790499496                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937653                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492251     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883793     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068848                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.999169                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235498                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          28814977                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.243306                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.999169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         907285973                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        907285973                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    354108373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       354108373                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       716693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         716693                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     354825066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        354825066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    354825066                       # number of overall hits
system.cpu.dcache.overall_hits::total       354825066                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     28776399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28776399                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55634033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55634033                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     84410432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       84410432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     84410432                       # number of overall misses
system.cpu.dcache.overall_misses::total      84410432                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1391480333000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1391480333000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3807033137500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3807033137500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5198513470500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5198513470500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5198513470500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5198513470500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235498                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235498                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235498                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.075157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075157                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987282                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.192176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.192176                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.192176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.192176                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48354.915186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48354.915186                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68429.932763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68429.932763                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61586.149334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61586.149334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61586.149334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61586.149334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       153996                       # number of writebacks
system.cpu.dcache.writebacks::total            153996                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     28776399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28776399                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55634033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55634033                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     84410432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     84410432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     84410432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     84410432                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1362703934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1362703934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3751399104500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3751399104500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5114103038500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5114103038500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5114103038500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5114103038500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.075157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.075157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.192176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.192176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.192176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.192176                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47354.915186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47354.915186                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67429.932763                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67429.932763                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60586.149334                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60586.149334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60586.149334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60586.149334                       # average overall mshr miss latency
system.cpu.dcache.replacements               28814849                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.999042                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649879                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               950                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1412263.030526                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.999042                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300708                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341648929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341648929                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341648929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341648929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341648929                       # number of overall hits
system.cpu.icache.overall_hits::total      1341648929                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           950                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          950                       # number of overall misses
system.cpu.icache.overall_misses::total           950                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    262689000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    262689000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    262689000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    262689000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    262689000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    262689000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649879                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649879                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 276514.736842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 276514.736842                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 276514.736842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 276514.736842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 276514.736842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 276514.736842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          822                       # number of writebacks
system.cpu.icache.writebacks::total               822                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          950                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          950                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          950                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    261739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    261739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    261739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    261739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    261739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    261739000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 275514.736842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 275514.736842                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 275514.736842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 275514.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 275514.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 275514.736842                       # average overall mshr miss latency
system.cpu.icache.replacements                    822                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.994043                       # Cycle average of tags in use
system.l2.tags.total_refs                   168862388                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1713463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     98.550356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.030393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.073491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        510.890159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1352613607                       # Number of tag accesses
system.l2.tags.data_accesses               1352613607                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       153996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           153996                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          822                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              822                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55635465                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55635465                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27802881                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27802881                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              12161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12161                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                177                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       27081410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27081410                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   177                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              27093571                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27093748                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  177                       # number of overall hits
system.l2.overall_hits::cpu.data             27093571                       # number of overall hits
system.l2.overall_hits::total                27093748                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27792574                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27792574                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            26417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26417                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              773                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694989                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 773                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1721406                       # number of demand (read+write) misses
system.l2.demand_misses::total                1722179                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                773                       # number of overall misses
system.l2.overall_misses::cpu.data            1721406                       # number of overall misses
system.l2.overall_misses::total               1722179                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3361587342000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3361587342000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  14122331000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14122331000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    258428000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    258428000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1035184511500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1035184511500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     258428000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1049306842500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1049565270500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    258428000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1049306842500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1049565270500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       153996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       153996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          822                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          822                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55635465                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55635465                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55595455                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55595455                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          38578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     28776399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28776399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               950                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          28814977                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28815927                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              950                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         28814977                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28815927                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499907                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499907                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.684769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.684769                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.813684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.813684                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.058902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058902                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.813684                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.059740                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059765                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.813684                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.059740                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059765                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 120952.717154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 120952.717154                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 534592.535110                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 534592.535110                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 334318.240621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 334318.240621                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 610732.288823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 610732.288823                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 334318.240621                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 609563.834737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 609440.290760                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 334318.240621                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 609563.834737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 609440.290760                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                32924                       # number of writebacks
system.l2.writebacks::total                     32924                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           125                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27792574                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27792574                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        26417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26417                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694989                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1721406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1722179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1721406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1722179                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3083661795500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3083661795500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  13858161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13858161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    250698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    250698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1018234621500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1018234621500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    250698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1032092782500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1032343480500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    250698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1032092782500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1032343480500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499907                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499907                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.684769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.684769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.813684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.813684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.058902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058902                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.813684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.059740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059765                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.813684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.059740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059765                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 110952.724116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 110952.724116                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 524592.535110                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 524592.535110                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 324318.240621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 324318.240621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 600732.288823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 600732.288823                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 324318.240621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 599563.834737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 599440.290760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 324318.240621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 599563.834737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 599440.290760                       # average overall mshr miss latency
system.l2.replacements                        1712951                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4091.978290                       # Cycle average of tags in use
system.l3.tags.total_refs                    59350782                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1456186                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     40.757693                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       56.148208                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          3.084539                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       4032.745543                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.013708                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000753                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.984557                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999018                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3838                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 970956842                       # Number of tag accesses
system.l3.tags.data_accesses                970956842                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        32924                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            32924                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        29366356                       # number of WriteClean hits
system.l3.WriteClean_hits::total             29366356                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13898427                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13898427                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 21                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst             28                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data         287718                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            287746                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                    28                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                287739                       # number of demand (read+write) hits
system.l3.demand_hits::total                   287767                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                   28                       # number of overall hits
system.l3.overall_hits::cpu.data               287739                       # number of overall hits
system.l3.overall_hits::total                  287767                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13903173                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13903173                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            17370                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17370                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          745                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1407271                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1408016                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 745                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1424641                       # number of demand (read+write) misses
system.l3.demand_misses::total                1425386                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                745                       # number of overall misses
system.l3.overall_misses::cpu.data            1424641                       # number of overall misses
system.l3.overall_misses::total               1425386                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2632672962999                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2632672962999                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  12558779000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12558779000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    241901000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 996568703500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 996810604500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     241901000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1009127482500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1009369383500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    241901000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1009127482500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1009369383500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        32924                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        32924                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     29366356                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         29366356                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27801600                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27801600                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17391                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17391                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          773                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694989                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695762                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               773                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1712380                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1713153                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              773                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1712380                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1713153                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.500085                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.500085                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.998792                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998792                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.963777                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.830254                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.830315                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.963777                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.831965                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.832025                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.963777                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.831965                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.832025                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 189357.707266                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 189357.707266                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 723015.486471                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 723015.486471                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 324699.328859                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 708156.924644                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 707954.032127                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 324699.328859                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 708338.088332                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 708137.573612                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 324699.328859                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 708338.088332                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 708137.573612                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1434591                       # number of writebacks
system.l3.writebacks::total                   1434591                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks      1241171                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1241171                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13903173                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13903173                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17370                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17370                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          745                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1407271                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1408016                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            745                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1424641                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1425386                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           745                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1424641                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1425386                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2493982587999                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2493982587999                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  12385079000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  12385079000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    234451000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 982495993500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 982730444500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    234451000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 994881072500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 995115523500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    234451000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 994881072500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 995115523500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.500085                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.500085                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.998792                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998792                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.963777                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.830254                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.830315                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.963777                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.831965                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.832025                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.963777                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.831965                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.832025                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 179382.259575                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 179382.259575                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 713015.486471                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 713015.486471                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 314699.328859                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 698156.924644                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 697954.032127                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 314699.328859                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 698338.088332                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 698137.573612                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 314699.328859                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 698338.088332                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 698137.573612                       # average overall mshr miss latency
system.l3.replacements                        1452090                       # number of replacements
system.membus.snoop_filter.tot_requests      18010714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     16585336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1408016                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1434591                       # Transaction distribution
system.membus.trans_dist::WriteClean         13908366                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1241714                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13903181                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17362                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1408016                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     33338608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     33338608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33338608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1073173440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1073173440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1073173440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15328559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15328559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15328559                       # Request fanout histogram
system.membus.reqLayer2.occupancy        105143843000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7128241500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests    113227053                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     84411126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       43305340                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     43305340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28777349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1621511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          822                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        98910187                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        30358379                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55595455                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55595455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38578                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38578                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           950                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28776399                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    253271178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             253273900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       113408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   5414684032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5414797440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46439763                       # Total snoops (count)
system.tol2bus.snoopTraffic                2863503168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130851145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.330951                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470556                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87545805     66.90%     66.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43305340     33.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130851145                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       140221542000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1425000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       71020193000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6895249748000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695762                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1467515                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        43274722                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1697257                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27801600                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27801600                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17391                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17391                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695762                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     90108544                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1991195712                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        15360456                       # Total snoops (count)
system.tol3bus.snoopTraffic                 981949248                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46587891                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.329709                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.470107                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31227435     67.03%     67.03% # Request fanout histogram
system.tol3bus.snoop_fanout::1               15360456     32.97%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46587891                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59696177498                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16470529500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
