#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2287.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3002.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1826.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1826.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10125$auto$ff.cc:266:slice$2287.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10125$auto$ff.cc:266:slice$2287.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2287.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2287.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 2
Startpoint: $auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2293.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3671.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1811.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1811.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10177$auto$ff.cc:266:slice$2293.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10177$auto$ff.cc:266:slice$2293.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2293.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2293.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 3
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2276.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10261$auto$ff.cc:266:slice$2276.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10261$auto$ff.cc:266:slice$2276.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2276.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2276.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 4
Startpoint: $auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2301.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3455.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1817.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1817.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10167$auto$ff.cc:266:slice$2301.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10167$auto$ff.cc:266:slice$2301.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2301.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2301.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 5
Startpoint: $auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2268.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3881.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1802.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1802.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10295$auto$ff.cc:266:slice$2268.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10295$auto$ff.cc:266:slice$2268.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2268.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2268.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 6
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2297.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10175$auto$ff.cc:266:slice$2297.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10175$auto$ff.cc:266:slice$2297.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2297.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2297.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 7
Startpoint: $auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2283.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3239.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1823.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1823.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10127$auto$ff.cc:266:slice$2283.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10127$auto$ff.cc:266:slice$2283.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2283.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2283.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 8
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2272.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10263$auto$ff.cc:266:slice$2272.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10263$auto$ff.cc:266:slice$2272.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2272.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2272.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 9
Startpoint: $auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2279.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3218.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1820.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1820.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10165$auto$ff.cc:266:slice$2279.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10165$auto$ff.cc:266:slice$2279.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2279.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2279.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 10
Startpoint: $auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2291.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3023.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1829.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1829.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10033$auto$ff.cc:266:slice$2291.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10033$auto$ff.cc:266:slice$2291.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2291.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2291.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 11
Startpoint: $auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2327.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2807.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1835.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1835.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10234$auto$ff.cc:266:slice$2327.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10234$auto$ff.cc:266:slice$2327.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2327.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2327.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 12
Startpoint: $auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2323.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2786.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1832.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1832.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10048$auto$ff.cc:266:slice$2323.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10048$auto$ff.cc:266:slice$2323.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2323.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2323.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 13
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2311.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10101$auto$ff.cc:266:slice$2311.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10101$auto$ff.cc:266:slice$2311.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2311.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2311.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 14
Startpoint: $auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2331.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2570.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1838.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1838.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10235$auto$ff.cc:266:slice$2331.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10235$auto$ff.cc:266:slice$2331.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2331.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2331.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 15
Startpoint: $auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2319.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2357.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1847.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1847.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10190$auto$ff.cc:266:slice$2319.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10190$auto$ff.cc:266:slice$2319.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2319.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2319.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 16
Startpoint: $auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2315.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2336.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1844.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1844.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    30.094
$techmap10230$auto$ff.cc:266:slice$2315.D.in[1] (.names)                                                                                                   2.180    32.274
$techmap10230$auto$ff.cc:266:slice$2315.D.out[0] (.names)                                                                                                  0.152    32.426
$auto$ff.cc:266:slice$2315.D[0] (FDCE_ZINI)                                                                                                                2.180    34.606
data arrival time                                                                                                                                                   34.606

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2315.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -34.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -32.380


#Path 17
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2611.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$2611.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2611.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 18
Startpoint: $auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2590.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2570.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1838.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1838.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$2590.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2590.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 19
Startpoint: $auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3238.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3218.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1820.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1820.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3238.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3238.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 20
Startpoint: $auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2377.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2357.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1847.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1847.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$2377.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2377.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 21
Startpoint: $auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2356.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2336.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1844.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1844.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$2356.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2356.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 22
Startpoint: $auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2806.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2786.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1832.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1832.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$2806.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2806.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 23
Startpoint: $auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2827.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2807.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1835.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1835.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$2827.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2827.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 24
Startpoint: $auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3259.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3239.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1823.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1823.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3259.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3259.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 25
Startpoint: $auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3022.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3002.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1826.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1826.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3022.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3022.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 26
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3454.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3454.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3454.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 27
Startpoint: $auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3043.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3023.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1829.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1829.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3043.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3043.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 28
Startpoint: $auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3475.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3455.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1817.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1817.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3475.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3475.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 29
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3670.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3670.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3670.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 30
Startpoint: $auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3691.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3671.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1811.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1811.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3691.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3691.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 31
Startpoint: $auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3901.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3881.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1802.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1802.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3901.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3901.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 32
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3922.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    25.400
$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.580
$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.580
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    29.760
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    29.982
$auto$ff.cc:266:slice$3922.D[0] (FDCE_ZINI)                                                                                                                2.180    32.162
data arrival time                                                                                                                                                   32.162

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3922.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -32.162
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -29.936


#Path 33
Startpoint: $auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3235.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3218.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1820.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1820.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3235.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3235.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 34
Startpoint: $auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2353.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2336.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1844.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1844.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$2353.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2353.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 35
Startpoint: $auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3040.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3023.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1829.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1829.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3040.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3040.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 36
Startpoint: $auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3019.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3002.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1826.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1826.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3019.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3019.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 37
Startpoint: $auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2374.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2357.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1847.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1847.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$2374.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2374.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 38
Startpoint: $auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2824.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2807.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1835.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1835.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$2824.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2824.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 39
Startpoint: $auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2587.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2570.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1838.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1838.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$2587.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2587.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 40
Startpoint: $auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2803.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2786.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1832.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1832.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$2803.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2803.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 41
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2608.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$2608.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2608.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 42
Startpoint: $auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3256.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3239.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1823.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1823.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3256.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3256.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 43
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3919.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3919.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3919.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 44
Startpoint: $auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3898.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3881.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1802.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1802.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3898.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3898.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 45
Startpoint: $auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3688.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3671.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1811.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1811.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3688.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3688.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 46
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3667.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3667.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3667.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 47
Startpoint: $auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3472.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3455.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1817.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1817.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3472.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3472.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 48
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3451.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    25.620
$auto$ff.cc:266:slice$3451.D[0] (FDCE_ZINI)                                                                                                                2.180    27.800
data arrival time                                                                                                                                                   27.800

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3451.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.800
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.574


#Path 49
Startpoint: $auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3474.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3455.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1817.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1817.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3474.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3474.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 50
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3453.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3453.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3453.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 51
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3669.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3669.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3669.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 52
Startpoint: $auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3042.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3023.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1829.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1829.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3042.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3042.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 53
Startpoint: $auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3690.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3671.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1811.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1811.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3690.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3690.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 54
Startpoint: $auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3258.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3239.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1823.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1823.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3258.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3258.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 55
Startpoint: $auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2826.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2807.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1835.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1835.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$2826.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2826.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 56
Startpoint: $auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3900.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3881.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1802.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1802.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3900.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3900.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 57
Startpoint: $auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2805.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2786.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1832.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1832.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$2805.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2805.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 58
Startpoint: $auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3237.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3218.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1820.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1820.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3237.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3237.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 59
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3921.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3921.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3921.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 60
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2610.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$2610.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2610.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 61
Startpoint: $auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3021.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3002.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1826.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1826.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$3021.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3021.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 62
Startpoint: $auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2589.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2570.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1838.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1838.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$2589.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2589.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 63
Startpoint: $auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2376.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2357.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1847.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1847.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$2376.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2376.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 64
Startpoint: $auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2355.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2336.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1844.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1844.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313    25.599
$auto$ff.cc:266:slice$2355.D[0] (FDCE_ZINI)                                                                                                                2.180    27.779
data arrival time                                                                                                                                                   27.779

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2355.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.553


#Path 65
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2609.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$2609.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2609.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 66
Startpoint: $auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3257.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3239.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1823.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1823.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3257.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3257.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 67
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3452.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3452.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3452.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 68
Startpoint: $auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3236.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3218.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1820.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1820.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3236.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3236.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 69
Startpoint: $auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3473.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3455.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1817.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1817.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3473.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3473.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 70
Startpoint: $auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2354.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2336.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1844.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1844.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$2354.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2354.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 71
Startpoint: $auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3041.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3023.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1829.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1829.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3041.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3041.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 72
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3668.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3668.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3668.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 73
Startpoint: $auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3020.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3002.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1826.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1826.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3020.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3020.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 74
Startpoint: $auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3689.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3671.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1811.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1811.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3689.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3689.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 75
Startpoint: $auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2375.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2357.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1847.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1847.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$2375.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2375.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 76
Startpoint: $auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2825.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2807.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1835.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1835.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$2825.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2825.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 77
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3920.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3920.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3920.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 78
Startpoint: $auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2804.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2786.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1832.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1832.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$2804.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2804.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 79
Startpoint: $auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2588.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2570.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1838.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1838.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$2588.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2588.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 80
Startpoint: $auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3899.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3881.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1802.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1802.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239    25.525
$auto$ff.cc:266:slice$3899.D[0] (FDCE_ZINI)                                                                                                                2.180    27.705
data arrival time                                                                                                                                                   27.705

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3899.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.705
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.479


#Path 81
Startpoint: $auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3687.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3671.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3671.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1811.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1811.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3687.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3687.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 82
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3666.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3666.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3666.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 83
Startpoint: $auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3897.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3881.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3881.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1802.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1802.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3897.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3897.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 84
Startpoint: $auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3471.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3455.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3455.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1817.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1817.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3471.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3471.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 85
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3450.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3450.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3450.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 86
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3918.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3918.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3918.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 87
Startpoint: $auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3255.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3239.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1823.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1823.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3255.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3255.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 88
Startpoint: $auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2802.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2786.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2786.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1832.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1832.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$2802.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2802.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 89
Startpoint: $auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2586.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2570.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1838.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1838.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$2586.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2586.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 90
Startpoint: $auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2823.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2807.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2807.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1835.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1835.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$2823.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2823.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 91
Startpoint: $auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2352.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2336.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1844.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1844.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$2352.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2352.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 92
Startpoint: $auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3234.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3218.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3218.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1820.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1820.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3234.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3234.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 93
Startpoint: $auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3018.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3002.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3002.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1826.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1826.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3018.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3018.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 94
Startpoint: $auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3039.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3023.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3023.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1829.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1829.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$3039.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3039.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 95
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2607.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$2607.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2607.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 96
Startpoint: $auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2373.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2357.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1847.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1847.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    20.926
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.106
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.106
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    25.286
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222    25.508
$auto$ff.cc:266:slice$2373.D[0] (FDCE_ZINI)                                                                                                                2.180    27.688
data arrival time                                                                                                                                                   27.688

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2373.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -27.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -25.462


#Path 97
Startpoint: $auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2583.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2570.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2570.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1838.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1838.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    21.146
$auto$ff.cc:266:slice$2583.D[0] (FDCE_ZINI)                                                                                                                2.180    23.326
data arrival time                                                                                                                                                   23.326

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2583.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -23.326
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -21.100


#Path 98
Startpoint: $auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3252.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3239.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$3239.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1823.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1823.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    21.146
$auto$ff.cc:266:slice$3252.D[0] (FDCE_ZINI)                                                                                                                2.180    23.326
data arrival time                                                                                                                                                   23.326

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3252.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -23.326
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -21.100


#Path 99
Startpoint: $auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2349.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2336.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2336.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1844.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1844.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    21.146
$auto$ff.cc:266:slice$2349.D[0] (FDCE_ZINI)                                                                                                                2.180    23.326
data arrival time                                                                                                                                                   23.326

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2349.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -23.326
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -21.100


#Path 100
Startpoint: $auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2370.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2357.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:266:slice$2357.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$1847.X[0].in[0] (.names)                                                                                                  2.180     4.663
$auto$alumacc.cc:485:replace_alu$1847.X[0].out[0] (.names)                                                                                                 0.152     4.815
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     7.503
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.683
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.683
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    11.863
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    11.977
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.157
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.157
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    16.338
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114    16.452
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.632
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.632
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  2.180    20.812
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334    21.146
$auto$ff.cc:266:slice$2370.D[0] (FDCE_ZINI)                                                                                                                2.180    23.326
data arrival time                                                                                                                                                   23.326

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2370.C[0] (FDCE_ZINI)                                                                                                                2.180     2.180
clock uncertainty                                                                                                                                          0.000     2.180
cell setup time                                                                                                                                            0.046     2.226
data required time                                                                                                                                                   2.226
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.226
data arrival time                                                                                                                                                  -23.326
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -21.100


#End of timing report
