# ğŸ”¢ 4-Bit ALU â€” My First Step Into Digital Design ğŸ’¡

Welcome to my Verilog implementation of a simple **4-Bit ALU (Arithmetic Logic Unit)**!  
This mini-project is part of my learning journey in **digital system design**, and I built it to explore how hardware logic operations work at the RTL level.

> ğŸ§  Think of it as a tiny brain that performs math and logic operations â€” all in 1s and 0s!

---

## ğŸš€ What This ALU Can Do

This ALU takes two 4-bit inputs (`A` and `B`) and performs one of 8 operations based on a **3-bit selector**.  
Here's what it supports:

| Operation | Selector | Description           |
|-----------|----------|-----------------------|
| ADD       | `000`    | `A + B`               |
| SUB       | `001`    | `A - B`               |
| AND       | `010`    | Bitwise AND           |
| OR        | `011`    | Bitwise OR            |
| XOR       | `100`    | Bitwise XOR           |
| SHL       | `101`    | Shift A Left by 1     |
| SHR       | `110`    | Shift A Right by 1    |
| PASS A    | `111`    | Output A as-is        |

---

## ğŸ§© File Overview


ğŸ“ 4-bit-alu-verilog/

â”œâ”€â”€ alu.v        # Core ALU logic (Verilog)

â”œâ”€â”€ alu_tb.v     # Testbench for simulating ALU

â””â”€â”€ README.md    # This beautiful file âœ¨

ğŸ“· Sample Output

(Coming Soon: Waveform + Console Screenshot!)

ğŸ› ï¸ Feel free to simulate it and add your own result images here.

**ğŸŒ± What I Learned**

âœ… Basics of writing and simulating Verilog

âœ… How ALUs work internally

âœ… Case statements and procedural blocks

âœ… Debugging using testbenches

**ğŸ“Œ Why This Project?**
This project is simple but powerful â€” recruiters can see that I:

Understand RTL design

Can implement and simulate functional logic

Have structured, well-documented GitHub code

**ğŸ› ï¸ Itâ€™s a perfect foundation before moving to more complex digital systems like CPUs or FSMs!
**
**ğŸ”œ Whatâ€™s Next?**

ğŸ“¦ More digital building blocks (e.g. Multiplexers, Counters)

ğŸ§  Complex ALU with flag registers

ğŸ–¥ï¸ Real FPGA implementation using Vivado or Quartus

Thank you for checking this out!

If you're a beginner too â€” feel free to fork, test, and build on it ğŸ”

âœ¨ Letâ€™s keep learning together!


