
c:\ACHIP\Xiamatsu\PY32F_eide\_ll_examples\F002B_vcc_temp\EIDE\Debug\Test_Vcc.elf:     file format elf32-littlearm


Disassembly of section .text:

080000c0 <__udivsi3>:
 80000c0:	2200      	movs	r2, #0
 80000c2:	0843      	lsrs	r3, r0, #1
 80000c4:	428b      	cmp	r3, r1
 80000c6:	d374      	bcc.n	80001b2 <__udivsi3+0xf2>
 80000c8:	0903      	lsrs	r3, r0, #4
 80000ca:	428b      	cmp	r3, r1
 80000cc:	d35f      	bcc.n	800018e <__udivsi3+0xce>
 80000ce:	0a03      	lsrs	r3, r0, #8
 80000d0:	428b      	cmp	r3, r1
 80000d2:	d344      	bcc.n	800015e <__udivsi3+0x9e>
 80000d4:	0b03      	lsrs	r3, r0, #12
 80000d6:	428b      	cmp	r3, r1
 80000d8:	d328      	bcc.n	800012c <__udivsi3+0x6c>
 80000da:	0c03      	lsrs	r3, r0, #16
 80000dc:	428b      	cmp	r3, r1
 80000de:	d30d      	bcc.n	80000fc <__udivsi3+0x3c>
 80000e0:	22ff      	movs	r2, #255	@ 0xff
 80000e2:	0209      	lsls	r1, r1, #8
 80000e4:	ba12      	rev	r2, r2
 80000e6:	0c03      	lsrs	r3, r0, #16
 80000e8:	428b      	cmp	r3, r1
 80000ea:	d302      	bcc.n	80000f2 <__udivsi3+0x32>
 80000ec:	1212      	asrs	r2, r2, #8
 80000ee:	0209      	lsls	r1, r1, #8
 80000f0:	d065      	beq.n	80001be <__udivsi3+0xfe>
 80000f2:	0b03      	lsrs	r3, r0, #12
 80000f4:	428b      	cmp	r3, r1
 80000f6:	d319      	bcc.n	800012c <__udivsi3+0x6c>
 80000f8:	e000      	b.n	80000fc <__udivsi3+0x3c>
 80000fa:	0a09      	lsrs	r1, r1, #8
 80000fc:	0bc3      	lsrs	r3, r0, #15
 80000fe:	428b      	cmp	r3, r1
 8000100:	d301      	bcc.n	8000106 <__udivsi3+0x46>
 8000102:	03cb      	lsls	r3, r1, #15
 8000104:	1ac0      	subs	r0, r0, r3
 8000106:	4152      	adcs	r2, r2
 8000108:	0b83      	lsrs	r3, r0, #14
 800010a:	428b      	cmp	r3, r1
 800010c:	d301      	bcc.n	8000112 <__udivsi3+0x52>
 800010e:	038b      	lsls	r3, r1, #14
 8000110:	1ac0      	subs	r0, r0, r3
 8000112:	4152      	adcs	r2, r2
 8000114:	0b43      	lsrs	r3, r0, #13
 8000116:	428b      	cmp	r3, r1
 8000118:	d301      	bcc.n	800011e <__udivsi3+0x5e>
 800011a:	034b      	lsls	r3, r1, #13
 800011c:	1ac0      	subs	r0, r0, r3
 800011e:	4152      	adcs	r2, r2
 8000120:	0b03      	lsrs	r3, r0, #12
 8000122:	428b      	cmp	r3, r1
 8000124:	d301      	bcc.n	800012a <__udivsi3+0x6a>
 8000126:	030b      	lsls	r3, r1, #12
 8000128:	1ac0      	subs	r0, r0, r3
 800012a:	4152      	adcs	r2, r2
 800012c:	0ac3      	lsrs	r3, r0, #11
 800012e:	428b      	cmp	r3, r1
 8000130:	d301      	bcc.n	8000136 <__udivsi3+0x76>
 8000132:	02cb      	lsls	r3, r1, #11
 8000134:	1ac0      	subs	r0, r0, r3
 8000136:	4152      	adcs	r2, r2
 8000138:	0a83      	lsrs	r3, r0, #10
 800013a:	428b      	cmp	r3, r1
 800013c:	d301      	bcc.n	8000142 <__udivsi3+0x82>
 800013e:	028b      	lsls	r3, r1, #10
 8000140:	1ac0      	subs	r0, r0, r3
 8000142:	4152      	adcs	r2, r2
 8000144:	0a43      	lsrs	r3, r0, #9
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x8e>
 800014a:	024b      	lsls	r3, r1, #9
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0a03      	lsrs	r3, r0, #8
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x9a>
 8000156:	020b      	lsls	r3, r1, #8
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	d2cd      	bcs.n	80000fa <__udivsi3+0x3a>
 800015e:	09c3      	lsrs	r3, r0, #7
 8000160:	428b      	cmp	r3, r1
 8000162:	d301      	bcc.n	8000168 <__udivsi3+0xa8>
 8000164:	01cb      	lsls	r3, r1, #7
 8000166:	1ac0      	subs	r0, r0, r3
 8000168:	4152      	adcs	r2, r2
 800016a:	0983      	lsrs	r3, r0, #6
 800016c:	428b      	cmp	r3, r1
 800016e:	d301      	bcc.n	8000174 <__udivsi3+0xb4>
 8000170:	018b      	lsls	r3, r1, #6
 8000172:	1ac0      	subs	r0, r0, r3
 8000174:	4152      	adcs	r2, r2
 8000176:	0943      	lsrs	r3, r0, #5
 8000178:	428b      	cmp	r3, r1
 800017a:	d301      	bcc.n	8000180 <__udivsi3+0xc0>
 800017c:	014b      	lsls	r3, r1, #5
 800017e:	1ac0      	subs	r0, r0, r3
 8000180:	4152      	adcs	r2, r2
 8000182:	0903      	lsrs	r3, r0, #4
 8000184:	428b      	cmp	r3, r1
 8000186:	d301      	bcc.n	800018c <__udivsi3+0xcc>
 8000188:	010b      	lsls	r3, r1, #4
 800018a:	1ac0      	subs	r0, r0, r3
 800018c:	4152      	adcs	r2, r2
 800018e:	08c3      	lsrs	r3, r0, #3
 8000190:	428b      	cmp	r3, r1
 8000192:	d301      	bcc.n	8000198 <__udivsi3+0xd8>
 8000194:	00cb      	lsls	r3, r1, #3
 8000196:	1ac0      	subs	r0, r0, r3
 8000198:	4152      	adcs	r2, r2
 800019a:	0883      	lsrs	r3, r0, #2
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__udivsi3+0xe4>
 80001a0:	008b      	lsls	r3, r1, #2
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	0843      	lsrs	r3, r0, #1
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xf0>
 80001ac:	004b      	lsls	r3, r1, #1
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	1a41      	subs	r1, r0, r1
 80001b4:	d200      	bcs.n	80001b8 <__udivsi3+0xf8>
 80001b6:	4601      	mov	r1, r0
 80001b8:	4152      	adcs	r2, r2
 80001ba:	4610      	mov	r0, r2
 80001bc:	4770      	bx	lr
 80001be:	e7ff      	b.n	80001c0 <__udivsi3+0x100>
 80001c0:	b501      	push	{r0, lr}
 80001c2:	2000      	movs	r0, #0
 80001c4:	f000 f8f0 	bl	80003a8 <__aeabi_idiv0>
 80001c8:	bd02      	pop	{r1, pc}
 80001ca:	46c0      	nop			@ (mov r8, r8)

080001cc <__aeabi_uidivmod>:
 80001cc:	2900      	cmp	r1, #0
 80001ce:	d0f7      	beq.n	80001c0 <__udivsi3+0x100>
 80001d0:	e776      	b.n	80000c0 <__udivsi3>
 80001d2:	4770      	bx	lr

080001d4 <__divsi3>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	430b      	orrs	r3, r1
 80001d8:	d47f      	bmi.n	80002da <__divsi3+0x106>
 80001da:	2200      	movs	r2, #0
 80001dc:	0843      	lsrs	r3, r0, #1
 80001de:	428b      	cmp	r3, r1
 80001e0:	d374      	bcc.n	80002cc <__divsi3+0xf8>
 80001e2:	0903      	lsrs	r3, r0, #4
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d35f      	bcc.n	80002a8 <__divsi3+0xd4>
 80001e8:	0a03      	lsrs	r3, r0, #8
 80001ea:	428b      	cmp	r3, r1
 80001ec:	d344      	bcc.n	8000278 <__divsi3+0xa4>
 80001ee:	0b03      	lsrs	r3, r0, #12
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d328      	bcc.n	8000246 <__divsi3+0x72>
 80001f4:	0c03      	lsrs	r3, r0, #16
 80001f6:	428b      	cmp	r3, r1
 80001f8:	d30d      	bcc.n	8000216 <__divsi3+0x42>
 80001fa:	22ff      	movs	r2, #255	@ 0xff
 80001fc:	0209      	lsls	r1, r1, #8
 80001fe:	ba12      	rev	r2, r2
 8000200:	0c03      	lsrs	r3, r0, #16
 8000202:	428b      	cmp	r3, r1
 8000204:	d302      	bcc.n	800020c <__divsi3+0x38>
 8000206:	1212      	asrs	r2, r2, #8
 8000208:	0209      	lsls	r1, r1, #8
 800020a:	d065      	beq.n	80002d8 <__divsi3+0x104>
 800020c:	0b03      	lsrs	r3, r0, #12
 800020e:	428b      	cmp	r3, r1
 8000210:	d319      	bcc.n	8000246 <__divsi3+0x72>
 8000212:	e000      	b.n	8000216 <__divsi3+0x42>
 8000214:	0a09      	lsrs	r1, r1, #8
 8000216:	0bc3      	lsrs	r3, r0, #15
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__divsi3+0x4c>
 800021c:	03cb      	lsls	r3, r1, #15
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0b83      	lsrs	r3, r0, #14
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__divsi3+0x58>
 8000228:	038b      	lsls	r3, r1, #14
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0b43      	lsrs	r3, r0, #13
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__divsi3+0x64>
 8000234:	034b      	lsls	r3, r1, #13
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0b03      	lsrs	r3, r0, #12
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__divsi3+0x70>
 8000240:	030b      	lsls	r3, r1, #12
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	0ac3      	lsrs	r3, r0, #11
 8000248:	428b      	cmp	r3, r1
 800024a:	d301      	bcc.n	8000250 <__divsi3+0x7c>
 800024c:	02cb      	lsls	r3, r1, #11
 800024e:	1ac0      	subs	r0, r0, r3
 8000250:	4152      	adcs	r2, r2
 8000252:	0a83      	lsrs	r3, r0, #10
 8000254:	428b      	cmp	r3, r1
 8000256:	d301      	bcc.n	800025c <__divsi3+0x88>
 8000258:	028b      	lsls	r3, r1, #10
 800025a:	1ac0      	subs	r0, r0, r3
 800025c:	4152      	adcs	r2, r2
 800025e:	0a43      	lsrs	r3, r0, #9
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x94>
 8000264:	024b      	lsls	r3, r1, #9
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0a03      	lsrs	r3, r0, #8
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0xa0>
 8000270:	020b      	lsls	r3, r1, #8
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	d2cd      	bcs.n	8000214 <__divsi3+0x40>
 8000278:	09c3      	lsrs	r3, r0, #7
 800027a:	428b      	cmp	r3, r1
 800027c:	d301      	bcc.n	8000282 <__divsi3+0xae>
 800027e:	01cb      	lsls	r3, r1, #7
 8000280:	1ac0      	subs	r0, r0, r3
 8000282:	4152      	adcs	r2, r2
 8000284:	0983      	lsrs	r3, r0, #6
 8000286:	428b      	cmp	r3, r1
 8000288:	d301      	bcc.n	800028e <__divsi3+0xba>
 800028a:	018b      	lsls	r3, r1, #6
 800028c:	1ac0      	subs	r0, r0, r3
 800028e:	4152      	adcs	r2, r2
 8000290:	0943      	lsrs	r3, r0, #5
 8000292:	428b      	cmp	r3, r1
 8000294:	d301      	bcc.n	800029a <__divsi3+0xc6>
 8000296:	014b      	lsls	r3, r1, #5
 8000298:	1ac0      	subs	r0, r0, r3
 800029a:	4152      	adcs	r2, r2
 800029c:	0903      	lsrs	r3, r0, #4
 800029e:	428b      	cmp	r3, r1
 80002a0:	d301      	bcc.n	80002a6 <__divsi3+0xd2>
 80002a2:	010b      	lsls	r3, r1, #4
 80002a4:	1ac0      	subs	r0, r0, r3
 80002a6:	4152      	adcs	r2, r2
 80002a8:	08c3      	lsrs	r3, r0, #3
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d301      	bcc.n	80002b2 <__divsi3+0xde>
 80002ae:	00cb      	lsls	r3, r1, #3
 80002b0:	1ac0      	subs	r0, r0, r3
 80002b2:	4152      	adcs	r2, r2
 80002b4:	0883      	lsrs	r3, r0, #2
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d301      	bcc.n	80002be <__divsi3+0xea>
 80002ba:	008b      	lsls	r3, r1, #2
 80002bc:	1ac0      	subs	r0, r0, r3
 80002be:	4152      	adcs	r2, r2
 80002c0:	0843      	lsrs	r3, r0, #1
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xf6>
 80002c6:	004b      	lsls	r3, r1, #1
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	1a41      	subs	r1, r0, r1
 80002ce:	d200      	bcs.n	80002d2 <__divsi3+0xfe>
 80002d0:	4601      	mov	r1, r0
 80002d2:	4152      	adcs	r2, r2
 80002d4:	4610      	mov	r0, r2
 80002d6:	4770      	bx	lr
 80002d8:	e05d      	b.n	8000396 <__divsi3+0x1c2>
 80002da:	0fca      	lsrs	r2, r1, #31
 80002dc:	d000      	beq.n	80002e0 <__divsi3+0x10c>
 80002de:	4249      	negs	r1, r1
 80002e0:	1003      	asrs	r3, r0, #32
 80002e2:	d300      	bcc.n	80002e6 <__divsi3+0x112>
 80002e4:	4240      	negs	r0, r0
 80002e6:	4053      	eors	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	469c      	mov	ip, r3
 80002ec:	0903      	lsrs	r3, r0, #4
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d32d      	bcc.n	800034e <__divsi3+0x17a>
 80002f2:	0a03      	lsrs	r3, r0, #8
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d312      	bcc.n	800031e <__divsi3+0x14a>
 80002f8:	22fc      	movs	r2, #252	@ 0xfc
 80002fa:	0189      	lsls	r1, r1, #6
 80002fc:	ba12      	rev	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d30c      	bcc.n	800031e <__divsi3+0x14a>
 8000304:	0189      	lsls	r1, r1, #6
 8000306:	1192      	asrs	r2, r2, #6
 8000308:	428b      	cmp	r3, r1
 800030a:	d308      	bcc.n	800031e <__divsi3+0x14a>
 800030c:	0189      	lsls	r1, r1, #6
 800030e:	1192      	asrs	r2, r2, #6
 8000310:	428b      	cmp	r3, r1
 8000312:	d304      	bcc.n	800031e <__divsi3+0x14a>
 8000314:	0189      	lsls	r1, r1, #6
 8000316:	d03a      	beq.n	800038e <__divsi3+0x1ba>
 8000318:	1192      	asrs	r2, r2, #6
 800031a:	e000      	b.n	800031e <__divsi3+0x14a>
 800031c:	0989      	lsrs	r1, r1, #6
 800031e:	09c3      	lsrs	r3, r0, #7
 8000320:	428b      	cmp	r3, r1
 8000322:	d301      	bcc.n	8000328 <__divsi3+0x154>
 8000324:	01cb      	lsls	r3, r1, #7
 8000326:	1ac0      	subs	r0, r0, r3
 8000328:	4152      	adcs	r2, r2
 800032a:	0983      	lsrs	r3, r0, #6
 800032c:	428b      	cmp	r3, r1
 800032e:	d301      	bcc.n	8000334 <__divsi3+0x160>
 8000330:	018b      	lsls	r3, r1, #6
 8000332:	1ac0      	subs	r0, r0, r3
 8000334:	4152      	adcs	r2, r2
 8000336:	0943      	lsrs	r3, r0, #5
 8000338:	428b      	cmp	r3, r1
 800033a:	d301      	bcc.n	8000340 <__divsi3+0x16c>
 800033c:	014b      	lsls	r3, r1, #5
 800033e:	1ac0      	subs	r0, r0, r3
 8000340:	4152      	adcs	r2, r2
 8000342:	0903      	lsrs	r3, r0, #4
 8000344:	428b      	cmp	r3, r1
 8000346:	d301      	bcc.n	800034c <__divsi3+0x178>
 8000348:	010b      	lsls	r3, r1, #4
 800034a:	1ac0      	subs	r0, r0, r3
 800034c:	4152      	adcs	r2, r2
 800034e:	08c3      	lsrs	r3, r0, #3
 8000350:	428b      	cmp	r3, r1
 8000352:	d301      	bcc.n	8000358 <__divsi3+0x184>
 8000354:	00cb      	lsls	r3, r1, #3
 8000356:	1ac0      	subs	r0, r0, r3
 8000358:	4152      	adcs	r2, r2
 800035a:	0883      	lsrs	r3, r0, #2
 800035c:	428b      	cmp	r3, r1
 800035e:	d301      	bcc.n	8000364 <__divsi3+0x190>
 8000360:	008b      	lsls	r3, r1, #2
 8000362:	1ac0      	subs	r0, r0, r3
 8000364:	4152      	adcs	r2, r2
 8000366:	d2d9      	bcs.n	800031c <__divsi3+0x148>
 8000368:	0843      	lsrs	r3, r0, #1
 800036a:	428b      	cmp	r3, r1
 800036c:	d301      	bcc.n	8000372 <__divsi3+0x19e>
 800036e:	004b      	lsls	r3, r1, #1
 8000370:	1ac0      	subs	r0, r0, r3
 8000372:	4152      	adcs	r2, r2
 8000374:	1a41      	subs	r1, r0, r1
 8000376:	d200      	bcs.n	800037a <__divsi3+0x1a6>
 8000378:	4601      	mov	r1, r0
 800037a:	4663      	mov	r3, ip
 800037c:	4152      	adcs	r2, r2
 800037e:	105b      	asrs	r3, r3, #1
 8000380:	4610      	mov	r0, r2
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x1b4>
 8000384:	4240      	negs	r0, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d500      	bpl.n	800038c <__divsi3+0x1b8>
 800038a:	4249      	negs	r1, r1
 800038c:	4770      	bx	lr
 800038e:	4663      	mov	r3, ip
 8000390:	105b      	asrs	r3, r3, #1
 8000392:	d300      	bcc.n	8000396 <__divsi3+0x1c2>
 8000394:	4240      	negs	r0, r0
 8000396:	b501      	push	{r0, lr}
 8000398:	2000      	movs	r0, #0
 800039a:	f000 f805 	bl	80003a8 <__aeabi_idiv0>
 800039e:	bd02      	pop	{r1, pc}

080003a0 <__aeabi_idivmod>:
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d0f8      	beq.n	8000396 <__divsi3+0x1c2>
 80003a4:	e716      	b.n	80001d4 <__divsi3>
 80003a6:	4770      	bx	lr

080003a8 <__aeabi_idiv0>:
 80003a8:	4770      	bx	lr
 80003aa:	46c0      	nop			@ (mov r8, r8)

080003ac <__gnu_thumb1_case_shi>:
 80003ac:	b403      	push	{r0, r1}
 80003ae:	4671      	mov	r1, lr
 80003b0:	0849      	lsrs	r1, r1, #1
 80003b2:	0040      	lsls	r0, r0, #1
 80003b4:	0049      	lsls	r1, r1, #1
 80003b6:	5e09      	ldrsh	r1, [r1, r0]
 80003b8:	0049      	lsls	r1, r1, #1
 80003ba:	448e      	add	lr, r1
 80003bc:	bc03      	pop	{r0, r1}
 80003be:	4770      	bx	lr

080003c0 <deregister_tm_clones>:
 80003c0:	4804      	ldr	r0, [pc, #16]	@ (80003d4 <deregister_tm_clones+0x14>)
 80003c2:	4b05      	ldr	r3, [pc, #20]	@ (80003d8 <deregister_tm_clones+0x18>)
 80003c4:	b510      	push	{r4, lr}
 80003c6:	4283      	cmp	r3, r0
 80003c8:	d003      	beq.n	80003d2 <deregister_tm_clones+0x12>
 80003ca:	4b04      	ldr	r3, [pc, #16]	@ (80003dc <deregister_tm_clones+0x1c>)
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d000      	beq.n	80003d2 <deregister_tm_clones+0x12>
 80003d0:	4798      	blx	r3
 80003d2:	bd10      	pop	{r4, pc}
 80003d4:	20000068 	.word	0x20000068
 80003d8:	20000068 	.word	0x20000068
 80003dc:	00000000 	.word	0x00000000

080003e0 <register_tm_clones>:
 80003e0:	4806      	ldr	r0, [pc, #24]	@ (80003fc <register_tm_clones+0x1c>)
 80003e2:	4907      	ldr	r1, [pc, #28]	@ (8000400 <register_tm_clones+0x20>)
 80003e4:	1a09      	subs	r1, r1, r0
 80003e6:	108b      	asrs	r3, r1, #2
 80003e8:	0fc9      	lsrs	r1, r1, #31
 80003ea:	18c9      	adds	r1, r1, r3
 80003ec:	b510      	push	{r4, lr}
 80003ee:	1049      	asrs	r1, r1, #1
 80003f0:	d003      	beq.n	80003fa <register_tm_clones+0x1a>
 80003f2:	4b04      	ldr	r3, [pc, #16]	@ (8000404 <register_tm_clones+0x24>)
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d000      	beq.n	80003fa <register_tm_clones+0x1a>
 80003f8:	4798      	blx	r3
 80003fa:	bd10      	pop	{r4, pc}
 80003fc:	20000068 	.word	0x20000068
 8000400:	20000068 	.word	0x20000068
 8000404:	00000000 	.word	0x00000000

08000408 <__do_global_dtors_aux>:
 8000408:	b510      	push	{r4, lr}
 800040a:	4c07      	ldr	r4, [pc, #28]	@ (8000428 <__do_global_dtors_aux+0x20>)
 800040c:	7823      	ldrb	r3, [r4, #0]
 800040e:	2b00      	cmp	r3, #0
 8000410:	d109      	bne.n	8000426 <__do_global_dtors_aux+0x1e>
 8000412:	f7ff ffd5 	bl	80003c0 <deregister_tm_clones>
 8000416:	4b05      	ldr	r3, [pc, #20]	@ (800042c <__do_global_dtors_aux+0x24>)
 8000418:	2b00      	cmp	r3, #0
 800041a:	d002      	beq.n	8000422 <__do_global_dtors_aux+0x1a>
 800041c:	4804      	ldr	r0, [pc, #16]	@ (8000430 <__do_global_dtors_aux+0x28>)
 800041e:	e000      	b.n	8000422 <__do_global_dtors_aux+0x1a>
 8000420:	bf00      	nop
 8000422:	2301      	movs	r3, #1
 8000424:	7023      	strb	r3, [r4, #0]
 8000426:	bd10      	pop	{r4, pc}
 8000428:	20000068 	.word	0x20000068
 800042c:	00000000 	.word	0x00000000
 8000430:	08001d08 	.word	0x08001d08

08000434 <frame_dummy>:
 8000434:	4b05      	ldr	r3, [pc, #20]	@ (800044c <frame_dummy+0x18>)
 8000436:	b510      	push	{r4, lr}
 8000438:	2b00      	cmp	r3, #0
 800043a:	d003      	beq.n	8000444 <frame_dummy+0x10>
 800043c:	4904      	ldr	r1, [pc, #16]	@ (8000450 <frame_dummy+0x1c>)
 800043e:	4805      	ldr	r0, [pc, #20]	@ (8000454 <frame_dummy+0x20>)
 8000440:	e000      	b.n	8000444 <frame_dummy+0x10>
 8000442:	bf00      	nop
 8000444:	f7ff ffcc 	bl	80003e0 <register_tm_clones>
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	00000000 	.word	0x00000000
 8000450:	2000006c 	.word	0x2000006c
 8000454:	08001d08 	.word	0x08001d08

08000458 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000458:	b510      	push	{r4, lr}
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800045a:	21fa      	movs	r1, #250	@ 0xfa
 800045c:	0089      	lsls	r1, r1, #2
 800045e:	f7ff fe2f 	bl	80000c0 <__udivsi3>
 8000462:	3801      	subs	r0, #1
 8000464:	4b03      	ldr	r3, [pc, #12]	@ (8000474 <LL_Init1msTick+0x1c>)
 8000466:	6058      	str	r0, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000468:	2200      	movs	r2, #0
 800046a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800046c:	3205      	adds	r2, #5
 800046e:	601a      	str	r2, [r3, #0]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
}
 8000470:	bd10      	pop	{r4, pc}
 8000472:	46c0      	nop			@ (mov r8, r8)
 8000474:	e000e010 	.word	0xe000e010

08000478 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8000478:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800047a:	4b08      	ldr	r3, [pc, #32]	@ (800049c <LL_mDelay+0x24>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	9301      	str	r3, [sp, #4]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000480:	9b01      	ldr	r3, [sp, #4]
  tmpDelay  = Delay;
  /* Add a period to guaranty minimum wait */
  if (tmpDelay  < LL_MAX_DELAY)
 8000482:	1c43      	adds	r3, r0, #1
 8000484:	d000      	beq.n	8000488 <LL_mDelay+0x10>
  {
    tmpDelay ++;
 8000486:	3001      	adds	r0, #1
  }

  while (tmpDelay  != 0U)
 8000488:	2800      	cmp	r0, #0
 800048a:	d005      	beq.n	8000498 <LL_mDelay+0x20>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800048c:	4b03      	ldr	r3, [pc, #12]	@ (800049c <LL_mDelay+0x24>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	03db      	lsls	r3, r3, #15
 8000492:	d5f9      	bpl.n	8000488 <LL_mDelay+0x10>
    {
      tmpDelay --;
 8000494:	3801      	subs	r0, #1
 8000496:	e7f7      	b.n	8000488 <LL_mDelay+0x10>
    }
  }
}
 8000498:	b002      	add	sp, #8
 800049a:	4770      	bx	lr
 800049c:	e000e010 	.word	0xe000e010

080004a0 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80004a0:	4b01      	ldr	r3, [pc, #4]	@ (80004a8 <LL_SetSystemCoreClock+0x8>)
 80004a2:	6018      	str	r0, [r3, #0]
}
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	20000008 	.word	0x20000008

080004ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004ac:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 80004ae:	2800      	cmp	r0, #0
 80004b0:	db11      	blt.n	80004d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004b2:	0883      	lsrs	r3, r0, #2
 80004b4:	4d13      	ldr	r5, [pc, #76]	@ (8000504 <__NVIC_SetPriority+0x58>)
 80004b6:	33c0      	adds	r3, #192	@ 0xc0
 80004b8:	009b      	lsls	r3, r3, #2
 80004ba:	595c      	ldr	r4, [r3, r5]
 80004bc:	2203      	movs	r2, #3
 80004be:	4010      	ands	r0, r2
 80004c0:	00c0      	lsls	r0, r0, #3
 80004c2:	32fc      	adds	r2, #252	@ 0xfc
 80004c4:	0016      	movs	r6, r2
 80004c6:	4086      	lsls	r6, r0
 80004c8:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004ca:	0189      	lsls	r1, r1, #6
 80004cc:	400a      	ands	r2, r1
 80004ce:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004d0:	4322      	orrs	r2, r4
 80004d2:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80004d4:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004d6:	230f      	movs	r3, #15
 80004d8:	4003      	ands	r3, r0
 80004da:	3b08      	subs	r3, #8
 80004dc:	089b      	lsrs	r3, r3, #2
 80004de:	3306      	adds	r3, #6
 80004e0:	009b      	lsls	r3, r3, #2
 80004e2:	4a09      	ldr	r2, [pc, #36]	@ (8000508 <__NVIC_SetPriority+0x5c>)
 80004e4:	4694      	mov	ip, r2
 80004e6:	4463      	add	r3, ip
 80004e8:	685c      	ldr	r4, [r3, #4]
 80004ea:	2203      	movs	r2, #3
 80004ec:	4010      	ands	r0, r2
 80004ee:	00c0      	lsls	r0, r0, #3
 80004f0:	32fc      	adds	r2, #252	@ 0xfc
 80004f2:	0015      	movs	r5, r2
 80004f4:	4085      	lsls	r5, r0
 80004f6:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004f8:	0189      	lsls	r1, r1, #6
 80004fa:	400a      	ands	r2, r1
 80004fc:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004fe:	4322      	orrs	r2, r4
 8000500:	605a      	str	r2, [r3, #4]
}
 8000502:	e7e7      	b.n	80004d4 <__NVIC_SetPriority+0x28>
 8000504:	e000e100 	.word	0xe000e100
 8000508:	e000ed00 	.word	0xe000ed00

0800050c <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 800050c:	b570      	push	{r4, r5, r6, lr}
 800050e:	0005      	movs	r5, r0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8000510:	2080      	movs	r0, #128	@ 0x80
 8000512:	0100      	lsls	r0, r0, #4
 8000514:	4282      	cmp	r2, r0
 8000516:	d01f      	beq.n	8000558 <LL_USART_SetBaudRate+0x4c>
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8000518:	0088      	lsls	r0, r1, #2
 800051a:	1840      	adds	r0, r0, r1
 800051c:	0082      	lsls	r2, r0, #2
 800051e:	1880      	adds	r0, r0, r2
 8000520:	0099      	lsls	r1, r3, #2
 8000522:	f7ff fdcd 	bl	80000c0 <__udivsi3>
 8000526:	0006      	movs	r6, r0
 8000528:	2164      	movs	r1, #100	@ 0x64
 800052a:	f7ff fdc9 	bl	80000c0 <__udivsi3>
 800052e:	0104      	lsls	r4, r0, #4
 8000530:	b2a4      	uxth	r4, r4
 8000532:	2164      	movs	r1, #100	@ 0x64
 8000534:	0030      	movs	r0, r6
 8000536:	f7ff fe49 	bl	80001cc <__aeabi_uidivmod>
 800053a:	0108      	lsls	r0, r1, #4
 800053c:	3032      	adds	r0, #50	@ 0x32
 800053e:	2164      	movs	r1, #100	@ 0x64
 8000540:	f7ff fdbe 	bl	80000c0 <__udivsi3>
 8000544:	23f0      	movs	r3, #240	@ 0xf0
 8000546:	4003      	ands	r3, r0
 8000548:	18e4      	adds	r4, r4, r3
 800054a:	b2a4      	uxth	r4, r4
 800054c:	230f      	movs	r3, #15
 800054e:	4018      	ands	r0, r3
 8000550:	1824      	adds	r4, r4, r0
 8000552:	b2a4      	uxth	r4, r4
 8000554:	60ac      	str	r4, [r5, #8]
  }
}
 8000556:	bd70      	pop	{r4, r5, r6, pc}
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8000558:	0088      	lsls	r0, r1, #2
 800055a:	1840      	adds	r0, r0, r1
 800055c:	0082      	lsls	r2, r0, #2
 800055e:	1880      	adds	r0, r0, r2
 8000560:	0059      	lsls	r1, r3, #1
 8000562:	f7ff fdad 	bl	80000c0 <__udivsi3>
 8000566:	0006      	movs	r6, r0
 8000568:	2164      	movs	r1, #100	@ 0x64
 800056a:	f7ff fda9 	bl	80000c0 <__udivsi3>
 800056e:	0104      	lsls	r4, r0, #4
 8000570:	b2a4      	uxth	r4, r4
 8000572:	2164      	movs	r1, #100	@ 0x64
 8000574:	0030      	movs	r0, r6
 8000576:	f7ff fe29 	bl	80001cc <__aeabi_uidivmod>
 800057a:	00c8      	lsls	r0, r1, #3
 800057c:	3032      	adds	r0, #50	@ 0x32
 800057e:	2164      	movs	r1, #100	@ 0x64
 8000580:	f7ff fd9e 	bl	80000c0 <__udivsi3>
 8000584:	b280      	uxth	r0, r0
 8000586:	0043      	lsls	r3, r0, #1
 8000588:	22f8      	movs	r2, #248	@ 0xf8
 800058a:	0052      	lsls	r2, r2, #1
 800058c:	4013      	ands	r3, r2
 800058e:	18e4      	adds	r4, r4, r3
 8000590:	b2a4      	uxth	r4, r4
 8000592:	2307      	movs	r3, #7
 8000594:	4003      	ands	r3, r0
 8000596:	18e4      	adds	r4, r4, r3
 8000598:	b2a4      	uxth	r4, r4
 800059a:	60ac      	str	r4, [r5, #8]
 800059c:	e7db      	b.n	8000556 <LL_USART_SetBaudRate+0x4a>
	...

080005a0 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *         @arg  LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80005a0:	b510      	push	{r4, lr}
 80005a2:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80005a4:	4a0b      	ldr	r2, [pc, #44]	@ (80005d4 <BSP_LED_Init+0x34>)
 80005a6:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80005a8:	2301      	movs	r3, #1
 80005aa:	4319      	orrs	r1, r3
 80005ac:	6351      	str	r1, [r2, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80005ae:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80005b0:	4013      	ands	r3, r2
 80005b2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80005b4:	9b01      	ldr	r3, [sp, #4]
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  LL_GPIO_SetPinMode(LED_PORT[Led], LED_PIN[Led], LL_GPIO_MODE_OUTPUT);
 80005b6:	4a08      	ldr	r2, [pc, #32]	@ (80005d8 <BSP_LED_Init+0x38>)
 80005b8:	0080      	lsls	r0, r0, #2
 80005ba:	5881      	ldr	r1, [r0, r2]
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80005bc:	680b      	ldr	r3, [r1, #0]
 80005be:	240c      	movs	r4, #12
 80005c0:	43a3      	bics	r3, r4
 80005c2:	3c08      	subs	r4, #8
 80005c4:	4323      	orrs	r3, r4
 80005c6:	600b      	str	r3, [r1, #0]
  /* LL_GPIO_SetPinOutputType(LED_PORT[Led], LED_PIN[Led], LL_GPIO_OUTPUT_PUSHPULL); */
  /* LL_GPIO_SetPinSpeed(LED_PORT[Led], LED_PIN[Led], LL_GPIO_SPEED_FREQ_LOW);       */
  /* LL_GPIO_SetPinPull(LED_PORT[Led], LED_PIN[Led], LL_GPIO_PULL_NO);               */

  LL_GPIO_SetOutputPin(LED_PORT[Led], LED_PIN[Led]);
 80005c8:	5883      	ldr	r3, [r0, r2]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80005ca:	2202      	movs	r2, #2
 80005cc:	619a      	str	r2, [r3, #24]
}
 80005ce:	b002      	add	sp, #8
 80005d0:	bd10      	pop	{r4, pc}
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	40021000 	.word	0x40021000
 80005d8:	20000004 	.word	0x20000004

080005dc <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	b083      	sub	sp, #12
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80005e0:	2800      	cmp	r0, #0
 80005e2:	d108      	bne.n	80005f6 <BSP_PB_Init+0x1a>
  SET_BIT(RCC->IOPENR, Periphs);
 80005e4:	4a13      	ldr	r2, [pc, #76]	@ (8000634 <BSP_PB_Init+0x58>)
 80005e6:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 80005e8:	2301      	movs	r3, #1
 80005ea:	431c      	orrs	r4, r3
 80005ec:	6354      	str	r4, [r2, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80005ee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80005f0:	4013      	ands	r3, r2
 80005f2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80005f4:	9b01      	ldr	r3, [sp, #4]

  /* Configure GPIO for BUTTON */
  LL_GPIO_SetPinMode(BUTTON_PORT[Button], BUTTON_PIN[Button], LL_GPIO_MODE_INPUT);
 80005f6:	4b10      	ldr	r3, [pc, #64]	@ (8000638 <BSP_PB_Init+0x5c>)
 80005f8:	0080      	lsls	r0, r0, #2
 80005fa:	58c5      	ldr	r5, [r0, r3]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80005fc:	682a      	ldr	r2, [r5, #0]
 80005fe:	2403      	movs	r4, #3
 8000600:	43a2      	bics	r2, r4
 8000602:	602a      	str	r2, [r5, #0]
  LL_GPIO_SetPinPull(BUTTON_PORT[Button], BUTTON_PIN[Button], LL_GPIO_PULL_NO);
 8000604:	58c2      	ldr	r2, [r0, r3]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8000606:	68d3      	ldr	r3, [r2, #12]
 8000608:	43a3      	bics	r3, r4
 800060a:	60d3      	str	r3, [r2, #12]
  /* LL_GPIO_SetPinSpeed(BUTTON_PORT[Button], BUTTON_PIN[Button], LL_GPIO_SPEED_FREQ_HIGH); */

  if(ButtonMode == BUTTON_MODE_EXTI)
 800060c:	2901      	cmp	r1, #1
 800060e:	d001      	beq.n	8000614 <BSP_PB_Init+0x38>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F);
    NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 8000610:	b003      	add	sp, #12
 8000612:	bd30      	pop	{r4, r5, pc}
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR, ExtiLine);
 8000614:	4b09      	ldr	r3, [pc, #36]	@ (800063c <BSP_PB_Init+0x60>)
 8000616:	2080      	movs	r0, #128	@ 0x80
 8000618:	581a      	ldr	r2, [r3, r0]
 800061a:	430a      	orrs	r2, r1
 800061c:	501a      	str	r2, [r3, r0]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig(uint32_t ExtiLine)
{
  SET_BIT(EXTI->FTSR, ExtiLine);
 800061e:	685a      	ldr	r2, [r3, #4]
 8000620:	430a      	orrs	r2, r1
 8000622:	605a      	str	r2, [r3, #4]
    NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F);
 8000624:	310e      	adds	r1, #14
 8000626:	387b      	subs	r0, #123	@ 0x7b
 8000628:	f7ff ff40 	bl	80004ac <__NVIC_SetPriority>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800062c:	4b04      	ldr	r3, [pc, #16]	@ (8000640 <BSP_PB_Init+0x64>)
 800062e:	2220      	movs	r2, #32
 8000630:	601a      	str	r2, [r3, #0]
}
 8000632:	e7ed      	b.n	8000610 <BSP_PB_Init+0x34>
 8000634:	40021000 	.word	0x40021000
 8000638:	20000000 	.word	0x20000000
 800063c:	40021800 	.word	0x40021800
 8000640:	e000e100 	.word	0xe000e100

08000644 <BSP_USART_Config>:
  * @brief  DEBUG_USART GPIO Config,Mode Config,115200 8-N-1
  * @param  None
  * @retval None
  */
void BSP_USART_Config(void)
{
 8000644:	b530      	push	{r4, r5, lr}
 8000646:	b085      	sub	sp, #20
#if defined (__GNUC__)
  setvbuf(stdout,NULL,_IONBF,0);
 8000648:	4b3c      	ldr	r3, [pc, #240]	@ (800073c <BSP_USART_Config+0xf8>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	6898      	ldr	r0, [r3, #8]
 800064e:	2300      	movs	r3, #0
 8000650:	2202      	movs	r2, #2
 8000652:	2100      	movs	r1, #0
 8000654:	f000 fbe8 	bl	8000e28 <setvbuf>
  SET_BIT(RCC->APBENR2, Periphs);
 8000658:	4d39      	ldr	r5, [pc, #228]	@ (8000740 <BSP_USART_Config+0xfc>)
 800065a:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 800065c:	2280      	movs	r2, #128	@ 0x80
 800065e:	01d2      	lsls	r2, r2, #7
 8000660:	4313      	orrs	r3, r2
 8000662:	642b      	str	r3, [r5, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8000664:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8000666:	4013      	ands	r3, r2
 8000668:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 800066a:	9b03      	ldr	r3, [sp, #12]
#endif
  DEBUG_USART_CLK_ENABLE();

  /* USART Init */
  LL_USART_SetBaudRate(DEBUG_USART, SystemCoreClock, LL_USART_OVERSAMPLING_16, DEBUG_USART_BAUDRATE);
 800066c:	23e1      	movs	r3, #225	@ 0xe1
 800066e:	4a35      	ldr	r2, [pc, #212]	@ (8000744 <BSP_USART_Config+0x100>)
 8000670:	6811      	ldr	r1, [r2, #0]
 8000672:	4c35      	ldr	r4, [pc, #212]	@ (8000748 <BSP_USART_Config+0x104>)
 8000674:	025b      	lsls	r3, r3, #9
 8000676:	2200      	movs	r2, #0
 8000678:	0020      	movs	r0, r4
 800067a:	f7ff ff47 	bl	800050c <LL_USART_SetBaudRate>
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 800067e:	68e3      	ldr	r3, [r4, #12]
 8000680:	4a32      	ldr	r2, [pc, #200]	@ (800074c <BSP_USART_Config+0x108>)
 8000682:	4013      	ands	r3, r2
 8000684:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8000686:	6923      	ldr	r3, [r4, #16]
 8000688:	4a31      	ldr	r2, [pc, #196]	@ (8000750 <BSP_USART_Config+0x10c>)
 800068a:	4013      	ands	r3, r2
 800068c:	6123      	str	r3, [r4, #16]
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 800068e:	68e3      	ldr	r3, [r4, #12]
 8000690:	4a30      	ldr	r2, [pc, #192]	@ (8000754 <BSP_USART_Config+0x110>)
 8000692:	4013      	ands	r3, r2
 8000694:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8000696:	6963      	ldr	r3, [r4, #20]
 8000698:	4a2f      	ldr	r2, [pc, #188]	@ (8000758 <BSP_USART_Config+0x114>)
 800069a:	4013      	ands	r3, r2
 800069c:	6163      	str	r3, [r4, #20]
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 800069e:	68e3      	ldr	r3, [r4, #12]
 80006a0:	210c      	movs	r1, #12
 80006a2:	430b      	orrs	r3, r1
 80006a4:	60e3      	str	r3, [r4, #12]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80006a6:	68e1      	ldr	r1, [r4, #12]
 80006a8:	2380      	movs	r3, #128	@ 0x80
 80006aa:	019b      	lsls	r3, r3, #6
 80006ac:	430b      	orrs	r3, r1
 80006ae:	60e3      	str	r3, [r4, #12]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 80006b0:	2341      	movs	r3, #65	@ 0x41
 80006b2:	425b      	negs	r3, r3
 80006b4:	6023      	str	r3, [r4, #0]
  SET_BIT(RCC->IOPENR, Periphs);
 80006b6:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80006b8:	3343      	adds	r3, #67	@ 0x43
 80006ba:	4319      	orrs	r1, r3
 80006bc:	6369      	str	r1, [r5, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80006be:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80006c0:	4019      	ands	r1, r3
 80006c2:	9102      	str	r1, [sp, #8]
  (void)tmpreg;
 80006c4:	9902      	ldr	r1, [sp, #8]
  SET_BIT(RCC->IOPENR, Periphs);
 80006c6:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80006c8:	4319      	orrs	r1, r3
 80006ca:	6369      	str	r1, [r5, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80006cc:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80006ce:	400b      	ands	r3, r1
 80006d0:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80006d2:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80006d4:	4b21      	ldr	r3, [pc, #132]	@ (800075c <BSP_USART_Config+0x118>)
 80006d6:	6818      	ldr	r0, [r3, #0]
 80006d8:	4010      	ands	r0, r2
 80006da:	2180      	movs	r1, #128	@ 0x80
 80006dc:	0089      	lsls	r1, r1, #2
 80006de:	4301      	orrs	r1, r0
 80006e0:	6019      	str	r1, [r3, #0]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80006e2:	6898      	ldr	r0, [r3, #8]
 80006e4:	21c0      	movs	r1, #192	@ 0xc0
 80006e6:	0089      	lsls	r1, r1, #2
 80006e8:	4301      	orrs	r1, r0
 80006ea:	6099      	str	r1, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80006ec:	68d9      	ldr	r1, [r3, #12]
 80006ee:	4011      	ands	r1, r2
 80006f0:	2280      	movs	r2, #128	@ 0x80
 80006f2:	0052      	lsls	r2, r2, #1
 80006f4:	430a      	orrs	r2, r1
 80006f6:	60da      	str	r2, [r3, #12]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80006f8:	6a19      	ldr	r1, [r3, #32]
 80006fa:	4a19      	ldr	r2, [pc, #100]	@ (8000760 <BSP_USART_Config+0x11c>)
 80006fc:	4011      	ands	r1, r2
 80006fe:	2280      	movs	r2, #128	@ 0x80
 8000700:	0252      	lsls	r2, r2, #9
 8000702:	430a      	orrs	r2, r1
 8000704:	621a      	str	r2, [r3, #32]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8000706:	6819      	ldr	r1, [r3, #0]
 8000708:	4816      	ldr	r0, [pc, #88]	@ (8000764 <BSP_USART_Config+0x120>)
 800070a:	4001      	ands	r1, r0
 800070c:	2280      	movs	r2, #128	@ 0x80
 800070e:	0112      	lsls	r2, r2, #4
 8000710:	430a      	orrs	r2, r1
 8000712:	601a      	str	r2, [r3, #0]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8000714:	6899      	ldr	r1, [r3, #8]
 8000716:	22c0      	movs	r2, #192	@ 0xc0
 8000718:	0112      	lsls	r2, r2, #4
 800071a:	430a      	orrs	r2, r1
 800071c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800071e:	68d9      	ldr	r1, [r3, #12]
 8000720:	4001      	ands	r1, r0
 8000722:	2280      	movs	r2, #128	@ 0x80
 8000724:	00d2      	lsls	r2, r2, #3
 8000726:	430a      	orrs	r2, r1
 8000728:	60da      	str	r2, [r3, #12]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800072a:	6a19      	ldr	r1, [r3, #32]
 800072c:	4a0e      	ldr	r2, [pc, #56]	@ (8000768 <BSP_USART_Config+0x124>)
 800072e:	4011      	ands	r1, r2
 8000730:	2280      	movs	r2, #128	@ 0x80
 8000732:	0352      	lsls	r2, r2, #13
 8000734:	430a      	orrs	r2, r1
 8000736:	621a      	str	r2, [r3, #32]

  LL_GPIO_SetPinMode(DEBUG_USART_RX_GPIO_PORT, DEBUG_USART_RX_PIN, LL_GPIO_MODE_ALTERNATE);
  LL_GPIO_SetPinSpeed(DEBUG_USART_RX_GPIO_PORT, DEBUG_USART_RX_PIN, LL_GPIO_SPEED_FREQ_VERY_HIGH);
  LL_GPIO_SetPinPull(DEBUG_USART_RX_GPIO_PORT, DEBUG_USART_RX_PIN, LL_GPIO_PULL_UP);
  LL_GPIO_SetAFPin_0_7(DEBUG_USART_RX_GPIO_PORT, DEBUG_USART_RX_PIN, DEBUG_USART_RX_AF);
}
 8000738:	b005      	add	sp, #20
 800073a:	bd30      	pop	{r4, r5, pc}
 800073c:	20000018 	.word	0x20000018
 8000740:	40021000 	.word	0x40021000
 8000744:	20000008 	.word	0x20000008
 8000748:	40013800 	.word	0x40013800
 800074c:	ffffefff 	.word	0xffffefff
 8000750:	ffffdfff 	.word	0xffffdfff
 8000754:	fffff9ff 	.word	0xfffff9ff
 8000758:	fffffcff 	.word	0xfffffcff
 800075c:	50000400 	.word	0x50000400
 8000760:	fff8ffff 	.word	0xfff8ffff
 8000764:	fffff3ff 	.word	0xfffff3ff
 8000768:	ff8fffff 	.word	0xff8fffff

0800076c <__io_putchar>:
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 800076c:	23ff      	movs	r3, #255	@ 0xff
 800076e:	4003      	ands	r3, r0
 8000770:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <__io_putchar+0x1c>)
 8000772:	6053      	str	r3, [r2, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8000774:	4b04      	ldr	r3, [pc, #16]	@ (8000788 <__io_putchar+0x1c>)
 8000776:	681b      	ldr	r3, [r3, #0]
  */
int __io_putchar(int ch)
{
  /* Send a byte to USART */
  LL_USART_TransmitData8(DEBUG_USART, ch);
  while (!LL_USART_IsActiveFlag_TC(DEBUG_USART));
 8000778:	065b      	lsls	r3, r3, #25
 800077a:	d5fb      	bpl.n	8000774 <__io_putchar+0x8>
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 800077c:	4b02      	ldr	r3, [pc, #8]	@ (8000788 <__io_putchar+0x1c>)
 800077e:	2241      	movs	r2, #65	@ 0x41
 8000780:	4252      	negs	r2, r2
 8000782:	601a      	str	r2, [r3, #0]
  LL_USART_ClearFlag_TC(DEBUG_USART);
  return ch;
}
 8000784:	4770      	bx	lr
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	40013800 	.word	0x40013800

0800078c <_write>:

int _write(int file, char *ptr, int len)
{
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	0016      	movs	r6, r2
  int DataIdx;
  for (DataIdx=0;DataIdx<len;DataIdx++)
 8000790:	2400      	movs	r4, #0
 8000792:	e005      	b.n	80007a0 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8000794:	1c4d      	adds	r5, r1, #1
 8000796:	7808      	ldrb	r0, [r1, #0]
 8000798:	f7ff ffe8 	bl	800076c <__io_putchar>
  for (DataIdx=0;DataIdx<len;DataIdx++)
 800079c:	3401      	adds	r4, #1
    __io_putchar(*ptr++);
 800079e:	0029      	movs	r1, r5
  for (DataIdx=0;DataIdx<len;DataIdx++)
 80007a0:	42b4      	cmp	r4, r6
 80007a2:	dbf7      	blt.n	8000794 <_write+0x8>
  }
  return len;
}
 80007a4:	0030      	movs	r0, r6
 80007a6:	bd70      	pop	{r4, r5, r6, pc}

080007a8 <APP_AdcConfig>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_HSI_DIV64
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetClock(ADC_TypeDef *ADCx, uint32_t ClockSource)
{
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_CKMODE, ClockSource);
 80007a8:	4b17      	ldr	r3, [pc, #92]	@ (8000808 <APP_AdcConfig+0x60>)
 80007aa:	691a      	ldr	r2, [r3, #16]
 80007ac:	0112      	lsls	r2, r2, #4
 80007ae:	0912      	lsrs	r2, r2, #4
 80007b0:	2180      	movs	r1, #128	@ 0x80
 80007b2:	0589      	lsls	r1, r1, #22
 80007b4:	430a      	orrs	r2, r1
 80007b6:	611a      	str	r2, [r3, #16]
  *         @arg @ref LL_ADC_RESOLUTION_6B
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RESSEL, Resolution);
 80007b8:	68da      	ldr	r2, [r3, #12]
 80007ba:	2118      	movs	r1, #24
 80007bc:	438a      	bics	r2, r1
 80007be:	60da      	str	r2, [r3, #12]
  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
{
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_ALIGN, DataAlignment);
 80007c0:	68da      	ldr	r2, [r3, #12]
 80007c2:	3108      	adds	r1, #8
 80007c4:	438a      	bics	r2, r1
 80007c6:	60da      	str	r2, [r3, #12]
  *         @arg @ref LL_ADC_LP_AUTOWAIT           
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
{
  MODIFY_REG(ADCx->CFGR1, (ADC_CFGR1_WAIT), LowPowerMode);
 80007c8:	68da      	ldr	r2, [r3, #12]
 80007ca:	4910      	ldr	r1, [pc, #64]	@ (800080c <APP_AdcConfig+0x64>)
 80007cc:	400a      	ands	r2, r1
 80007ce:	60da      	str	r2, [r3, #12]
  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)
{
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80007d0:	695a      	ldr	r2, [r3, #20]
 80007d2:	2107      	movs	r1, #7
 80007d4:	430a      	orrs	r2, r1
 80007d6:	615a      	str	r2, [r3, #20]
  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80007d8:	68da      	ldr	r2, [r3, #12]
 80007da:	490d      	ldr	r1, [pc, #52]	@ (8000810 <APP_AdcConfig+0x68>)
 80007dc:	400a      	ands	r2, r1
 80007de:	60da      	str	r2, [r3, #12]
  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
{
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CONT, Continuous);
 80007e0:	68da      	ldr	r2, [r3, #12]
 80007e2:	490c      	ldr	r1, [pc, #48]	@ (8000814 <APP_AdcConfig+0x6c>)
 80007e4:	400a      	ands	r2, r1
 80007e6:	60da      	str	r2, [r3, #12]
  *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
{
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_OVRMOD, Overrun);
 80007e8:	68d9      	ldr	r1, [r3, #12]
 80007ea:	2280      	movs	r2, #128	@ 0x80
 80007ec:	0152      	lsls	r2, r2, #5
 80007ee:	430a      	orrs	r2, r1
 80007f0:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN, SeqDiscont);
 80007f2:	68da      	ldr	r2, [r3, #12]
 80007f4:	4908      	ldr	r1, [pc, #32]	@ (8000818 <APP_AdcConfig+0x70>)
 80007f6:	400a      	ands	r2, r1
 80007f8:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80007fa:	4a08      	ldr	r2, [pc, #32]	@ (800081c <APP_AdcConfig+0x74>)
 80007fc:	6811      	ldr	r1, [r2, #0]
 80007fe:	23c0      	movs	r3, #192	@ 0xc0
 8000800:	041b      	lsls	r3, r3, #16
 8000802:	430b      	orrs	r3, r1
 8000804:	6013      	str	r3, [r2, #0]

  /* Dose not enable internal conversion channel */
  //LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_NONE );

  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_VREFINT | LL_ADC_PATH_INTERNAL_TEMPSENSOR );
}
 8000806:	4770      	bx	lr
 8000808:	40012400 	.word	0x40012400
 800080c:	ffffbfff 	.word	0xffffbfff
 8000810:	fffff23f 	.word	0xfffff23f
 8000814:	ffffdfff 	.word	0xffffdfff
 8000818:	fffeffff 	.word	0xfffeffff
 800081c:	40012708 	.word	0x40012708

08000820 <APP_TimerInit>:
  * @brief  TIM1 configuration program.
  * @param  None
  * @retval None
  */
static void APP_TimerInit()
{
 8000820:	b082      	sub	sp, #8
  SET_BIT(RCC->APBENR2, Periphs);
 8000822:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <APP_TimerInit+0x3c>)
 8000824:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000826:	2180      	movs	r1, #128	@ 0x80
 8000828:	0109      	lsls	r1, r1, #4
 800082a:	430a      	orrs	r2, r1
 800082c:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800082e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000830:	400b      	ands	r3, r1
 8000832:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000834:	9b01      	ldr	r3, [sp, #4]
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
  WRITE_REG(TIMx->PSC, Prescaler);
 8000836:	4b0a      	ldr	r3, [pc, #40]	@ (8000860 <APP_TimerInit+0x40>)
 8000838:	4a0a      	ldr	r2, [pc, #40]	@ (8000864 <APP_TimerInit+0x44>)
 800083a:	629a      	str	r2, [r3, #40]	@ 0x28
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
  WRITE_REG(TIMx->ARR, AutoReload);
 800083c:	22fa      	movs	r2, #250	@ 0xfa
 800083e:	0112      	lsls	r2, r2, #4
 8000840:	62da      	str	r2, [r3, #44]	@ 0x2c
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000842:	685a      	ldr	r2, [r3, #4]
 8000844:	2170      	movs	r1, #112	@ 0x70
 8000846:	438a      	bics	r2, r1
 8000848:	3950      	subs	r1, #80	@ 0x50
 800084a:	430a      	orrs	r2, r1
 800084c:	605a      	str	r2, [r3, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	391f      	subs	r1, #31
 8000852:	430a      	orrs	r2, r1
 8000854:	601a      	str	r2, [r3, #0]
  /* TIM1 Update event is used as trigger output */
  LL_TIM_SetTriggerOutput(TIM1,LL_TIM_TRGO_UPDATE);

  /* Enable TIM1 */
  LL_TIM_EnableCounter(TIM1);
}
 8000856:	b002      	add	sp, #8
 8000858:	4770      	bx	lr
 800085a:	46c0      	nop			@ (mov r8, r8)
 800085c:	40021000 	.word	0x40021000
 8000860:	40012c00 	.word	0x40012c00
 8000864:	00001770 	.word	0x00001770

08000868 <APP_AdcCalibrate>:
{
 8000868:	b510      	push	{r4, lr}
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 800086a:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <APP_AdcCalibrate+0x28>)
 800086c:	689b      	ldr	r3, [r3, #8]
  if (LL_ADC_IsEnabled(ADC1) == 0)
 800086e:	07db      	lsls	r3, r3, #31
 8000870:	d40d      	bmi.n	800088e <APP_AdcCalibrate+0x26>
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,ADC_CR_BITS_PROPERTY_RS,ADC_CR_ADCAL);
 8000872:	4907      	ldr	r1, [pc, #28]	@ (8000890 <APP_AdcCalibrate+0x28>)
 8000874:	688a      	ldr	r2, [r1, #8]
 8000876:	4b07      	ldr	r3, [pc, #28]	@ (8000894 <APP_AdcCalibrate+0x2c>)
 8000878:	401a      	ands	r2, r3
 800087a:	3318      	adds	r3, #24
 800087c:	4313      	orrs	r3, r2
 800087e:	608b      	str	r3, [r1, #8]
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 8000880:	4b03      	ldr	r3, [pc, #12]	@ (8000890 <APP_AdcCalibrate+0x28>)
 8000882:	689b      	ldr	r3, [r3, #8]
    while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0)
 8000884:	2b00      	cmp	r3, #0
 8000886:	dbfb      	blt.n	8000880 <APP_AdcCalibrate+0x18>
    LL_mDelay(1);
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff fdf5 	bl	8000478 <LL_mDelay>
}
 800088e:	bd10      	pop	{r4, pc}
 8000890:	40012400 	.word	0x40012400
 8000894:	7fffffe8 	.word	0x7fffffe8

08000898 <APP_AdcEnable>:
{
 8000898:	b510      	push	{r4, lr}
  MODIFY_REG(ADCx->CR,ADC_CR_BITS_PROPERTY_RS,ADC_CR_ADEN);
 800089a:	4a05      	ldr	r2, [pc, #20]	@ (80008b0 <APP_AdcEnable+0x18>)
 800089c:	6893      	ldr	r3, [r2, #8]
 800089e:	4905      	ldr	r1, [pc, #20]	@ (80008b4 <APP_AdcEnable+0x1c>)
 80008a0:	400b      	ands	r3, r1
 80008a2:	2101      	movs	r1, #1
 80008a4:	430b      	orrs	r3, r1
 80008a6:	6093      	str	r3, [r2, #8]
  LL_mDelay(1);
 80008a8:	2001      	movs	r0, #1
 80008aa:	f7ff fde5 	bl	8000478 <LL_mDelay>
}
 80008ae:	bd10      	pop	{r4, pc}
 80008b0:	40012400 	.word	0x40012400
 80008b4:	7fffffe8 	.word	0x7fffffe8

080008b8 <APP_SystemClockConfig>:
  * @brief  Configure Systemclock
  * @param  None
  * @retval None
  */
static void APP_SystemClockConfig(void)
{
 80008b8:	b510      	push	{r4, lr}
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80008ba:	4a17      	ldr	r2, [pc, #92]	@ (8000918 <APP_SystemClockConfig+0x60>)
 80008bc:	6811      	ldr	r1, [r2, #0]
 80008be:	2380      	movs	r3, #128	@ 0x80
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	430b      	orrs	r3, r1
 80008c4:	6013      	str	r3, [r2, #0]
}
 80008c6:	e001      	b.n	80008cc <APP_SystemClockConfig+0x14>
  /* Enable HSI */
  LL_RCC_HSI_Enable();
  while(LL_RCC_HSI_IsReady() != 1)
 80008c8:	2901      	cmp	r1, #1
 80008ca:	d009      	beq.n	80008e0 <APP_SystemClockConfig+0x28>
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80008cc:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <APP_SystemClockConfig+0x60>)
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	2380      	movs	r3, #128	@ 0x80
 80008d2:	00db      	lsls	r3, r3, #3
 80008d4:	0011      	movs	r1, r2
 80008d6:	4019      	ands	r1, r3
 80008d8:	421a      	tst	r2, r3
 80008da:	d0f5      	beq.n	80008c8 <APP_SystemClockConfig+0x10>
 80008dc:	2101      	movs	r1, #1
 80008de:	e7f3      	b.n	80008c8 <APP_SystemClockConfig+0x10>
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80008e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000918 <APP_SystemClockConfig+0x60>)
 80008e2:	689a      	ldr	r2, [r3, #8]
 80008e4:	490d      	ldr	r1, [pc, #52]	@ (800091c <APP_SystemClockConfig+0x64>)
 80008e6:	400a      	ands	r2, r1
 80008e8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	2107      	movs	r1, #7
 80008ee:	438a      	bics	r2, r1
 80008f0:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <APP_SystemClockConfig+0x60>)
 80008f4:	689b      	ldr	r3, [r3, #8]
 80008f6:	2238      	movs	r2, #56	@ 0x38
  /* Set AHB divider: HCLK = SYSCLK */
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);

  /* HSISYS used as SYSCLK clock source  */
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSISYS);
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSISYS)
 80008f8:	421a      	tst	r2, r3
 80008fa:	d1fa      	bne.n	80008f2 <APP_SystemClockConfig+0x3a>
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80008fc:	4a06      	ldr	r2, [pc, #24]	@ (8000918 <APP_SystemClockConfig+0x60>)
 80008fe:	6893      	ldr	r3, [r2, #8]
 8000900:	4907      	ldr	r1, [pc, #28]	@ (8000920 <APP_SystemClockConfig+0x68>)
 8000902:	400b      	ands	r3, r1
 8000904:	6093      	str	r3, [r2, #8]
  {
  }

  /* Set APB1 divider */
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
  LL_Init1msTick(24000000);
 8000906:	4c07      	ldr	r4, [pc, #28]	@ (8000924 <APP_SystemClockConfig+0x6c>)
 8000908:	0020      	movs	r0, r4
 800090a:	f7ff fda5 	bl	8000458 <LL_Init1msTick>

  /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  LL_SetSystemCoreClock(24000000);
 800090e:	0020      	movs	r0, r4
 8000910:	f7ff fdc6 	bl	80004a0 <LL_SetSystemCoreClock>
}
 8000914:	bd10      	pop	{r4, pc}
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	40021000 	.word	0x40021000
 800091c:	fffff0ff 	.word	0xfffff0ff
 8000920:	ffff8fff 	.word	0xffff8fff
 8000924:	016e3600 	.word	0x016e3600

08000928 <main>:
{
 8000928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800092a:	46d6      	mov	lr, sl
 800092c:	464f      	mov	r7, r9
 800092e:	4646      	mov	r6, r8
 8000930:	b5c0      	push	{r6, r7, lr}
 8000932:	b086      	sub	sp, #24
  SET_BIT(RCC->APBENR2, Periphs);
 8000934:	4c89      	ldr	r4, [pc, #548]	@ (8000b5c <main+0x234>)
 8000936:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000938:	2301      	movs	r3, #1
 800093a:	431a      	orrs	r2, r3
 800093c:	6422      	str	r2, [r4, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800093e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000940:	4013      	ands	r3, r2
 8000942:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8000944:	9b05      	ldr	r3, [sp, #20]
  SET_BIT(RCC->APBENR1, Periphs);
 8000946:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000948:	2280      	movs	r2, #128	@ 0x80
 800094a:	0552      	lsls	r2, r2, #21
 800094c:	4313      	orrs	r3, r2
 800094e:	63e3      	str	r3, [r4, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000950:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000952:	4013      	ands	r3, r2
 8000954:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8000956:	9b04      	ldr	r3, [sp, #16]
  APP_SystemClockConfig();
 8000958:	f7ff ffae 	bl	80008b8 <APP_SystemClockConfig>
  SET_BIT(RCC->IOPENR, Periphs);
 800095c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800095e:	2204      	movs	r2, #4
 8000960:	4313      	orrs	r3, r2
 8000962:	6363      	str	r3, [r4, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000964:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000966:	4013      	ands	r3, r2
 8000968:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 800096a:	9b03      	ldr	r3, [sp, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800096c:	4b7c      	ldr	r3, [pc, #496]	@ (8000b60 <main+0x238>)
 800096e:	6819      	ldr	r1, [r3, #0]
 8000970:	2003      	movs	r0, #3
 8000972:	4301      	orrs	r1, r0
 8000974:	6019      	str	r1, [r3, #0]
 8000976:	6819      	ldr	r1, [r3, #0]
 8000978:	3009      	adds	r0, #9
 800097a:	4301      	orrs	r1, r0
 800097c:	6019      	str	r1, [r3, #0]
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->IOPENR, Periphs);
 800097e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000980:	4393      	bics	r3, r2
 8000982:	6363      	str	r3, [r4, #52]	@ 0x34
  BSP_LED_Init(LED_GREEN);
 8000984:	2000      	movs	r0, #0
 8000986:	f7ff fe0b 	bl	80005a0 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_KEY,BUTTON_MODE_GPIO);
 800098a:	2100      	movs	r1, #0
 800098c:	2000      	movs	r0, #0
 800098e:	f7ff fe25 	bl	80005dc <BSP_PB_Init>
  BSP_USART_Config();
 8000992:	f7ff fe57 	bl	8000644 <BSP_USART_Config>
  SET_BIT(RCC->APBENR2, Periphs);
 8000996:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000998:	2280      	movs	r2, #128	@ 0x80
 800099a:	0352      	lsls	r2, r2, #13
 800099c:	4313      	orrs	r3, r2
 800099e:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80009a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80009a2:	4013      	ands	r3, r2
 80009a4:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80009a6:	9b02      	ldr	r3, [sp, #8]
  APP_AdcConfig();
 80009a8:	f7ff fefe 	bl	80007a8 <APP_AdcConfig>
 VREF_CAL = *((uint16_t*) 0x1FFF0022);
 80009ac:	4b6d      	ldr	r3, [pc, #436]	@ (8000b64 <main+0x23c>)
 80009ae:	881e      	ldrh	r6, [r3, #0]
 80009b0:	4b6d      	ldr	r3, [pc, #436]	@ (8000b68 <main+0x240>)
 80009b2:	801e      	strh	r6, [r3, #0]
 T30_CAL = *((uint16_t*) 0x1FFF0114);
 80009b4:	4b6d      	ldr	r3, [pc, #436]	@ (8000b6c <main+0x244>)
 80009b6:	881b      	ldrh	r3, [r3, #0]
 80009b8:	4a6d      	ldr	r2, [pc, #436]	@ (8000b70 <main+0x248>)
 80009ba:	8013      	strh	r3, [r2, #0]
 T85_CAL = *((uint16_t*) 0x1FFF0118);
 80009bc:	4a6d      	ldr	r2, [pc, #436]	@ (8000b74 <main+0x24c>)
 80009be:	8811      	ldrh	r1, [r2, #0]
 80009c0:	4a6d      	ldr	r2, [pc, #436]	@ (8000b78 <main+0x250>)
 80009c2:	8011      	strh	r1, [r2, #0]
 Tx = (55 * 10000ul) / (T85_CAL - T30_CAL);
 80009c4:	1ac9      	subs	r1, r1, r3
 80009c6:	486d      	ldr	r0, [pc, #436]	@ (8000b7c <main+0x254>)
 80009c8:	f7ff fb7a 	bl	80000c0 <__udivsi3>
 80009cc:	4681      	mov	r9, r0
 K_Vdd = (((VREF_CAL>>12) % 16)*1000 + ((VREF_CAL>>8) % 16)*100 + ((VREF_CAL>>4) % 16)*10 + VREF_CAL % 16) * 4096;
 80009ce:	0b33      	lsrs	r3, r6, #12
 80009d0:	015c      	lsls	r4, r3, #5
 80009d2:	1ae4      	subs	r4, r4, r3
 80009d4:	00a4      	lsls	r4, r4, #2
 80009d6:	18e4      	adds	r4, r4, r3
 80009d8:	00e4      	lsls	r4, r4, #3
 80009da:	0a31      	lsrs	r1, r6, #8
 80009dc:	230f      	movs	r3, #15
 80009de:	4019      	ands	r1, r3
 80009e0:	2264      	movs	r2, #100	@ 0x64
 80009e2:	434a      	muls	r2, r1
 80009e4:	18a4      	adds	r4, r4, r2
 80009e6:	0931      	lsrs	r1, r6, #4
 80009e8:	4019      	ands	r1, r3
 80009ea:	008a      	lsls	r2, r1, #2
 80009ec:	1852      	adds	r2, r2, r1
 80009ee:	0052      	lsls	r2, r2, #1
 80009f0:	18a4      	adds	r4, r4, r2
 80009f2:	4033      	ands	r3, r6
 80009f4:	18e4      	adds	r4, r4, r3
 80009f6:	0323      	lsls	r3, r4, #12
 80009f8:	4698      	mov	r8, r3
  APP_AdcCalibrate();
 80009fa:	f7ff ff35 	bl	8000868 <APP_AdcCalibrate>
  APP_TimerInit();
 80009fe:	f7ff ff0f 	bl	8000820 <APP_TimerInit>
 8000a02:	e08a      	b.n	8000b1a <main+0x1f2>
      wait_loop_index--;
 8000a04:	3801      	subs	r0, #1
    while(wait_loop_index != 0)
 8000a06:	2800      	cmp	r0, #0
 8000a08:	d1fc      	bne.n	8000a04 <main+0xdc>
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS,ADC_CR_ADSTART);
 8000a0a:	4a5d      	ldr	r2, [pc, #372]	@ (8000b80 <main+0x258>)
 8000a0c:	6893      	ldr	r3, [r2, #8]
 8000a0e:	495d      	ldr	r1, [pc, #372]	@ (8000b84 <main+0x25c>)
 8000a10:	400b      	ands	r3, r1
 8000a12:	2104      	movs	r1, #4
 8000a14:	430b      	orrs	r3, r1
 8000a16:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8000a18:	4b59      	ldr	r3, [pc, #356]	@ (8000b80 <main+0x258>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
    while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8000a1c:	075b      	lsls	r3, r3, #29
 8000a1e:	d5fb      	bpl.n	8000a18 <main+0xf0>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8000a20:	4b57      	ldr	r3, [pc, #348]	@ (8000b80 <main+0x258>)
 8000a22:	2204      	movs	r2, #4
 8000a24:	601a      	str	r2, [r3, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000a26:	6c1f      	ldr	r7, [r3, #64]	@ 0x40
 8000a28:	b2bf      	uxth	r7, r7
    if(ADC_Vdd==0) ADC_Vdd=1; 
 8000a2a:	2f00      	cmp	r7, #0
 8000a2c:	d100      	bne.n	8000a30 <main+0x108>
 8000a2e:	3701      	adds	r7, #1
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8000a30:	4b53      	ldr	r3, [pc, #332]	@ (8000b80 <main+0x258>)
 8000a32:	689a      	ldr	r2, [r3, #8]
 8000a34:	4953      	ldr	r1, [pc, #332]	@ (8000b84 <main+0x25c>)
 8000a36:	400a      	ands	r2, r1
 8000a38:	2102      	movs	r1, #2
 8000a3a:	430a      	orrs	r2, r1
 8000a3c:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000a3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000a40:	4951      	ldr	r1, [pc, #324]	@ (8000b88 <main+0x260>)
 8000a42:	400a      	ands	r2, r1
 8000a44:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000a46:	4851      	ldr	r0, [pc, #324]	@ (8000b8c <main+0x264>)
 8000a48:	6801      	ldr	r1, [r0, #0]
 8000a4a:	4a51      	ldr	r2, [pc, #324]	@ (8000b90 <main+0x268>)
 8000a4c:	4011      	ands	r1, r2
 8000a4e:	2280      	movs	r2, #128	@ 0x80
 8000a50:	0412      	lsls	r2, r2, #16
 8000a52:	430a      	orrs	r2, r1
 8000a54:	6002      	str	r2, [r0, #0]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000a56:	2280      	movs	r2, #128	@ 0x80
 8000a58:	0052      	lsls	r2, r2, #1
 8000a5a:	629a      	str	r2, [r3, #40]	@ 0x28
    APP_AdcEnable();
 8000a5c:	f7ff ff1c 	bl	8000898 <APP_AdcEnable>
    wait_loop_index = ((LL_ADC_DELAY_VREFINT_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000a60:	4b4c      	ldr	r3, [pc, #304]	@ (8000b94 <main+0x26c>)
 8000a62:	6818      	ldr	r0, [r3, #0]
 8000a64:	494c      	ldr	r1, [pc, #304]	@ (8000b98 <main+0x270>)
 8000a66:	f7ff fb2b 	bl	80000c0 <__udivsi3>
 8000a6a:	0083      	lsls	r3, r0, #2
 8000a6c:	1818      	adds	r0, r3, r0
 8000a6e:	0040      	lsls	r0, r0, #1
 8000a70:	210a      	movs	r1, #10
 8000a72:	f7ff fb25 	bl	80000c0 <__udivsi3>
    while(wait_loop_index != 0)
 8000a76:	e000      	b.n	8000a7a <main+0x152>
      wait_loop_index--;
 8000a78:	3801      	subs	r0, #1
    while(wait_loop_index != 0)
 8000a7a:	2800      	cmp	r0, #0
 8000a7c:	d1fc      	bne.n	8000a78 <main+0x150>
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS,ADC_CR_ADSTART);
 8000a7e:	4a40      	ldr	r2, [pc, #256]	@ (8000b80 <main+0x258>)
 8000a80:	6893      	ldr	r3, [r2, #8]
 8000a82:	4940      	ldr	r1, [pc, #256]	@ (8000b84 <main+0x25c>)
 8000a84:	400b      	ands	r3, r1
 8000a86:	2104      	movs	r1, #4
 8000a88:	430b      	orrs	r3, r1
 8000a8a:	6093      	str	r3, [r2, #8]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8000a8c:	4b3c      	ldr	r3, [pc, #240]	@ (8000b80 <main+0x258>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
    while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8000a90:	075b      	lsls	r3, r3, #29
 8000a92:	d5fb      	bpl.n	8000a8c <main+0x164>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8000a94:	4b3a      	ldr	r3, [pc, #232]	@ (8000b80 <main+0x258>)
 8000a96:	2204      	movs	r2, #4
 8000a98:	601a      	str	r2, [r3, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000a9a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8000a9c:	689a      	ldr	r2, [r3, #8]
 8000a9e:	4839      	ldr	r0, [pc, #228]	@ (8000b84 <main+0x25c>)
 8000aa0:	4002      	ands	r2, r0
 8000aa2:	2002      	movs	r0, #2
 8000aa4:	4302      	orrs	r2, r0
 8000aa6:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000aa8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000aaa:	483c      	ldr	r0, [pc, #240]	@ (8000b9c <main+0x274>)
 8000aac:	4002      	ands	r2, r0
 8000aae:	629a      	str	r2, [r3, #40]	@ 0x28
    Tx2 = Tx * (ADC_Temp-T30_CAL) + (30 * 10000);
 8000ab0:	0409      	lsls	r1, r1, #16
 8000ab2:	0c0c      	lsrs	r4, r1, #16
 8000ab4:	4d2e      	ldr	r5, [pc, #184]	@ (8000b70 <main+0x248>)
 8000ab6:	882e      	ldrh	r6, [r5, #0]
 8000ab8:	1ba6      	subs	r6, r4, r6
 8000aba:	464b      	mov	r3, r9
 8000abc:	435e      	muls	r6, r3
 8000abe:	4b38      	ldr	r3, [pc, #224]	@ (8000ba0 <main+0x278>)
 8000ac0:	469c      	mov	ip, r3
 8000ac2:	4466      	add	r6, ip
    ADC_Temp_I = Tx2 / 10000;
 8000ac4:	4937      	ldr	r1, [pc, #220]	@ (8000ba4 <main+0x27c>)
 8000ac6:	0030      	movs	r0, r6
 8000ac8:	f7ff fb84 	bl	80001d4 <__divsi3>
 8000acc:	4682      	mov	sl, r0
    ADC_Temp_F = (Tx2 % 10000) / 100; 
 8000ace:	4935      	ldr	r1, [pc, #212]	@ (8000ba4 <main+0x27c>)
 8000ad0:	0030      	movs	r0, r6
 8000ad2:	f7ff fc65 	bl	80003a0 <__aeabi_idivmod>
 8000ad6:	0008      	movs	r0, r1
 8000ad8:	2164      	movs	r1, #100	@ 0x64
 8000ada:	f7ff fb7b 	bl	80001d4 <__divsi3>
 8000ade:	0006      	movs	r6, r0
    printf("VREF_C=0x%04X ADC=%u Vdd=%lumv\n", VREF_CAL, ADC_Vdd, K_Vdd / ADC_Vdd);
 8000ae0:	0039      	movs	r1, r7
 8000ae2:	4640      	mov	r0, r8
 8000ae4:	f7ff faec 	bl	80000c0 <__udivsi3>
 8000ae8:	0003      	movs	r3, r0
 8000aea:	4a1f      	ldr	r2, [pc, #124]	@ (8000b68 <main+0x240>)
 8000aec:	8811      	ldrh	r1, [r2, #0]
 8000aee:	482e      	ldr	r0, [pc, #184]	@ (8000ba8 <main+0x280>)
 8000af0:	003a      	movs	r2, r7
 8000af2:	f000 f989 	bl	8000e08 <iprintf>
    printf("T30_C=0x%04X T85_C=0x%04X ADC=%04X T=%u.%02u C\n", T30_CAL, T85_CAL, ADC_Temp, ADC_Temp_I, ADC_Temp_F );
 8000af6:	4b20      	ldr	r3, [pc, #128]	@ (8000b78 <main+0x250>)
 8000af8:	881a      	ldrh	r2, [r3, #0]
 8000afa:	8829      	ldrh	r1, [r5, #0]
 8000afc:	482b      	ldr	r0, [pc, #172]	@ (8000bac <main+0x284>)
 8000afe:	0436      	lsls	r6, r6, #16
 8000b00:	0c36      	lsrs	r6, r6, #16
 8000b02:	9601      	str	r6, [sp, #4]
 8000b04:	4653      	mov	r3, sl
 8000b06:	041b      	lsls	r3, r3, #16
 8000b08:	0c1b      	lsrs	r3, r3, #16
 8000b0a:	9300      	str	r3, [sp, #0]
 8000b0c:	0023      	movs	r3, r4
 8000b0e:	f000 f97b 	bl	8000e08 <iprintf>
    LL_mDelay(300);
 8000b12:	2096      	movs	r0, #150	@ 0x96
 8000b14:	0040      	lsls	r0, r0, #1
 8000b16:	f7ff fcaf 	bl	8000478 <LL_mDelay>
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8000b1a:	4a19      	ldr	r2, [pc, #100]	@ (8000b80 <main+0x258>)
 8000b1c:	6893      	ldr	r3, [r2, #8]
 8000b1e:	4919      	ldr	r1, [pc, #100]	@ (8000b84 <main+0x25c>)
 8000b20:	400b      	ands	r3, r1
 8000b22:	2102      	movs	r1, #2
 8000b24:	430b      	orrs	r3, r1
 8000b26:	6093      	str	r3, [r2, #8]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000b28:	4818      	ldr	r0, [pc, #96]	@ (8000b8c <main+0x264>)
 8000b2a:	6801      	ldr	r1, [r0, #0]
 8000b2c:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <main+0x268>)
 8000b2e:	4019      	ands	r1, r3
 8000b30:	2380      	movs	r3, #128	@ 0x80
 8000b32:	03db      	lsls	r3, r3, #15
 8000b34:	430b      	orrs	r3, r1
 8000b36:	6003      	str	r3, [r0, #0]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000b38:	2380      	movs	r3, #128	@ 0x80
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	6293      	str	r3, [r2, #40]	@ 0x28
    APP_AdcEnable();
 8000b3e:	f7ff feab 	bl	8000898 <APP_AdcEnable>
    wait_loop_index = ((LL_ADC_DELAY_VREFINT_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000b42:	4b14      	ldr	r3, [pc, #80]	@ (8000b94 <main+0x26c>)
 8000b44:	6818      	ldr	r0, [r3, #0]
 8000b46:	4914      	ldr	r1, [pc, #80]	@ (8000b98 <main+0x270>)
 8000b48:	f7ff faba 	bl	80000c0 <__udivsi3>
 8000b4c:	0083      	lsls	r3, r0, #2
 8000b4e:	1818      	adds	r0, r3, r0
 8000b50:	0040      	lsls	r0, r0, #1
 8000b52:	210a      	movs	r1, #10
 8000b54:	f7ff fab4 	bl	80000c0 <__udivsi3>
    while(wait_loop_index != 0)
 8000b58:	e755      	b.n	8000a06 <main+0xde>
 8000b5a:	46c0      	nop			@ (mov r8, r8)
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	50000800 	.word	0x50000800
 8000b64:	1fff0022 	.word	0x1fff0022
 8000b68:	20000088 	.word	0x20000088
 8000b6c:	1fff0114 	.word	0x1fff0114
 8000b70:	20000086 	.word	0x20000086
 8000b74:	1fff0118 	.word	0x1fff0118
 8000b78:	20000084 	.word	0x20000084
 8000b7c:	00086470 	.word	0x00086470
 8000b80:	40012400 	.word	0x40012400
 8000b84:	7fffffe8 	.word	0x7fffffe8
 8000b88:	fffffdff 	.word	0xfffffdff
 8000b8c:	40012708 	.word	0x40012708
 8000b90:	ff3fffff 	.word	0xff3fffff
 8000b94:	20000008 	.word	0x20000008
 8000b98:	00030d40 	.word	0x00030d40
 8000b9c:	fffffeff 	.word	0xfffffeff
 8000ba0:	000493e0 	.word	0x000493e0
 8000ba4:	00002710 	.word	0x00002710
 8000ba8:	08001d20 	.word	0x08001d20
 8000bac:	08001d40 	.word	0x08001d40

08000bb0 <NMI_Handler>:
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
}
 8000bb0:	4770      	bx	lr

08000bb2 <HardFault_Handler>:
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  while (1)
 8000bb2:	e7fe      	b.n	8000bb2 <HardFault_Handler>

08000bb4 <SVC_Handler>:
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
}
 8000bb4:	4770      	bx	lr

08000bb6 <PendSV_Handler>:
/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
}
 8000bb6:	4770      	bx	lr

08000bb8 <SysTick_Handler>:
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
}
 8000bb8:	4770      	bx	lr
	...

08000bbc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bbc:	480d      	ldr	r0, [pc, #52]	@ (8000bf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bbe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bc0:	f000 f834 	bl	8000c2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc4:	480c      	ldr	r0, [pc, #48]	@ (8000bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bc6:	490d      	ldr	r1, [pc, #52]	@ (8000bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c00 <LoopForever+0xe>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bcc:	e002      	b.n	8000bd4 <LoopCopyDataInit>

08000bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd2:	3304      	adds	r3, #4

08000bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd8:	d3f9      	bcc.n	8000bce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bda:	4a0a      	ldr	r2, [pc, #40]	@ (8000c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bdc:	4c0a      	ldr	r4, [pc, #40]	@ (8000c08 <LoopForever+0x16>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be0:	e001      	b.n	8000be6 <LoopFillZerobss>

08000be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be4:	3204      	adds	r2, #4

08000be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be8:	d3fb      	bcc.n	8000be2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bea:	f000 fa75 	bl	80010d8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000bee:	f7ff fe9b 	bl	8000928 <main>

08000bf2 <LoopForever>:

LoopForever:
  b LoopForever
 8000bf2:	e7fe      	b.n	8000bf2 <LoopForever>
  ldr   r0, =_estack
 8000bf4:	20000c00 	.word	0x20000c00
  ldr r0, =_sdata
 8000bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bfc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c00:	08001dac 	.word	0x08001dac
  ldr r2, =_sbss
 8000c04:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c08:	200001dc 	.word	0x200001dc

08000c0c <ADC_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c0c:	e7fe      	b.n	8000c0c <ADC_COMP_IRQHandler>
	...

08000c10 <DelayTime>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void DelayTime(uint32_t mdelay)
{
 8000c10:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (24000000U / 8U / 1000U);
 8000c12:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <DelayTime+0x18>)
 8000c14:	4343      	muls	r3, r0
 8000c16:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000c18:	46c0      	nop			@ (mov r8, r8)
  }
  while (Delay --);
 8000c1a:	9b01      	ldr	r3, [sp, #4]
 8000c1c:	1e5a      	subs	r2, r3, #1
 8000c1e:	9201      	str	r2, [sp, #4]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d1f9      	bne.n	8000c18 <DelayTime+0x8>
}
 8000c24:	b002      	add	sp, #8
 8000c26:	4770      	bx	lr
 8000c28:	00000bb8 	.word	0x00000bb8

08000c2c <SystemInit>:
{
 8000c2c:	b510      	push	{r4, lr}
  RCC->ICSCR = (RCC->ICSCR & 0xFFFF0000) | ((*(uint32_t *)(0x1FFF0100)) & 0xFFFF);
 8000c2e:	490e      	ldr	r1, [pc, #56]	@ (8000c68 <SystemInit+0x3c>)
 8000c30:	684b      	ldr	r3, [r1, #4]
 8000c32:	0c1b      	lsrs	r3, r3, #16
 8000c34:	041b      	lsls	r3, r3, #16
 8000c36:	4a0d      	ldr	r2, [pc, #52]	@ (8000c6c <SystemInit+0x40>)
 8000c38:	6812      	ldr	r2, [r2, #0]
 8000c3a:	0412      	lsls	r2, r2, #16
 8000c3c:	0c12      	lsrs	r2, r2, #16
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	604b      	str	r3, [r1, #4]
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF) | (((*(uint32_t *)(0x1FFF0144)) & 0x1FF) << RCC_ICSCR_LSI_TRIM_Pos);
 8000c42:	684b      	ldr	r3, [r1, #4]
 8000c44:	4a0a      	ldr	r2, [pc, #40]	@ (8000c70 <SystemInit+0x44>)
 8000c46:	4013      	ands	r3, r2
 8000c48:	4a0a      	ldr	r2, [pc, #40]	@ (8000c74 <SystemInit+0x48>)
 8000c4a:	6812      	ldr	r2, [r2, #0]
 8000c4c:	0412      	lsls	r2, r2, #16
 8000c4e:	480a      	ldr	r0, [pc, #40]	@ (8000c78 <SystemInit+0x4c>)
 8000c50:	4002      	ands	r2, r0
 8000c52:	4313      	orrs	r3, r2
 8000c54:	604b      	str	r3, [r1, #4]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c56:	4b09      	ldr	r3, [pc, #36]	@ (8000c7c <SystemInit+0x50>)
 8000c58:	2280      	movs	r2, #128	@ 0x80
 8000c5a:	0512      	lsls	r2, r2, #20
 8000c5c:	609a      	str	r2, [r3, #8]
  DelayTime(200);
 8000c5e:	20c8      	movs	r0, #200	@ 0xc8
 8000c60:	f7ff ffd6 	bl	8000c10 <DelayTime>
}
 8000c64:	bd10      	pop	{r4, pc}
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	1fff0100 	.word	0x1fff0100
 8000c70:	fe00ffff 	.word	0xfe00ffff
 8000c74:	1fff0144 	.word	0x1fff0144
 8000c78:	01ff0000 	.word	0x01ff0000
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <std>:
 8000c80:	2300      	movs	r3, #0
 8000c82:	b510      	push	{r4, lr}
 8000c84:	0004      	movs	r4, r0
 8000c86:	6003      	str	r3, [r0, #0]
 8000c88:	6043      	str	r3, [r0, #4]
 8000c8a:	6083      	str	r3, [r0, #8]
 8000c8c:	8181      	strh	r1, [r0, #12]
 8000c8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8000c90:	81c2      	strh	r2, [r0, #14]
 8000c92:	6103      	str	r3, [r0, #16]
 8000c94:	6143      	str	r3, [r0, #20]
 8000c96:	6183      	str	r3, [r0, #24]
 8000c98:	0019      	movs	r1, r3
 8000c9a:	2208      	movs	r2, #8
 8000c9c:	305c      	adds	r0, #92	@ 0x5c
 8000c9e:	f000 f9c5 	bl	800102c <memset>
 8000ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd0 <std+0x50>)
 8000ca4:	6224      	str	r4, [r4, #32]
 8000ca6:	6263      	str	r3, [r4, #36]	@ 0x24
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd4 <std+0x54>)
 8000caa:	62a3      	str	r3, [r4, #40]	@ 0x28
 8000cac:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd8 <std+0x58>)
 8000cae:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cdc <std+0x5c>)
 8000cb2:	6323      	str	r3, [r4, #48]	@ 0x30
 8000cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <std+0x60>)
 8000cb6:	429c      	cmp	r4, r3
 8000cb8:	d005      	beq.n	8000cc6 <std+0x46>
 8000cba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce4 <std+0x64>)
 8000cbc:	429c      	cmp	r4, r3
 8000cbe:	d002      	beq.n	8000cc6 <std+0x46>
 8000cc0:	4b09      	ldr	r3, [pc, #36]	@ (8000ce8 <std+0x68>)
 8000cc2:	429c      	cmp	r4, r3
 8000cc4:	d103      	bne.n	8000cce <std+0x4e>
 8000cc6:	0020      	movs	r0, r4
 8000cc8:	3058      	adds	r0, #88	@ 0x58
 8000cca:	f000 fa29 	bl	8001120 <__retarget_lock_init_recursive>
 8000cce:	bd10      	pop	{r4, pc}
 8000cd0:	08000f95 	.word	0x08000f95
 8000cd4:	08000fbd 	.word	0x08000fbd
 8000cd8:	08000ff5 	.word	0x08000ff5
 8000cdc:	08001021 	.word	0x08001021
 8000ce0:	2000008c 	.word	0x2000008c
 8000ce4:	200000f4 	.word	0x200000f4
 8000ce8:	2000015c 	.word	0x2000015c

08000cec <stdio_exit_handler>:
 8000cec:	b510      	push	{r4, lr}
 8000cee:	4a03      	ldr	r2, [pc, #12]	@ (8000cfc <stdio_exit_handler+0x10>)
 8000cf0:	4903      	ldr	r1, [pc, #12]	@ (8000d00 <stdio_exit_handler+0x14>)
 8000cf2:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <stdio_exit_handler+0x18>)
 8000cf4:	f000 f86c 	bl	8000dd0 <_fwalk_sglue>
 8000cf8:	bd10      	pop	{r4, pc}
 8000cfa:	46c0      	nop			@ (mov r8, r8)
 8000cfc:	2000000c 	.word	0x2000000c
 8000d00:	080019c1 	.word	0x080019c1
 8000d04:	2000001c 	.word	0x2000001c

08000d08 <cleanup_stdio>:
 8000d08:	6841      	ldr	r1, [r0, #4]
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d38 <cleanup_stdio+0x30>)
 8000d0c:	b510      	push	{r4, lr}
 8000d0e:	0004      	movs	r4, r0
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d001      	beq.n	8000d18 <cleanup_stdio+0x10>
 8000d14:	f000 fe54 	bl	80019c0 <_fflush_r>
 8000d18:	68a1      	ldr	r1, [r4, #8]
 8000d1a:	4b08      	ldr	r3, [pc, #32]	@ (8000d3c <cleanup_stdio+0x34>)
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	d002      	beq.n	8000d26 <cleanup_stdio+0x1e>
 8000d20:	0020      	movs	r0, r4
 8000d22:	f000 fe4d 	bl	80019c0 <_fflush_r>
 8000d26:	68e1      	ldr	r1, [r4, #12]
 8000d28:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <cleanup_stdio+0x38>)
 8000d2a:	4299      	cmp	r1, r3
 8000d2c:	d002      	beq.n	8000d34 <cleanup_stdio+0x2c>
 8000d2e:	0020      	movs	r0, r4
 8000d30:	f000 fe46 	bl	80019c0 <_fflush_r>
 8000d34:	bd10      	pop	{r4, pc}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	2000008c 	.word	0x2000008c
 8000d3c:	200000f4 	.word	0x200000f4
 8000d40:	2000015c 	.word	0x2000015c

08000d44 <global_stdio_init.part.0>:
 8000d44:	b510      	push	{r4, lr}
 8000d46:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <global_stdio_init.part.0+0x28>)
 8000d48:	4a09      	ldr	r2, [pc, #36]	@ (8000d70 <global_stdio_init.part.0+0x2c>)
 8000d4a:	2104      	movs	r1, #4
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	4809      	ldr	r0, [pc, #36]	@ (8000d74 <global_stdio_init.part.0+0x30>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	f7ff ff95 	bl	8000c80 <std>
 8000d56:	2201      	movs	r2, #1
 8000d58:	2109      	movs	r1, #9
 8000d5a:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <global_stdio_init.part.0+0x34>)
 8000d5c:	f7ff ff90 	bl	8000c80 <std>
 8000d60:	2202      	movs	r2, #2
 8000d62:	2112      	movs	r1, #18
 8000d64:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <global_stdio_init.part.0+0x38>)
 8000d66:	f7ff ff8b 	bl	8000c80 <std>
 8000d6a:	bd10      	pop	{r4, pc}
 8000d6c:	200001c4 	.word	0x200001c4
 8000d70:	08000ced 	.word	0x08000ced
 8000d74:	2000008c 	.word	0x2000008c
 8000d78:	200000f4 	.word	0x200000f4
 8000d7c:	2000015c 	.word	0x2000015c

08000d80 <__sfp_lock_acquire>:
 8000d80:	b510      	push	{r4, lr}
 8000d82:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <__sfp_lock_acquire+0xc>)
 8000d84:	f000 f9cd 	bl	8001122 <__retarget_lock_acquire_recursive>
 8000d88:	bd10      	pop	{r4, pc}
 8000d8a:	46c0      	nop			@ (mov r8, r8)
 8000d8c:	200001cd 	.word	0x200001cd

08000d90 <__sfp_lock_release>:
 8000d90:	b510      	push	{r4, lr}
 8000d92:	4802      	ldr	r0, [pc, #8]	@ (8000d9c <__sfp_lock_release+0xc>)
 8000d94:	f000 f9c6 	bl	8001124 <__retarget_lock_release_recursive>
 8000d98:	bd10      	pop	{r4, pc}
 8000d9a:	46c0      	nop			@ (mov r8, r8)
 8000d9c:	200001cd 	.word	0x200001cd

08000da0 <__sinit>:
 8000da0:	b510      	push	{r4, lr}
 8000da2:	0004      	movs	r4, r0
 8000da4:	f7ff ffec 	bl	8000d80 <__sfp_lock_acquire>
 8000da8:	6a23      	ldr	r3, [r4, #32]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d002      	beq.n	8000db4 <__sinit+0x14>
 8000dae:	f7ff ffef 	bl	8000d90 <__sfp_lock_release>
 8000db2:	bd10      	pop	{r4, pc}
 8000db4:	4b04      	ldr	r3, [pc, #16]	@ (8000dc8 <__sinit+0x28>)
 8000db6:	6223      	str	r3, [r4, #32]
 8000db8:	4b04      	ldr	r3, [pc, #16]	@ (8000dcc <__sinit+0x2c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d1f6      	bne.n	8000dae <__sinit+0xe>
 8000dc0:	f7ff ffc0 	bl	8000d44 <global_stdio_init.part.0>
 8000dc4:	e7f3      	b.n	8000dae <__sinit+0xe>
 8000dc6:	46c0      	nop			@ (mov r8, r8)
 8000dc8:	08000d09 	.word	0x08000d09
 8000dcc:	200001c4 	.word	0x200001c4

08000dd0 <_fwalk_sglue>:
 8000dd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000dd2:	0014      	movs	r4, r2
 8000dd4:	2600      	movs	r6, #0
 8000dd6:	9000      	str	r0, [sp, #0]
 8000dd8:	9101      	str	r1, [sp, #4]
 8000dda:	68a5      	ldr	r5, [r4, #8]
 8000ddc:	6867      	ldr	r7, [r4, #4]
 8000dde:	3f01      	subs	r7, #1
 8000de0:	d504      	bpl.n	8000dec <_fwalk_sglue+0x1c>
 8000de2:	6824      	ldr	r4, [r4, #0]
 8000de4:	2c00      	cmp	r4, #0
 8000de6:	d1f8      	bne.n	8000dda <_fwalk_sglue+0xa>
 8000de8:	0030      	movs	r0, r6
 8000dea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000dec:	89ab      	ldrh	r3, [r5, #12]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d908      	bls.n	8000e04 <_fwalk_sglue+0x34>
 8000df2:	220e      	movs	r2, #14
 8000df4:	5eab      	ldrsh	r3, [r5, r2]
 8000df6:	3301      	adds	r3, #1
 8000df8:	d004      	beq.n	8000e04 <_fwalk_sglue+0x34>
 8000dfa:	0029      	movs	r1, r5
 8000dfc:	9800      	ldr	r0, [sp, #0]
 8000dfe:	9b01      	ldr	r3, [sp, #4]
 8000e00:	4798      	blx	r3
 8000e02:	4306      	orrs	r6, r0
 8000e04:	3568      	adds	r5, #104	@ 0x68
 8000e06:	e7ea      	b.n	8000dde <_fwalk_sglue+0xe>

08000e08 <iprintf>:
 8000e08:	b40f      	push	{r0, r1, r2, r3}
 8000e0a:	b507      	push	{r0, r1, r2, lr}
 8000e0c:	4905      	ldr	r1, [pc, #20]	@ (8000e24 <iprintf+0x1c>)
 8000e0e:	ab04      	add	r3, sp, #16
 8000e10:	6808      	ldr	r0, [r1, #0]
 8000e12:	cb04      	ldmia	r3!, {r2}
 8000e14:	6881      	ldr	r1, [r0, #8]
 8000e16:	9301      	str	r3, [sp, #4]
 8000e18:	f000 fab4 	bl	8001384 <_vfiprintf_r>
 8000e1c:	b003      	add	sp, #12
 8000e1e:	bc08      	pop	{r3}
 8000e20:	b004      	add	sp, #16
 8000e22:	4718      	bx	r3
 8000e24:	20000018 	.word	0x20000018

08000e28 <setvbuf>:
 8000e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e2a:	001d      	movs	r5, r3
 8000e2c:	4b57      	ldr	r3, [pc, #348]	@ (8000f8c <setvbuf+0x164>)
 8000e2e:	b085      	sub	sp, #20
 8000e30:	681e      	ldr	r6, [r3, #0]
 8000e32:	0004      	movs	r4, r0
 8000e34:	000f      	movs	r7, r1
 8000e36:	9200      	str	r2, [sp, #0]
 8000e38:	2e00      	cmp	r6, #0
 8000e3a:	d005      	beq.n	8000e48 <setvbuf+0x20>
 8000e3c:	6a33      	ldr	r3, [r6, #32]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d102      	bne.n	8000e48 <setvbuf+0x20>
 8000e42:	0030      	movs	r0, r6
 8000e44:	f7ff ffac 	bl	8000da0 <__sinit>
 8000e48:	9b00      	ldr	r3, [sp, #0]
 8000e4a:	2b02      	cmp	r3, #2
 8000e4c:	d005      	beq.n	8000e5a <setvbuf+0x32>
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d900      	bls.n	8000e54 <setvbuf+0x2c>
 8000e52:	e097      	b.n	8000f84 <setvbuf+0x15c>
 8000e54:	2d00      	cmp	r5, #0
 8000e56:	da00      	bge.n	8000e5a <setvbuf+0x32>
 8000e58:	e094      	b.n	8000f84 <setvbuf+0x15c>
 8000e5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8000e5c:	07db      	lsls	r3, r3, #31
 8000e5e:	d405      	bmi.n	8000e6c <setvbuf+0x44>
 8000e60:	89a3      	ldrh	r3, [r4, #12]
 8000e62:	059b      	lsls	r3, r3, #22
 8000e64:	d402      	bmi.n	8000e6c <setvbuf+0x44>
 8000e66:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8000e68:	f000 f95b 	bl	8001122 <__retarget_lock_acquire_recursive>
 8000e6c:	0021      	movs	r1, r4
 8000e6e:	0030      	movs	r0, r6
 8000e70:	f000 fda6 	bl	80019c0 <_fflush_r>
 8000e74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8000e76:	2900      	cmp	r1, #0
 8000e78:	d008      	beq.n	8000e8c <setvbuf+0x64>
 8000e7a:	0023      	movs	r3, r4
 8000e7c:	3344      	adds	r3, #68	@ 0x44
 8000e7e:	4299      	cmp	r1, r3
 8000e80:	d002      	beq.n	8000e88 <setvbuf+0x60>
 8000e82:	0030      	movs	r0, r6
 8000e84:	f000 f950 	bl	8001128 <_free_r>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61a3      	str	r3, [r4, #24]
 8000e90:	6063      	str	r3, [r4, #4]
 8000e92:	89a3      	ldrh	r3, [r4, #12]
 8000e94:	061b      	lsls	r3, r3, #24
 8000e96:	d503      	bpl.n	8000ea0 <setvbuf+0x78>
 8000e98:	0030      	movs	r0, r6
 8000e9a:	6921      	ldr	r1, [r4, #16]
 8000e9c:	f000 f944 	bl	8001128 <_free_r>
 8000ea0:	89a3      	ldrh	r3, [r4, #12]
 8000ea2:	4a3b      	ldr	r2, [pc, #236]	@ (8000f90 <setvbuf+0x168>)
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	81a3      	strh	r3, [r4, #12]
 8000ea8:	9b00      	ldr	r3, [sp, #0]
 8000eaa:	2b02      	cmp	r3, #2
 8000eac:	d060      	beq.n	8000f70 <setvbuf+0x148>
 8000eae:	ab03      	add	r3, sp, #12
 8000eb0:	0021      	movs	r1, r4
 8000eb2:	0030      	movs	r0, r6
 8000eb4:	aa02      	add	r2, sp, #8
 8000eb6:	f000 fdaf 	bl	8001a18 <__swhatbuf_r>
 8000eba:	89a3      	ldrh	r3, [r4, #12]
 8000ebc:	4303      	orrs	r3, r0
 8000ebe:	81a3      	strh	r3, [r4, #12]
 8000ec0:	2d00      	cmp	r5, #0
 8000ec2:	d124      	bne.n	8000f0e <setvbuf+0xe6>
 8000ec4:	9d02      	ldr	r5, [sp, #8]
 8000ec6:	0028      	movs	r0, r5
 8000ec8:	f000 f978 	bl	80011bc <malloc>
 8000ecc:	9501      	str	r5, [sp, #4]
 8000ece:	1e07      	subs	r7, r0, #0
 8000ed0:	d148      	bne.n	8000f64 <setvbuf+0x13c>
 8000ed2:	9b02      	ldr	r3, [sp, #8]
 8000ed4:	9301      	str	r3, [sp, #4]
 8000ed6:	42ab      	cmp	r3, r5
 8000ed8:	d13f      	bne.n	8000f5a <setvbuf+0x132>
 8000eda:	2501      	movs	r5, #1
 8000edc:	426d      	negs	r5, r5
 8000ede:	220c      	movs	r2, #12
 8000ee0:	5ea3      	ldrsh	r3, [r4, r2]
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	431a      	orrs	r2, r3
 8000ee6:	81a2      	strh	r2, [r4, #12]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	60a2      	str	r2, [r4, #8]
 8000eec:	0022      	movs	r2, r4
 8000eee:	3247      	adds	r2, #71	@ 0x47
 8000ef0:	6022      	str	r2, [r4, #0]
 8000ef2:	6122      	str	r2, [r4, #16]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8000ef8:	6162      	str	r2, [r4, #20]
 8000efa:	4211      	tst	r1, r2
 8000efc:	d104      	bne.n	8000f08 <setvbuf+0xe0>
 8000efe:	059b      	lsls	r3, r3, #22
 8000f00:	d402      	bmi.n	8000f08 <setvbuf+0xe0>
 8000f02:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8000f04:	f000 f90e 	bl	8001124 <__retarget_lock_release_recursive>
 8000f08:	0028      	movs	r0, r5
 8000f0a:	b005      	add	sp, #20
 8000f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f0e:	2f00      	cmp	r7, #0
 8000f10:	d0d9      	beq.n	8000ec6 <setvbuf+0x9e>
 8000f12:	6a33      	ldr	r3, [r6, #32]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d102      	bne.n	8000f1e <setvbuf+0xf6>
 8000f18:	0030      	movs	r0, r6
 8000f1a:	f7ff ff41 	bl	8000da0 <__sinit>
 8000f1e:	9b00      	ldr	r3, [sp, #0]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d103      	bne.n	8000f2c <setvbuf+0x104>
 8000f24:	89a3      	ldrh	r3, [r4, #12]
 8000f26:	9a00      	ldr	r2, [sp, #0]
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	81a2      	strh	r2, [r4, #12]
 8000f2c:	220c      	movs	r2, #12
 8000f2e:	5ea3      	ldrsh	r3, [r4, r2]
 8000f30:	2208      	movs	r2, #8
 8000f32:	0019      	movs	r1, r3
 8000f34:	6027      	str	r7, [r4, #0]
 8000f36:	6127      	str	r7, [r4, #16]
 8000f38:	6165      	str	r5, [r4, #20]
 8000f3a:	4011      	ands	r1, r2
 8000f3c:	4213      	tst	r3, r2
 8000f3e:	d01b      	beq.n	8000f78 <setvbuf+0x150>
 8000f40:	07da      	lsls	r2, r3, #31
 8000f42:	d517      	bpl.n	8000f74 <setvbuf+0x14c>
 8000f44:	2200      	movs	r2, #0
 8000f46:	426d      	negs	r5, r5
 8000f48:	60a2      	str	r2, [r4, #8]
 8000f4a:	61a5      	str	r5, [r4, #24]
 8000f4c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8000f4e:	07d2      	lsls	r2, r2, #31
 8000f50:	d401      	bmi.n	8000f56 <setvbuf+0x12e>
 8000f52:	059b      	lsls	r3, r3, #22
 8000f54:	d512      	bpl.n	8000f7c <setvbuf+0x154>
 8000f56:	2500      	movs	r5, #0
 8000f58:	e7d6      	b.n	8000f08 <setvbuf+0xe0>
 8000f5a:	9801      	ldr	r0, [sp, #4]
 8000f5c:	f000 f92e 	bl	80011bc <malloc>
 8000f60:	1e07      	subs	r7, r0, #0
 8000f62:	d0ba      	beq.n	8000eda <setvbuf+0xb2>
 8000f64:	2380      	movs	r3, #128	@ 0x80
 8000f66:	89a2      	ldrh	r2, [r4, #12]
 8000f68:	9d01      	ldr	r5, [sp, #4]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	81a3      	strh	r3, [r4, #12]
 8000f6e:	e7d0      	b.n	8000f12 <setvbuf+0xea>
 8000f70:	2500      	movs	r5, #0
 8000f72:	e7b4      	b.n	8000ede <setvbuf+0xb6>
 8000f74:	60a5      	str	r5, [r4, #8]
 8000f76:	e7e9      	b.n	8000f4c <setvbuf+0x124>
 8000f78:	60a1      	str	r1, [r4, #8]
 8000f7a:	e7e7      	b.n	8000f4c <setvbuf+0x124>
 8000f7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8000f7e:	f000 f8d1 	bl	8001124 <__retarget_lock_release_recursive>
 8000f82:	e7e8      	b.n	8000f56 <setvbuf+0x12e>
 8000f84:	2501      	movs	r5, #1
 8000f86:	426d      	negs	r5, r5
 8000f88:	e7be      	b.n	8000f08 <setvbuf+0xe0>
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	20000018 	.word	0x20000018
 8000f90:	fffff35c 	.word	0xfffff35c

08000f94 <__sread>:
 8000f94:	b570      	push	{r4, r5, r6, lr}
 8000f96:	000c      	movs	r4, r1
 8000f98:	250e      	movs	r5, #14
 8000f9a:	5f49      	ldrsh	r1, [r1, r5]
 8000f9c:	f000 f874 	bl	8001088 <_read_r>
 8000fa0:	2800      	cmp	r0, #0
 8000fa2:	db03      	blt.n	8000fac <__sread+0x18>
 8000fa4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000fa6:	181b      	adds	r3, r3, r0
 8000fa8:	6563      	str	r3, [r4, #84]	@ 0x54
 8000faa:	bd70      	pop	{r4, r5, r6, pc}
 8000fac:	89a3      	ldrh	r3, [r4, #12]
 8000fae:	4a02      	ldr	r2, [pc, #8]	@ (8000fb8 <__sread+0x24>)
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	81a3      	strh	r3, [r4, #12]
 8000fb4:	e7f9      	b.n	8000faa <__sread+0x16>
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	ffffefff 	.word	0xffffefff

08000fbc <__swrite>:
 8000fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fbe:	001f      	movs	r7, r3
 8000fc0:	898b      	ldrh	r3, [r1, #12]
 8000fc2:	0005      	movs	r5, r0
 8000fc4:	000c      	movs	r4, r1
 8000fc6:	0016      	movs	r6, r2
 8000fc8:	05db      	lsls	r3, r3, #23
 8000fca:	d505      	bpl.n	8000fd8 <__swrite+0x1c>
 8000fcc:	230e      	movs	r3, #14
 8000fce:	5ec9      	ldrsh	r1, [r1, r3]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	f000 f844 	bl	8001060 <_lseek_r>
 8000fd8:	89a3      	ldrh	r3, [r4, #12]
 8000fda:	4a05      	ldr	r2, [pc, #20]	@ (8000ff0 <__swrite+0x34>)
 8000fdc:	0028      	movs	r0, r5
 8000fde:	4013      	ands	r3, r2
 8000fe0:	81a3      	strh	r3, [r4, #12]
 8000fe2:	0032      	movs	r2, r6
 8000fe4:	230e      	movs	r3, #14
 8000fe6:	5ee1      	ldrsh	r1, [r4, r3]
 8000fe8:	003b      	movs	r3, r7
 8000fea:	f000 f861 	bl	80010b0 <_write_r>
 8000fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ff0:	ffffefff 	.word	0xffffefff

08000ff4 <__sseek>:
 8000ff4:	b570      	push	{r4, r5, r6, lr}
 8000ff6:	000c      	movs	r4, r1
 8000ff8:	250e      	movs	r5, #14
 8000ffa:	5f49      	ldrsh	r1, [r1, r5]
 8000ffc:	f000 f830 	bl	8001060 <_lseek_r>
 8001000:	220c      	movs	r2, #12
 8001002:	5ea3      	ldrsh	r3, [r4, r2]
 8001004:	1c42      	adds	r2, r0, #1
 8001006:	d103      	bne.n	8001010 <__sseek+0x1c>
 8001008:	4a04      	ldr	r2, [pc, #16]	@ (800101c <__sseek+0x28>)
 800100a:	4013      	ands	r3, r2
 800100c:	81a3      	strh	r3, [r4, #12]
 800100e:	bd70      	pop	{r4, r5, r6, pc}
 8001010:	2280      	movs	r2, #128	@ 0x80
 8001012:	0152      	lsls	r2, r2, #5
 8001014:	4313      	orrs	r3, r2
 8001016:	81a3      	strh	r3, [r4, #12]
 8001018:	6560      	str	r0, [r4, #84]	@ 0x54
 800101a:	e7f8      	b.n	800100e <__sseek+0x1a>
 800101c:	ffffefff 	.word	0xffffefff

08001020 <__sclose>:
 8001020:	b510      	push	{r4, lr}
 8001022:	230e      	movs	r3, #14
 8001024:	5ec9      	ldrsh	r1, [r1, r3]
 8001026:	f000 f809 	bl	800103c <_close_r>
 800102a:	bd10      	pop	{r4, pc}

0800102c <memset>:
 800102c:	0003      	movs	r3, r0
 800102e:	1882      	adds	r2, r0, r2
 8001030:	4293      	cmp	r3, r2
 8001032:	d100      	bne.n	8001036 <memset+0xa>
 8001034:	4770      	bx	lr
 8001036:	7019      	strb	r1, [r3, #0]
 8001038:	3301      	adds	r3, #1
 800103a:	e7f9      	b.n	8001030 <memset+0x4>

0800103c <_close_r>:
 800103c:	2300      	movs	r3, #0
 800103e:	b570      	push	{r4, r5, r6, lr}
 8001040:	4d06      	ldr	r5, [pc, #24]	@ (800105c <_close_r+0x20>)
 8001042:	0004      	movs	r4, r0
 8001044:	0008      	movs	r0, r1
 8001046:	602b      	str	r3, [r5, #0]
 8001048:	f000 fe28 	bl	8001c9c <_close>
 800104c:	1c43      	adds	r3, r0, #1
 800104e:	d103      	bne.n	8001058 <_close_r+0x1c>
 8001050:	682b      	ldr	r3, [r5, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d000      	beq.n	8001058 <_close_r+0x1c>
 8001056:	6023      	str	r3, [r4, #0]
 8001058:	bd70      	pop	{r4, r5, r6, pc}
 800105a:	46c0      	nop			@ (mov r8, r8)
 800105c:	200001c8 	.word	0x200001c8

08001060 <_lseek_r>:
 8001060:	b570      	push	{r4, r5, r6, lr}
 8001062:	0004      	movs	r4, r0
 8001064:	0008      	movs	r0, r1
 8001066:	0011      	movs	r1, r2
 8001068:	001a      	movs	r2, r3
 800106a:	2300      	movs	r3, #0
 800106c:	4d05      	ldr	r5, [pc, #20]	@ (8001084 <_lseek_r+0x24>)
 800106e:	602b      	str	r3, [r5, #0]
 8001070:	f000 fe2c 	bl	8001ccc <_lseek>
 8001074:	1c43      	adds	r3, r0, #1
 8001076:	d103      	bne.n	8001080 <_lseek_r+0x20>
 8001078:	682b      	ldr	r3, [r5, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d000      	beq.n	8001080 <_lseek_r+0x20>
 800107e:	6023      	str	r3, [r4, #0]
 8001080:	bd70      	pop	{r4, r5, r6, pc}
 8001082:	46c0      	nop			@ (mov r8, r8)
 8001084:	200001c8 	.word	0x200001c8

08001088 <_read_r>:
 8001088:	b570      	push	{r4, r5, r6, lr}
 800108a:	0004      	movs	r4, r0
 800108c:	0008      	movs	r0, r1
 800108e:	0011      	movs	r1, r2
 8001090:	001a      	movs	r2, r3
 8001092:	2300      	movs	r3, #0
 8001094:	4d05      	ldr	r5, [pc, #20]	@ (80010ac <_read_r+0x24>)
 8001096:	602b      	str	r3, [r5, #0]
 8001098:	f000 fe20 	bl	8001cdc <_read>
 800109c:	1c43      	adds	r3, r0, #1
 800109e:	d103      	bne.n	80010a8 <_read_r+0x20>
 80010a0:	682b      	ldr	r3, [r5, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d000      	beq.n	80010a8 <_read_r+0x20>
 80010a6:	6023      	str	r3, [r4, #0]
 80010a8:	bd70      	pop	{r4, r5, r6, pc}
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	200001c8 	.word	0x200001c8

080010b0 <_write_r>:
 80010b0:	b570      	push	{r4, r5, r6, lr}
 80010b2:	0004      	movs	r4, r0
 80010b4:	0008      	movs	r0, r1
 80010b6:	0011      	movs	r1, r2
 80010b8:	001a      	movs	r2, r3
 80010ba:	2300      	movs	r3, #0
 80010bc:	4d05      	ldr	r5, [pc, #20]	@ (80010d4 <_write_r+0x24>)
 80010be:	602b      	str	r3, [r5, #0]
 80010c0:	f7ff fb64 	bl	800078c <_write>
 80010c4:	1c43      	adds	r3, r0, #1
 80010c6:	d103      	bne.n	80010d0 <_write_r+0x20>
 80010c8:	682b      	ldr	r3, [r5, #0]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d000      	beq.n	80010d0 <_write_r+0x20>
 80010ce:	6023      	str	r3, [r4, #0]
 80010d0:	bd70      	pop	{r4, r5, r6, pc}
 80010d2:	46c0      	nop			@ (mov r8, r8)
 80010d4:	200001c8 	.word	0x200001c8

080010d8 <__libc_init_array>:
 80010d8:	b570      	push	{r4, r5, r6, lr}
 80010da:	2600      	movs	r6, #0
 80010dc:	4c0c      	ldr	r4, [pc, #48]	@ (8001110 <__libc_init_array+0x38>)
 80010de:	4d0d      	ldr	r5, [pc, #52]	@ (8001114 <__libc_init_array+0x3c>)
 80010e0:	1b64      	subs	r4, r4, r5
 80010e2:	10a4      	asrs	r4, r4, #2
 80010e4:	42a6      	cmp	r6, r4
 80010e6:	d109      	bne.n	80010fc <__libc_init_array+0x24>
 80010e8:	2600      	movs	r6, #0
 80010ea:	f000 fe0d 	bl	8001d08 <_init>
 80010ee:	4c0a      	ldr	r4, [pc, #40]	@ (8001118 <__libc_init_array+0x40>)
 80010f0:	4d0a      	ldr	r5, [pc, #40]	@ (800111c <__libc_init_array+0x44>)
 80010f2:	1b64      	subs	r4, r4, r5
 80010f4:	10a4      	asrs	r4, r4, #2
 80010f6:	42a6      	cmp	r6, r4
 80010f8:	d105      	bne.n	8001106 <__libc_init_array+0x2e>
 80010fa:	bd70      	pop	{r4, r5, r6, pc}
 80010fc:	00b3      	lsls	r3, r6, #2
 80010fe:	58eb      	ldr	r3, [r5, r3]
 8001100:	4798      	blx	r3
 8001102:	3601      	adds	r6, #1
 8001104:	e7ee      	b.n	80010e4 <__libc_init_array+0xc>
 8001106:	00b3      	lsls	r3, r6, #2
 8001108:	58eb      	ldr	r3, [r5, r3]
 800110a:	4798      	blx	r3
 800110c:	3601      	adds	r6, #1
 800110e:	e7f2      	b.n	80010f6 <__libc_init_array+0x1e>
 8001110:	08001da4 	.word	0x08001da4
 8001114:	08001da4 	.word	0x08001da4
 8001118:	08001da8 	.word	0x08001da8
 800111c:	08001da4 	.word	0x08001da4

08001120 <__retarget_lock_init_recursive>:
 8001120:	4770      	bx	lr

08001122 <__retarget_lock_acquire_recursive>:
 8001122:	4770      	bx	lr

08001124 <__retarget_lock_release_recursive>:
 8001124:	4770      	bx	lr
	...

08001128 <_free_r>:
 8001128:	b570      	push	{r4, r5, r6, lr}
 800112a:	0005      	movs	r5, r0
 800112c:	1e0c      	subs	r4, r1, #0
 800112e:	d010      	beq.n	8001152 <_free_r+0x2a>
 8001130:	3c04      	subs	r4, #4
 8001132:	6823      	ldr	r3, [r4, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	da00      	bge.n	800113a <_free_r+0x12>
 8001138:	18e4      	adds	r4, r4, r3
 800113a:	0028      	movs	r0, r5
 800113c:	f000 f8ea 	bl	8001314 <__malloc_lock>
 8001140:	4a1d      	ldr	r2, [pc, #116]	@ (80011b8 <_free_r+0x90>)
 8001142:	6813      	ldr	r3, [r2, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d105      	bne.n	8001154 <_free_r+0x2c>
 8001148:	6063      	str	r3, [r4, #4]
 800114a:	6014      	str	r4, [r2, #0]
 800114c:	0028      	movs	r0, r5
 800114e:	f000 f8e9 	bl	8001324 <__malloc_unlock>
 8001152:	bd70      	pop	{r4, r5, r6, pc}
 8001154:	42a3      	cmp	r3, r4
 8001156:	d908      	bls.n	800116a <_free_r+0x42>
 8001158:	6820      	ldr	r0, [r4, #0]
 800115a:	1821      	adds	r1, r4, r0
 800115c:	428b      	cmp	r3, r1
 800115e:	d1f3      	bne.n	8001148 <_free_r+0x20>
 8001160:	6819      	ldr	r1, [r3, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	1809      	adds	r1, r1, r0
 8001166:	6021      	str	r1, [r4, #0]
 8001168:	e7ee      	b.n	8001148 <_free_r+0x20>
 800116a:	001a      	movs	r2, r3
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <_free_r+0x4e>
 8001172:	42a3      	cmp	r3, r4
 8001174:	d9f9      	bls.n	800116a <_free_r+0x42>
 8001176:	6811      	ldr	r1, [r2, #0]
 8001178:	1850      	adds	r0, r2, r1
 800117a:	42a0      	cmp	r0, r4
 800117c:	d10b      	bne.n	8001196 <_free_r+0x6e>
 800117e:	6820      	ldr	r0, [r4, #0]
 8001180:	1809      	adds	r1, r1, r0
 8001182:	1850      	adds	r0, r2, r1
 8001184:	6011      	str	r1, [r2, #0]
 8001186:	4283      	cmp	r3, r0
 8001188:	d1e0      	bne.n	800114c <_free_r+0x24>
 800118a:	6818      	ldr	r0, [r3, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	1841      	adds	r1, r0, r1
 8001190:	6011      	str	r1, [r2, #0]
 8001192:	6053      	str	r3, [r2, #4]
 8001194:	e7da      	b.n	800114c <_free_r+0x24>
 8001196:	42a0      	cmp	r0, r4
 8001198:	d902      	bls.n	80011a0 <_free_r+0x78>
 800119a:	230c      	movs	r3, #12
 800119c:	602b      	str	r3, [r5, #0]
 800119e:	e7d5      	b.n	800114c <_free_r+0x24>
 80011a0:	6820      	ldr	r0, [r4, #0]
 80011a2:	1821      	adds	r1, r4, r0
 80011a4:	428b      	cmp	r3, r1
 80011a6:	d103      	bne.n	80011b0 <_free_r+0x88>
 80011a8:	6819      	ldr	r1, [r3, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	1809      	adds	r1, r1, r0
 80011ae:	6021      	str	r1, [r4, #0]
 80011b0:	6063      	str	r3, [r4, #4]
 80011b2:	6054      	str	r4, [r2, #4]
 80011b4:	e7ca      	b.n	800114c <_free_r+0x24>
 80011b6:	46c0      	nop			@ (mov r8, r8)
 80011b8:	200001d4 	.word	0x200001d4

080011bc <malloc>:
 80011bc:	b510      	push	{r4, lr}
 80011be:	4b03      	ldr	r3, [pc, #12]	@ (80011cc <malloc+0x10>)
 80011c0:	0001      	movs	r1, r0
 80011c2:	6818      	ldr	r0, [r3, #0]
 80011c4:	f000 f826 	bl	8001214 <_malloc_r>
 80011c8:	bd10      	pop	{r4, pc}
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	20000018 	.word	0x20000018

080011d0 <sbrk_aligned>:
 80011d0:	b570      	push	{r4, r5, r6, lr}
 80011d2:	4e0f      	ldr	r6, [pc, #60]	@ (8001210 <sbrk_aligned+0x40>)
 80011d4:	000d      	movs	r5, r1
 80011d6:	6831      	ldr	r1, [r6, #0]
 80011d8:	0004      	movs	r4, r0
 80011da:	2900      	cmp	r1, #0
 80011dc:	d102      	bne.n	80011e4 <sbrk_aligned+0x14>
 80011de:	f000 fd3f 	bl	8001c60 <_sbrk_r>
 80011e2:	6030      	str	r0, [r6, #0]
 80011e4:	0029      	movs	r1, r5
 80011e6:	0020      	movs	r0, r4
 80011e8:	f000 fd3a 	bl	8001c60 <_sbrk_r>
 80011ec:	1c43      	adds	r3, r0, #1
 80011ee:	d103      	bne.n	80011f8 <sbrk_aligned+0x28>
 80011f0:	2501      	movs	r5, #1
 80011f2:	426d      	negs	r5, r5
 80011f4:	0028      	movs	r0, r5
 80011f6:	bd70      	pop	{r4, r5, r6, pc}
 80011f8:	2303      	movs	r3, #3
 80011fa:	1cc5      	adds	r5, r0, #3
 80011fc:	439d      	bics	r5, r3
 80011fe:	42a8      	cmp	r0, r5
 8001200:	d0f8      	beq.n	80011f4 <sbrk_aligned+0x24>
 8001202:	1a29      	subs	r1, r5, r0
 8001204:	0020      	movs	r0, r4
 8001206:	f000 fd2b 	bl	8001c60 <_sbrk_r>
 800120a:	3001      	adds	r0, #1
 800120c:	d1f2      	bne.n	80011f4 <sbrk_aligned+0x24>
 800120e:	e7ef      	b.n	80011f0 <sbrk_aligned+0x20>
 8001210:	200001d0 	.word	0x200001d0

08001214 <_malloc_r>:
 8001214:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001216:	2203      	movs	r2, #3
 8001218:	1ccb      	adds	r3, r1, #3
 800121a:	4393      	bics	r3, r2
 800121c:	3308      	adds	r3, #8
 800121e:	0005      	movs	r5, r0
 8001220:	001f      	movs	r7, r3
 8001222:	2b0c      	cmp	r3, #12
 8001224:	d234      	bcs.n	8001290 <_malloc_r+0x7c>
 8001226:	270c      	movs	r7, #12
 8001228:	42b9      	cmp	r1, r7
 800122a:	d833      	bhi.n	8001294 <_malloc_r+0x80>
 800122c:	0028      	movs	r0, r5
 800122e:	f000 f871 	bl	8001314 <__malloc_lock>
 8001232:	4e37      	ldr	r6, [pc, #220]	@ (8001310 <_malloc_r+0xfc>)
 8001234:	6833      	ldr	r3, [r6, #0]
 8001236:	001c      	movs	r4, r3
 8001238:	2c00      	cmp	r4, #0
 800123a:	d12f      	bne.n	800129c <_malloc_r+0x88>
 800123c:	0039      	movs	r1, r7
 800123e:	0028      	movs	r0, r5
 8001240:	f7ff ffc6 	bl	80011d0 <sbrk_aligned>
 8001244:	0004      	movs	r4, r0
 8001246:	1c43      	adds	r3, r0, #1
 8001248:	d15f      	bne.n	800130a <_malloc_r+0xf6>
 800124a:	6834      	ldr	r4, [r6, #0]
 800124c:	9400      	str	r4, [sp, #0]
 800124e:	9b00      	ldr	r3, [sp, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d14a      	bne.n	80012ea <_malloc_r+0xd6>
 8001254:	2c00      	cmp	r4, #0
 8001256:	d052      	beq.n	80012fe <_malloc_r+0xea>
 8001258:	6823      	ldr	r3, [r4, #0]
 800125a:	0028      	movs	r0, r5
 800125c:	18e3      	adds	r3, r4, r3
 800125e:	9900      	ldr	r1, [sp, #0]
 8001260:	9301      	str	r3, [sp, #4]
 8001262:	f000 fcfd 	bl	8001c60 <_sbrk_r>
 8001266:	9b01      	ldr	r3, [sp, #4]
 8001268:	4283      	cmp	r3, r0
 800126a:	d148      	bne.n	80012fe <_malloc_r+0xea>
 800126c:	6823      	ldr	r3, [r4, #0]
 800126e:	0028      	movs	r0, r5
 8001270:	1aff      	subs	r7, r7, r3
 8001272:	0039      	movs	r1, r7
 8001274:	f7ff ffac 	bl	80011d0 <sbrk_aligned>
 8001278:	3001      	adds	r0, #1
 800127a:	d040      	beq.n	80012fe <_malloc_r+0xea>
 800127c:	6823      	ldr	r3, [r4, #0]
 800127e:	19db      	adds	r3, r3, r7
 8001280:	6023      	str	r3, [r4, #0]
 8001282:	6833      	ldr	r3, [r6, #0]
 8001284:	685a      	ldr	r2, [r3, #4]
 8001286:	2a00      	cmp	r2, #0
 8001288:	d133      	bne.n	80012f2 <_malloc_r+0xde>
 800128a:	9b00      	ldr	r3, [sp, #0]
 800128c:	6033      	str	r3, [r6, #0]
 800128e:	e019      	b.n	80012c4 <_malloc_r+0xb0>
 8001290:	2b00      	cmp	r3, #0
 8001292:	dac9      	bge.n	8001228 <_malloc_r+0x14>
 8001294:	230c      	movs	r3, #12
 8001296:	602b      	str	r3, [r5, #0]
 8001298:	2000      	movs	r0, #0
 800129a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800129c:	6821      	ldr	r1, [r4, #0]
 800129e:	1bc9      	subs	r1, r1, r7
 80012a0:	d420      	bmi.n	80012e4 <_malloc_r+0xd0>
 80012a2:	290b      	cmp	r1, #11
 80012a4:	d90a      	bls.n	80012bc <_malloc_r+0xa8>
 80012a6:	19e2      	adds	r2, r4, r7
 80012a8:	6027      	str	r7, [r4, #0]
 80012aa:	42a3      	cmp	r3, r4
 80012ac:	d104      	bne.n	80012b8 <_malloc_r+0xa4>
 80012ae:	6032      	str	r2, [r6, #0]
 80012b0:	6863      	ldr	r3, [r4, #4]
 80012b2:	6011      	str	r1, [r2, #0]
 80012b4:	6053      	str	r3, [r2, #4]
 80012b6:	e005      	b.n	80012c4 <_malloc_r+0xb0>
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	e7f9      	b.n	80012b0 <_malloc_r+0x9c>
 80012bc:	6862      	ldr	r2, [r4, #4]
 80012be:	42a3      	cmp	r3, r4
 80012c0:	d10e      	bne.n	80012e0 <_malloc_r+0xcc>
 80012c2:	6032      	str	r2, [r6, #0]
 80012c4:	0028      	movs	r0, r5
 80012c6:	f000 f82d 	bl	8001324 <__malloc_unlock>
 80012ca:	0020      	movs	r0, r4
 80012cc:	2207      	movs	r2, #7
 80012ce:	300b      	adds	r0, #11
 80012d0:	1d23      	adds	r3, r4, #4
 80012d2:	4390      	bics	r0, r2
 80012d4:	1ac2      	subs	r2, r0, r3
 80012d6:	4298      	cmp	r0, r3
 80012d8:	d0df      	beq.n	800129a <_malloc_r+0x86>
 80012da:	1a1b      	subs	r3, r3, r0
 80012dc:	50a3      	str	r3, [r4, r2]
 80012de:	e7dc      	b.n	800129a <_malloc_r+0x86>
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	e7ef      	b.n	80012c4 <_malloc_r+0xb0>
 80012e4:	0023      	movs	r3, r4
 80012e6:	6864      	ldr	r4, [r4, #4]
 80012e8:	e7a6      	b.n	8001238 <_malloc_r+0x24>
 80012ea:	9c00      	ldr	r4, [sp, #0]
 80012ec:	6863      	ldr	r3, [r4, #4]
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	e7ad      	b.n	800124e <_malloc_r+0x3a>
 80012f2:	001a      	movs	r2, r3
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	42a3      	cmp	r3, r4
 80012f8:	d1fb      	bne.n	80012f2 <_malloc_r+0xde>
 80012fa:	2300      	movs	r3, #0
 80012fc:	e7da      	b.n	80012b4 <_malloc_r+0xa0>
 80012fe:	230c      	movs	r3, #12
 8001300:	0028      	movs	r0, r5
 8001302:	602b      	str	r3, [r5, #0]
 8001304:	f000 f80e 	bl	8001324 <__malloc_unlock>
 8001308:	e7c6      	b.n	8001298 <_malloc_r+0x84>
 800130a:	6007      	str	r7, [r0, #0]
 800130c:	e7da      	b.n	80012c4 <_malloc_r+0xb0>
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	200001d4 	.word	0x200001d4

08001314 <__malloc_lock>:
 8001314:	b510      	push	{r4, lr}
 8001316:	4802      	ldr	r0, [pc, #8]	@ (8001320 <__malloc_lock+0xc>)
 8001318:	f7ff ff03 	bl	8001122 <__retarget_lock_acquire_recursive>
 800131c:	bd10      	pop	{r4, pc}
 800131e:	46c0      	nop			@ (mov r8, r8)
 8001320:	200001cc 	.word	0x200001cc

08001324 <__malloc_unlock>:
 8001324:	b510      	push	{r4, lr}
 8001326:	4802      	ldr	r0, [pc, #8]	@ (8001330 <__malloc_unlock+0xc>)
 8001328:	f7ff fefc 	bl	8001124 <__retarget_lock_release_recursive>
 800132c:	bd10      	pop	{r4, pc}
 800132e:	46c0      	nop			@ (mov r8, r8)
 8001330:	200001cc 	.word	0x200001cc

08001334 <__sfputc_r>:
 8001334:	6893      	ldr	r3, [r2, #8]
 8001336:	b510      	push	{r4, lr}
 8001338:	3b01      	subs	r3, #1
 800133a:	6093      	str	r3, [r2, #8]
 800133c:	2b00      	cmp	r3, #0
 800133e:	da04      	bge.n	800134a <__sfputc_r+0x16>
 8001340:	6994      	ldr	r4, [r2, #24]
 8001342:	42a3      	cmp	r3, r4
 8001344:	db07      	blt.n	8001356 <__sfputc_r+0x22>
 8001346:	290a      	cmp	r1, #10
 8001348:	d005      	beq.n	8001356 <__sfputc_r+0x22>
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	1c58      	adds	r0, r3, #1
 800134e:	6010      	str	r0, [r2, #0]
 8001350:	7019      	strb	r1, [r3, #0]
 8001352:	0008      	movs	r0, r1
 8001354:	bd10      	pop	{r4, pc}
 8001356:	f000 fbc2 	bl	8001ade <__swbuf_r>
 800135a:	0001      	movs	r1, r0
 800135c:	e7f9      	b.n	8001352 <__sfputc_r+0x1e>

0800135e <__sfputs_r>:
 800135e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001360:	0006      	movs	r6, r0
 8001362:	000f      	movs	r7, r1
 8001364:	0014      	movs	r4, r2
 8001366:	18d5      	adds	r5, r2, r3
 8001368:	42ac      	cmp	r4, r5
 800136a:	d101      	bne.n	8001370 <__sfputs_r+0x12>
 800136c:	2000      	movs	r0, #0
 800136e:	e007      	b.n	8001380 <__sfputs_r+0x22>
 8001370:	7821      	ldrb	r1, [r4, #0]
 8001372:	003a      	movs	r2, r7
 8001374:	0030      	movs	r0, r6
 8001376:	f7ff ffdd 	bl	8001334 <__sfputc_r>
 800137a:	3401      	adds	r4, #1
 800137c:	1c43      	adds	r3, r0, #1
 800137e:	d1f3      	bne.n	8001368 <__sfputs_r+0xa>
 8001380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001384 <_vfiprintf_r>:
 8001384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001386:	b09f      	sub	sp, #124	@ 0x7c
 8001388:	000d      	movs	r5, r1
 800138a:	0017      	movs	r7, r2
 800138c:	001e      	movs	r6, r3
 800138e:	9002      	str	r0, [sp, #8]
 8001390:	2800      	cmp	r0, #0
 8001392:	d004      	beq.n	800139e <_vfiprintf_r+0x1a>
 8001394:	6a03      	ldr	r3, [r0, #32]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <_vfiprintf_r+0x1a>
 800139a:	f7ff fd01 	bl	8000da0 <__sinit>
 800139e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80013a0:	07db      	lsls	r3, r3, #31
 80013a2:	d405      	bmi.n	80013b0 <_vfiprintf_r+0x2c>
 80013a4:	89ab      	ldrh	r3, [r5, #12]
 80013a6:	059b      	lsls	r3, r3, #22
 80013a8:	d402      	bmi.n	80013b0 <_vfiprintf_r+0x2c>
 80013aa:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80013ac:	f7ff feb9 	bl	8001122 <__retarget_lock_acquire_recursive>
 80013b0:	89ab      	ldrh	r3, [r5, #12]
 80013b2:	071b      	lsls	r3, r3, #28
 80013b4:	d502      	bpl.n	80013bc <_vfiprintf_r+0x38>
 80013b6:	692b      	ldr	r3, [r5, #16]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d113      	bne.n	80013e4 <_vfiprintf_r+0x60>
 80013bc:	0029      	movs	r1, r5
 80013be:	9802      	ldr	r0, [sp, #8]
 80013c0:	f000 fbd0 	bl	8001b64 <__swsetup_r>
 80013c4:	2800      	cmp	r0, #0
 80013c6:	d00d      	beq.n	80013e4 <_vfiprintf_r+0x60>
 80013c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80013ca:	07db      	lsls	r3, r3, #31
 80013cc:	d503      	bpl.n	80013d6 <_vfiprintf_r+0x52>
 80013ce:	2001      	movs	r0, #1
 80013d0:	4240      	negs	r0, r0
 80013d2:	b01f      	add	sp, #124	@ 0x7c
 80013d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013d6:	89ab      	ldrh	r3, [r5, #12]
 80013d8:	059b      	lsls	r3, r3, #22
 80013da:	d4f8      	bmi.n	80013ce <_vfiprintf_r+0x4a>
 80013dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80013de:	f7ff fea1 	bl	8001124 <__retarget_lock_release_recursive>
 80013e2:	e7f4      	b.n	80013ce <_vfiprintf_r+0x4a>
 80013e4:	2300      	movs	r3, #0
 80013e6:	ac06      	add	r4, sp, #24
 80013e8:	6163      	str	r3, [r4, #20]
 80013ea:	3320      	adds	r3, #32
 80013ec:	7663      	strb	r3, [r4, #25]
 80013ee:	3310      	adds	r3, #16
 80013f0:	76a3      	strb	r3, [r4, #26]
 80013f2:	9605      	str	r6, [sp, #20]
 80013f4:	003e      	movs	r6, r7
 80013f6:	7833      	ldrb	r3, [r6, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <_vfiprintf_r+0x7c>
 80013fc:	2b25      	cmp	r3, #37	@ 0x25
 80013fe:	d148      	bne.n	8001492 <_vfiprintf_r+0x10e>
 8001400:	1bf3      	subs	r3, r6, r7
 8001402:	9303      	str	r3, [sp, #12]
 8001404:	42be      	cmp	r6, r7
 8001406:	d00b      	beq.n	8001420 <_vfiprintf_r+0x9c>
 8001408:	003a      	movs	r2, r7
 800140a:	0029      	movs	r1, r5
 800140c:	9802      	ldr	r0, [sp, #8]
 800140e:	f7ff ffa6 	bl	800135e <__sfputs_r>
 8001412:	3001      	adds	r0, #1
 8001414:	d100      	bne.n	8001418 <_vfiprintf_r+0x94>
 8001416:	e0aa      	b.n	800156e <_vfiprintf_r+0x1ea>
 8001418:	6963      	ldr	r3, [r4, #20]
 800141a:	9a03      	ldr	r2, [sp, #12]
 800141c:	189b      	adds	r3, r3, r2
 800141e:	6163      	str	r3, [r4, #20]
 8001420:	7833      	ldrb	r3, [r6, #0]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d100      	bne.n	8001428 <_vfiprintf_r+0xa4>
 8001426:	e0a2      	b.n	800156e <_vfiprintf_r+0x1ea>
 8001428:	2201      	movs	r2, #1
 800142a:	2153      	movs	r1, #83	@ 0x53
 800142c:	2300      	movs	r3, #0
 800142e:	4252      	negs	r2, r2
 8001430:	6062      	str	r2, [r4, #4]
 8001432:	aa02      	add	r2, sp, #8
 8001434:	1852      	adds	r2, r2, r1
 8001436:	1c77      	adds	r7, r6, #1
 8001438:	6023      	str	r3, [r4, #0]
 800143a:	60e3      	str	r3, [r4, #12]
 800143c:	60a3      	str	r3, [r4, #8]
 800143e:	7013      	strb	r3, [r2, #0]
 8001440:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001442:	4b57      	ldr	r3, [pc, #348]	@ (80015a0 <_vfiprintf_r+0x21c>)
 8001444:	2205      	movs	r2, #5
 8001446:	0018      	movs	r0, r3
 8001448:	7839      	ldrb	r1, [r7, #0]
 800144a:	9303      	str	r3, [sp, #12]
 800144c:	f000 fc1a 	bl	8001c84 <memchr>
 8001450:	1c7e      	adds	r6, r7, #1
 8001452:	6822      	ldr	r2, [r4, #0]
 8001454:	2800      	cmp	r0, #0
 8001456:	d11e      	bne.n	8001496 <_vfiprintf_r+0x112>
 8001458:	06d3      	lsls	r3, r2, #27
 800145a:	d504      	bpl.n	8001466 <_vfiprintf_r+0xe2>
 800145c:	2320      	movs	r3, #32
 800145e:	a902      	add	r1, sp, #8
 8001460:	3053      	adds	r0, #83	@ 0x53
 8001462:	1809      	adds	r1, r1, r0
 8001464:	700b      	strb	r3, [r1, #0]
 8001466:	0713      	lsls	r3, r2, #28
 8001468:	d504      	bpl.n	8001474 <_vfiprintf_r+0xf0>
 800146a:	2053      	movs	r0, #83	@ 0x53
 800146c:	232b      	movs	r3, #43	@ 0x2b
 800146e:	a902      	add	r1, sp, #8
 8001470:	1809      	adds	r1, r1, r0
 8001472:	700b      	strb	r3, [r1, #0]
 8001474:	783b      	ldrb	r3, [r7, #0]
 8001476:	2b2a      	cmp	r3, #42	@ 0x2a
 8001478:	d015      	beq.n	80014a6 <_vfiprintf_r+0x122>
 800147a:	003e      	movs	r6, r7
 800147c:	2100      	movs	r1, #0
 800147e:	200a      	movs	r0, #10
 8001480:	68e3      	ldr	r3, [r4, #12]
 8001482:	7832      	ldrb	r2, [r6, #0]
 8001484:	1c77      	adds	r7, r6, #1
 8001486:	3a30      	subs	r2, #48	@ 0x30
 8001488:	2a09      	cmp	r2, #9
 800148a:	d94e      	bls.n	800152a <_vfiprintf_r+0x1a6>
 800148c:	2900      	cmp	r1, #0
 800148e:	d110      	bne.n	80014b2 <_vfiprintf_r+0x12e>
 8001490:	e016      	b.n	80014c0 <_vfiprintf_r+0x13c>
 8001492:	3601      	adds	r6, #1
 8001494:	e7af      	b.n	80013f6 <_vfiprintf_r+0x72>
 8001496:	9b03      	ldr	r3, [sp, #12]
 8001498:	0037      	movs	r7, r6
 800149a:	1ac0      	subs	r0, r0, r3
 800149c:	2301      	movs	r3, #1
 800149e:	4083      	lsls	r3, r0
 80014a0:	4313      	orrs	r3, r2
 80014a2:	6023      	str	r3, [r4, #0]
 80014a4:	e7cd      	b.n	8001442 <_vfiprintf_r+0xbe>
 80014a6:	9b05      	ldr	r3, [sp, #20]
 80014a8:	1d19      	adds	r1, r3, #4
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	9105      	str	r1, [sp, #20]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	db01      	blt.n	80014b6 <_vfiprintf_r+0x132>
 80014b2:	60e3      	str	r3, [r4, #12]
 80014b4:	e004      	b.n	80014c0 <_vfiprintf_r+0x13c>
 80014b6:	425b      	negs	r3, r3
 80014b8:	60e3      	str	r3, [r4, #12]
 80014ba:	2302      	movs	r3, #2
 80014bc:	4313      	orrs	r3, r2
 80014be:	6023      	str	r3, [r4, #0]
 80014c0:	7833      	ldrb	r3, [r6, #0]
 80014c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80014c4:	d10c      	bne.n	80014e0 <_vfiprintf_r+0x15c>
 80014c6:	7873      	ldrb	r3, [r6, #1]
 80014c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80014ca:	d133      	bne.n	8001534 <_vfiprintf_r+0x1b0>
 80014cc:	9b05      	ldr	r3, [sp, #20]
 80014ce:	3602      	adds	r6, #2
 80014d0:	1d1a      	adds	r2, r3, #4
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	9205      	str	r2, [sp, #20]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	da01      	bge.n	80014de <_vfiprintf_r+0x15a>
 80014da:	2301      	movs	r3, #1
 80014dc:	425b      	negs	r3, r3
 80014de:	6063      	str	r3, [r4, #4]
 80014e0:	4f30      	ldr	r7, [pc, #192]	@ (80015a4 <_vfiprintf_r+0x220>)
 80014e2:	2203      	movs	r2, #3
 80014e4:	0038      	movs	r0, r7
 80014e6:	7831      	ldrb	r1, [r6, #0]
 80014e8:	f000 fbcc 	bl	8001c84 <memchr>
 80014ec:	2800      	cmp	r0, #0
 80014ee:	d006      	beq.n	80014fe <_vfiprintf_r+0x17a>
 80014f0:	2340      	movs	r3, #64	@ 0x40
 80014f2:	1bc0      	subs	r0, r0, r7
 80014f4:	4083      	lsls	r3, r0
 80014f6:	6822      	ldr	r2, [r4, #0]
 80014f8:	3601      	adds	r6, #1
 80014fa:	4313      	orrs	r3, r2
 80014fc:	6023      	str	r3, [r4, #0]
 80014fe:	7831      	ldrb	r1, [r6, #0]
 8001500:	2206      	movs	r2, #6
 8001502:	4829      	ldr	r0, [pc, #164]	@ (80015a8 <_vfiprintf_r+0x224>)
 8001504:	1c77      	adds	r7, r6, #1
 8001506:	7621      	strb	r1, [r4, #24]
 8001508:	f000 fbbc 	bl	8001c84 <memchr>
 800150c:	2800      	cmp	r0, #0
 800150e:	d03d      	beq.n	800158c <_vfiprintf_r+0x208>
 8001510:	4826      	ldr	r0, [pc, #152]	@ (80015ac <_vfiprintf_r+0x228>)
 8001512:	2800      	cmp	r0, #0
 8001514:	d121      	bne.n	800155a <_vfiprintf_r+0x1d6>
 8001516:	2207      	movs	r2, #7
 8001518:	9b05      	ldr	r3, [sp, #20]
 800151a:	3307      	adds	r3, #7
 800151c:	4393      	bics	r3, r2
 800151e:	3308      	adds	r3, #8
 8001520:	9305      	str	r3, [sp, #20]
 8001522:	6963      	ldr	r3, [r4, #20]
 8001524:	181b      	adds	r3, r3, r0
 8001526:	6163      	str	r3, [r4, #20]
 8001528:	e764      	b.n	80013f4 <_vfiprintf_r+0x70>
 800152a:	4343      	muls	r3, r0
 800152c:	003e      	movs	r6, r7
 800152e:	2101      	movs	r1, #1
 8001530:	189b      	adds	r3, r3, r2
 8001532:	e7a6      	b.n	8001482 <_vfiprintf_r+0xfe>
 8001534:	2300      	movs	r3, #0
 8001536:	200a      	movs	r0, #10
 8001538:	0019      	movs	r1, r3
 800153a:	3601      	adds	r6, #1
 800153c:	6063      	str	r3, [r4, #4]
 800153e:	7832      	ldrb	r2, [r6, #0]
 8001540:	1c77      	adds	r7, r6, #1
 8001542:	3a30      	subs	r2, #48	@ 0x30
 8001544:	2a09      	cmp	r2, #9
 8001546:	d903      	bls.n	8001550 <_vfiprintf_r+0x1cc>
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0c9      	beq.n	80014e0 <_vfiprintf_r+0x15c>
 800154c:	6061      	str	r1, [r4, #4]
 800154e:	e7c7      	b.n	80014e0 <_vfiprintf_r+0x15c>
 8001550:	4341      	muls	r1, r0
 8001552:	003e      	movs	r6, r7
 8001554:	2301      	movs	r3, #1
 8001556:	1889      	adds	r1, r1, r2
 8001558:	e7f1      	b.n	800153e <_vfiprintf_r+0x1ba>
 800155a:	aa05      	add	r2, sp, #20
 800155c:	9200      	str	r2, [sp, #0]
 800155e:	0021      	movs	r1, r4
 8001560:	002a      	movs	r2, r5
 8001562:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <_vfiprintf_r+0x22c>)
 8001564:	9802      	ldr	r0, [sp, #8]
 8001566:	e000      	b.n	800156a <_vfiprintf_r+0x1e6>
 8001568:	bf00      	nop
 800156a:	1c43      	adds	r3, r0, #1
 800156c:	d1d9      	bne.n	8001522 <_vfiprintf_r+0x19e>
 800156e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001570:	07db      	lsls	r3, r3, #31
 8001572:	d405      	bmi.n	8001580 <_vfiprintf_r+0x1fc>
 8001574:	89ab      	ldrh	r3, [r5, #12]
 8001576:	059b      	lsls	r3, r3, #22
 8001578:	d402      	bmi.n	8001580 <_vfiprintf_r+0x1fc>
 800157a:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800157c:	f7ff fdd2 	bl	8001124 <__retarget_lock_release_recursive>
 8001580:	89ab      	ldrh	r3, [r5, #12]
 8001582:	065b      	lsls	r3, r3, #25
 8001584:	d500      	bpl.n	8001588 <_vfiprintf_r+0x204>
 8001586:	e722      	b.n	80013ce <_vfiprintf_r+0x4a>
 8001588:	6960      	ldr	r0, [r4, #20]
 800158a:	e722      	b.n	80013d2 <_vfiprintf_r+0x4e>
 800158c:	aa05      	add	r2, sp, #20
 800158e:	9200      	str	r2, [sp, #0]
 8001590:	0021      	movs	r1, r4
 8001592:	002a      	movs	r2, r5
 8001594:	4b06      	ldr	r3, [pc, #24]	@ (80015b0 <_vfiprintf_r+0x22c>)
 8001596:	9802      	ldr	r0, [sp, #8]
 8001598:	f000 f87c 	bl	8001694 <_printf_i>
 800159c:	e7e5      	b.n	800156a <_vfiprintf_r+0x1e6>
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	08001d70 	.word	0x08001d70
 80015a4:	08001d76 	.word	0x08001d76
 80015a8:	08001d7a 	.word	0x08001d7a
 80015ac:	00000000 	.word	0x00000000
 80015b0:	0800135f 	.word	0x0800135f

080015b4 <_printf_common>:
 80015b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80015b6:	0016      	movs	r6, r2
 80015b8:	9301      	str	r3, [sp, #4]
 80015ba:	688a      	ldr	r2, [r1, #8]
 80015bc:	690b      	ldr	r3, [r1, #16]
 80015be:	000c      	movs	r4, r1
 80015c0:	9000      	str	r0, [sp, #0]
 80015c2:	4293      	cmp	r3, r2
 80015c4:	da00      	bge.n	80015c8 <_printf_common+0x14>
 80015c6:	0013      	movs	r3, r2
 80015c8:	0022      	movs	r2, r4
 80015ca:	6033      	str	r3, [r6, #0]
 80015cc:	3243      	adds	r2, #67	@ 0x43
 80015ce:	7812      	ldrb	r2, [r2, #0]
 80015d0:	2a00      	cmp	r2, #0
 80015d2:	d001      	beq.n	80015d8 <_printf_common+0x24>
 80015d4:	3301      	adds	r3, #1
 80015d6:	6033      	str	r3, [r6, #0]
 80015d8:	6823      	ldr	r3, [r4, #0]
 80015da:	069b      	lsls	r3, r3, #26
 80015dc:	d502      	bpl.n	80015e4 <_printf_common+0x30>
 80015de:	6833      	ldr	r3, [r6, #0]
 80015e0:	3302      	adds	r3, #2
 80015e2:	6033      	str	r3, [r6, #0]
 80015e4:	6822      	ldr	r2, [r4, #0]
 80015e6:	2306      	movs	r3, #6
 80015e8:	0015      	movs	r5, r2
 80015ea:	401d      	ands	r5, r3
 80015ec:	421a      	tst	r2, r3
 80015ee:	d027      	beq.n	8001640 <_printf_common+0x8c>
 80015f0:	0023      	movs	r3, r4
 80015f2:	3343      	adds	r3, #67	@ 0x43
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	1e5a      	subs	r2, r3, #1
 80015f8:	4193      	sbcs	r3, r2
 80015fa:	6822      	ldr	r2, [r4, #0]
 80015fc:	0692      	lsls	r2, r2, #26
 80015fe:	d430      	bmi.n	8001662 <_printf_common+0xae>
 8001600:	0022      	movs	r2, r4
 8001602:	9901      	ldr	r1, [sp, #4]
 8001604:	9800      	ldr	r0, [sp, #0]
 8001606:	9d08      	ldr	r5, [sp, #32]
 8001608:	3243      	adds	r2, #67	@ 0x43
 800160a:	47a8      	blx	r5
 800160c:	3001      	adds	r0, #1
 800160e:	d025      	beq.n	800165c <_printf_common+0xa8>
 8001610:	2206      	movs	r2, #6
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	2500      	movs	r5, #0
 8001616:	4013      	ands	r3, r2
 8001618:	2b04      	cmp	r3, #4
 800161a:	d105      	bne.n	8001628 <_printf_common+0x74>
 800161c:	6833      	ldr	r3, [r6, #0]
 800161e:	68e5      	ldr	r5, [r4, #12]
 8001620:	1aed      	subs	r5, r5, r3
 8001622:	43eb      	mvns	r3, r5
 8001624:	17db      	asrs	r3, r3, #31
 8001626:	401d      	ands	r5, r3
 8001628:	68a3      	ldr	r3, [r4, #8]
 800162a:	6922      	ldr	r2, [r4, #16]
 800162c:	4293      	cmp	r3, r2
 800162e:	dd01      	ble.n	8001634 <_printf_common+0x80>
 8001630:	1a9b      	subs	r3, r3, r2
 8001632:	18ed      	adds	r5, r5, r3
 8001634:	2600      	movs	r6, #0
 8001636:	42b5      	cmp	r5, r6
 8001638:	d120      	bne.n	800167c <_printf_common+0xc8>
 800163a:	2000      	movs	r0, #0
 800163c:	e010      	b.n	8001660 <_printf_common+0xac>
 800163e:	3501      	adds	r5, #1
 8001640:	68e3      	ldr	r3, [r4, #12]
 8001642:	6832      	ldr	r2, [r6, #0]
 8001644:	1a9b      	subs	r3, r3, r2
 8001646:	42ab      	cmp	r3, r5
 8001648:	ddd2      	ble.n	80015f0 <_printf_common+0x3c>
 800164a:	0022      	movs	r2, r4
 800164c:	2301      	movs	r3, #1
 800164e:	9901      	ldr	r1, [sp, #4]
 8001650:	9800      	ldr	r0, [sp, #0]
 8001652:	9f08      	ldr	r7, [sp, #32]
 8001654:	3219      	adds	r2, #25
 8001656:	47b8      	blx	r7
 8001658:	3001      	adds	r0, #1
 800165a:	d1f0      	bne.n	800163e <_printf_common+0x8a>
 800165c:	2001      	movs	r0, #1
 800165e:	4240      	negs	r0, r0
 8001660:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001662:	2030      	movs	r0, #48	@ 0x30
 8001664:	18e1      	adds	r1, r4, r3
 8001666:	3143      	adds	r1, #67	@ 0x43
 8001668:	7008      	strb	r0, [r1, #0]
 800166a:	0021      	movs	r1, r4
 800166c:	1c5a      	adds	r2, r3, #1
 800166e:	3145      	adds	r1, #69	@ 0x45
 8001670:	7809      	ldrb	r1, [r1, #0]
 8001672:	18a2      	adds	r2, r4, r2
 8001674:	3243      	adds	r2, #67	@ 0x43
 8001676:	3302      	adds	r3, #2
 8001678:	7011      	strb	r1, [r2, #0]
 800167a:	e7c1      	b.n	8001600 <_printf_common+0x4c>
 800167c:	0022      	movs	r2, r4
 800167e:	2301      	movs	r3, #1
 8001680:	9901      	ldr	r1, [sp, #4]
 8001682:	9800      	ldr	r0, [sp, #0]
 8001684:	9f08      	ldr	r7, [sp, #32]
 8001686:	321a      	adds	r2, #26
 8001688:	47b8      	blx	r7
 800168a:	3001      	adds	r0, #1
 800168c:	d0e6      	beq.n	800165c <_printf_common+0xa8>
 800168e:	3601      	adds	r6, #1
 8001690:	e7d1      	b.n	8001636 <_printf_common+0x82>
	...

08001694 <_printf_i>:
 8001694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001696:	b08b      	sub	sp, #44	@ 0x2c
 8001698:	9206      	str	r2, [sp, #24]
 800169a:	000a      	movs	r2, r1
 800169c:	3243      	adds	r2, #67	@ 0x43
 800169e:	9307      	str	r3, [sp, #28]
 80016a0:	9005      	str	r0, [sp, #20]
 80016a2:	9203      	str	r2, [sp, #12]
 80016a4:	7e0a      	ldrb	r2, [r1, #24]
 80016a6:	000c      	movs	r4, r1
 80016a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80016aa:	2a78      	cmp	r2, #120	@ 0x78
 80016ac:	d809      	bhi.n	80016c2 <_printf_i+0x2e>
 80016ae:	2a62      	cmp	r2, #98	@ 0x62
 80016b0:	d80b      	bhi.n	80016ca <_printf_i+0x36>
 80016b2:	2a00      	cmp	r2, #0
 80016b4:	d100      	bne.n	80016b8 <_printf_i+0x24>
 80016b6:	e0bb      	b.n	8001830 <_printf_i+0x19c>
 80016b8:	497a      	ldr	r1, [pc, #488]	@ (80018a4 <_printf_i+0x210>)
 80016ba:	9104      	str	r1, [sp, #16]
 80016bc:	2a58      	cmp	r2, #88	@ 0x58
 80016be:	d100      	bne.n	80016c2 <_printf_i+0x2e>
 80016c0:	e08f      	b.n	80017e2 <_printf_i+0x14e>
 80016c2:	0025      	movs	r5, r4
 80016c4:	3542      	adds	r5, #66	@ 0x42
 80016c6:	702a      	strb	r2, [r5, #0]
 80016c8:	e022      	b.n	8001710 <_printf_i+0x7c>
 80016ca:	0010      	movs	r0, r2
 80016cc:	3863      	subs	r0, #99	@ 0x63
 80016ce:	2815      	cmp	r0, #21
 80016d0:	d8f7      	bhi.n	80016c2 <_printf_i+0x2e>
 80016d2:	f7fe fe6b 	bl	80003ac <__gnu_thumb1_case_shi>
 80016d6:	0016      	.short	0x0016
 80016d8:	fff6001f 	.word	0xfff6001f
 80016dc:	fff6fff6 	.word	0xfff6fff6
 80016e0:	001ffff6 	.word	0x001ffff6
 80016e4:	fff6fff6 	.word	0xfff6fff6
 80016e8:	fff6fff6 	.word	0xfff6fff6
 80016ec:	003600a0 	.word	0x003600a0
 80016f0:	fff6007f 	.word	0xfff6007f
 80016f4:	00b1fff6 	.word	0x00b1fff6
 80016f8:	0036fff6 	.word	0x0036fff6
 80016fc:	fff6fff6 	.word	0xfff6fff6
 8001700:	0083      	.short	0x0083
 8001702:	0025      	movs	r5, r4
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	3542      	adds	r5, #66	@ 0x42
 8001708:	1d11      	adds	r1, r2, #4
 800170a:	6019      	str	r1, [r3, #0]
 800170c:	6813      	ldr	r3, [r2, #0]
 800170e:	702b      	strb	r3, [r5, #0]
 8001710:	2301      	movs	r3, #1
 8001712:	e09f      	b.n	8001854 <_printf_i+0x1c0>
 8001714:	6818      	ldr	r0, [r3, #0]
 8001716:	6809      	ldr	r1, [r1, #0]
 8001718:	1d02      	adds	r2, r0, #4
 800171a:	060d      	lsls	r5, r1, #24
 800171c:	d50b      	bpl.n	8001736 <_printf_i+0xa2>
 800171e:	6806      	ldr	r6, [r0, #0]
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	2e00      	cmp	r6, #0
 8001724:	da03      	bge.n	800172e <_printf_i+0x9a>
 8001726:	232d      	movs	r3, #45	@ 0x2d
 8001728:	9a03      	ldr	r2, [sp, #12]
 800172a:	4276      	negs	r6, r6
 800172c:	7013      	strb	r3, [r2, #0]
 800172e:	4b5d      	ldr	r3, [pc, #372]	@ (80018a4 <_printf_i+0x210>)
 8001730:	270a      	movs	r7, #10
 8001732:	9304      	str	r3, [sp, #16]
 8001734:	e019      	b.n	800176a <_printf_i+0xd6>
 8001736:	6806      	ldr	r6, [r0, #0]
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	0649      	lsls	r1, r1, #25
 800173c:	d5f1      	bpl.n	8001722 <_printf_i+0x8e>
 800173e:	b236      	sxth	r6, r6
 8001740:	e7ef      	b.n	8001722 <_printf_i+0x8e>
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	6809      	ldr	r1, [r1, #0]
 8001746:	ca40      	ldmia	r2!, {r6}
 8001748:	0608      	lsls	r0, r1, #24
 800174a:	d402      	bmi.n	8001752 <_printf_i+0xbe>
 800174c:	0649      	lsls	r1, r1, #25
 800174e:	d500      	bpl.n	8001752 <_printf_i+0xbe>
 8001750:	b2b6      	uxth	r6, r6
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	7e23      	ldrb	r3, [r4, #24]
 8001756:	4a53      	ldr	r2, [pc, #332]	@ (80018a4 <_printf_i+0x210>)
 8001758:	270a      	movs	r7, #10
 800175a:	9204      	str	r2, [sp, #16]
 800175c:	2b6f      	cmp	r3, #111	@ 0x6f
 800175e:	d100      	bne.n	8001762 <_printf_i+0xce>
 8001760:	3f02      	subs	r7, #2
 8001762:	0023      	movs	r3, r4
 8001764:	2200      	movs	r2, #0
 8001766:	3343      	adds	r3, #67	@ 0x43
 8001768:	701a      	strb	r2, [r3, #0]
 800176a:	6863      	ldr	r3, [r4, #4]
 800176c:	60a3      	str	r3, [r4, #8]
 800176e:	2b00      	cmp	r3, #0
 8001770:	db06      	blt.n	8001780 <_printf_i+0xec>
 8001772:	2104      	movs	r1, #4
 8001774:	6822      	ldr	r2, [r4, #0]
 8001776:	9d03      	ldr	r5, [sp, #12]
 8001778:	438a      	bics	r2, r1
 800177a:	6022      	str	r2, [r4, #0]
 800177c:	4333      	orrs	r3, r6
 800177e:	d00c      	beq.n	800179a <_printf_i+0x106>
 8001780:	9d03      	ldr	r5, [sp, #12]
 8001782:	0030      	movs	r0, r6
 8001784:	0039      	movs	r1, r7
 8001786:	f7fe fd21 	bl	80001cc <__aeabi_uidivmod>
 800178a:	9b04      	ldr	r3, [sp, #16]
 800178c:	3d01      	subs	r5, #1
 800178e:	5c5b      	ldrb	r3, [r3, r1]
 8001790:	702b      	strb	r3, [r5, #0]
 8001792:	0033      	movs	r3, r6
 8001794:	0006      	movs	r6, r0
 8001796:	429f      	cmp	r7, r3
 8001798:	d9f3      	bls.n	8001782 <_printf_i+0xee>
 800179a:	2f08      	cmp	r7, #8
 800179c:	d109      	bne.n	80017b2 <_printf_i+0x11e>
 800179e:	6823      	ldr	r3, [r4, #0]
 80017a0:	07db      	lsls	r3, r3, #31
 80017a2:	d506      	bpl.n	80017b2 <_printf_i+0x11e>
 80017a4:	6862      	ldr	r2, [r4, #4]
 80017a6:	6923      	ldr	r3, [r4, #16]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	dc02      	bgt.n	80017b2 <_printf_i+0x11e>
 80017ac:	2330      	movs	r3, #48	@ 0x30
 80017ae:	3d01      	subs	r5, #1
 80017b0:	702b      	strb	r3, [r5, #0]
 80017b2:	9b03      	ldr	r3, [sp, #12]
 80017b4:	1b5b      	subs	r3, r3, r5
 80017b6:	6123      	str	r3, [r4, #16]
 80017b8:	9b07      	ldr	r3, [sp, #28]
 80017ba:	0021      	movs	r1, r4
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	9805      	ldr	r0, [sp, #20]
 80017c0:	9b06      	ldr	r3, [sp, #24]
 80017c2:	aa09      	add	r2, sp, #36	@ 0x24
 80017c4:	f7ff fef6 	bl	80015b4 <_printf_common>
 80017c8:	3001      	adds	r0, #1
 80017ca:	d148      	bne.n	800185e <_printf_i+0x1ca>
 80017cc:	2001      	movs	r0, #1
 80017ce:	4240      	negs	r0, r0
 80017d0:	b00b      	add	sp, #44	@ 0x2c
 80017d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017d4:	2220      	movs	r2, #32
 80017d6:	6809      	ldr	r1, [r1, #0]
 80017d8:	430a      	orrs	r2, r1
 80017da:	6022      	str	r2, [r4, #0]
 80017dc:	2278      	movs	r2, #120	@ 0x78
 80017de:	4932      	ldr	r1, [pc, #200]	@ (80018a8 <_printf_i+0x214>)
 80017e0:	9104      	str	r1, [sp, #16]
 80017e2:	0021      	movs	r1, r4
 80017e4:	3145      	adds	r1, #69	@ 0x45
 80017e6:	700a      	strb	r2, [r1, #0]
 80017e8:	6819      	ldr	r1, [r3, #0]
 80017ea:	6822      	ldr	r2, [r4, #0]
 80017ec:	c940      	ldmia	r1!, {r6}
 80017ee:	0610      	lsls	r0, r2, #24
 80017f0:	d402      	bmi.n	80017f8 <_printf_i+0x164>
 80017f2:	0650      	lsls	r0, r2, #25
 80017f4:	d500      	bpl.n	80017f8 <_printf_i+0x164>
 80017f6:	b2b6      	uxth	r6, r6
 80017f8:	6019      	str	r1, [r3, #0]
 80017fa:	07d3      	lsls	r3, r2, #31
 80017fc:	d502      	bpl.n	8001804 <_printf_i+0x170>
 80017fe:	2320      	movs	r3, #32
 8001800:	4313      	orrs	r3, r2
 8001802:	6023      	str	r3, [r4, #0]
 8001804:	2e00      	cmp	r6, #0
 8001806:	d001      	beq.n	800180c <_printf_i+0x178>
 8001808:	2710      	movs	r7, #16
 800180a:	e7aa      	b.n	8001762 <_printf_i+0xce>
 800180c:	2220      	movs	r2, #32
 800180e:	6823      	ldr	r3, [r4, #0]
 8001810:	4393      	bics	r3, r2
 8001812:	6023      	str	r3, [r4, #0]
 8001814:	e7f8      	b.n	8001808 <_printf_i+0x174>
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	680d      	ldr	r5, [r1, #0]
 800181a:	1d10      	adds	r0, r2, #4
 800181c:	6949      	ldr	r1, [r1, #20]
 800181e:	6018      	str	r0, [r3, #0]
 8001820:	6813      	ldr	r3, [r2, #0]
 8001822:	062e      	lsls	r6, r5, #24
 8001824:	d501      	bpl.n	800182a <_printf_i+0x196>
 8001826:	6019      	str	r1, [r3, #0]
 8001828:	e002      	b.n	8001830 <_printf_i+0x19c>
 800182a:	066d      	lsls	r5, r5, #25
 800182c:	d5fb      	bpl.n	8001826 <_printf_i+0x192>
 800182e:	8019      	strh	r1, [r3, #0]
 8001830:	2300      	movs	r3, #0
 8001832:	9d03      	ldr	r5, [sp, #12]
 8001834:	6123      	str	r3, [r4, #16]
 8001836:	e7bf      	b.n	80017b8 <_printf_i+0x124>
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	1d11      	adds	r1, r2, #4
 800183c:	6019      	str	r1, [r3, #0]
 800183e:	6815      	ldr	r5, [r2, #0]
 8001840:	2100      	movs	r1, #0
 8001842:	0028      	movs	r0, r5
 8001844:	6862      	ldr	r2, [r4, #4]
 8001846:	f000 fa1d 	bl	8001c84 <memchr>
 800184a:	2800      	cmp	r0, #0
 800184c:	d001      	beq.n	8001852 <_printf_i+0x1be>
 800184e:	1b40      	subs	r0, r0, r5
 8001850:	6060      	str	r0, [r4, #4]
 8001852:	6863      	ldr	r3, [r4, #4]
 8001854:	6123      	str	r3, [r4, #16]
 8001856:	2300      	movs	r3, #0
 8001858:	9a03      	ldr	r2, [sp, #12]
 800185a:	7013      	strb	r3, [r2, #0]
 800185c:	e7ac      	b.n	80017b8 <_printf_i+0x124>
 800185e:	002a      	movs	r2, r5
 8001860:	6923      	ldr	r3, [r4, #16]
 8001862:	9906      	ldr	r1, [sp, #24]
 8001864:	9805      	ldr	r0, [sp, #20]
 8001866:	9d07      	ldr	r5, [sp, #28]
 8001868:	47a8      	blx	r5
 800186a:	3001      	adds	r0, #1
 800186c:	d0ae      	beq.n	80017cc <_printf_i+0x138>
 800186e:	6823      	ldr	r3, [r4, #0]
 8001870:	079b      	lsls	r3, r3, #30
 8001872:	d415      	bmi.n	80018a0 <_printf_i+0x20c>
 8001874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001876:	68e0      	ldr	r0, [r4, #12]
 8001878:	4298      	cmp	r0, r3
 800187a:	daa9      	bge.n	80017d0 <_printf_i+0x13c>
 800187c:	0018      	movs	r0, r3
 800187e:	e7a7      	b.n	80017d0 <_printf_i+0x13c>
 8001880:	0022      	movs	r2, r4
 8001882:	2301      	movs	r3, #1
 8001884:	9906      	ldr	r1, [sp, #24]
 8001886:	9805      	ldr	r0, [sp, #20]
 8001888:	9e07      	ldr	r6, [sp, #28]
 800188a:	3219      	adds	r2, #25
 800188c:	47b0      	blx	r6
 800188e:	3001      	adds	r0, #1
 8001890:	d09c      	beq.n	80017cc <_printf_i+0x138>
 8001892:	3501      	adds	r5, #1
 8001894:	68e3      	ldr	r3, [r4, #12]
 8001896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001898:	1a9b      	subs	r3, r3, r2
 800189a:	42ab      	cmp	r3, r5
 800189c:	dcf0      	bgt.n	8001880 <_printf_i+0x1ec>
 800189e:	e7e9      	b.n	8001874 <_printf_i+0x1e0>
 80018a0:	2500      	movs	r5, #0
 80018a2:	e7f7      	b.n	8001894 <_printf_i+0x200>
 80018a4:	08001d81 	.word	0x08001d81
 80018a8:	08001d92 	.word	0x08001d92

080018ac <__sflush_r>:
 80018ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80018ae:	220c      	movs	r2, #12
 80018b0:	5e8b      	ldrsh	r3, [r1, r2]
 80018b2:	0005      	movs	r5, r0
 80018b4:	000c      	movs	r4, r1
 80018b6:	071a      	lsls	r2, r3, #28
 80018b8:	d45a      	bmi.n	8001970 <__sflush_r+0xc4>
 80018ba:	684a      	ldr	r2, [r1, #4]
 80018bc:	2a00      	cmp	r2, #0
 80018be:	dc02      	bgt.n	80018c6 <__sflush_r+0x1a>
 80018c0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80018c2:	2a00      	cmp	r2, #0
 80018c4:	dd4f      	ble.n	8001966 <__sflush_r+0xba>
 80018c6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80018c8:	2f00      	cmp	r7, #0
 80018ca:	d04c      	beq.n	8001966 <__sflush_r+0xba>
 80018cc:	2200      	movs	r2, #0
 80018ce:	2180      	movs	r1, #128	@ 0x80
 80018d0:	682e      	ldr	r6, [r5, #0]
 80018d2:	602a      	str	r2, [r5, #0]
 80018d4:	001a      	movs	r2, r3
 80018d6:	0149      	lsls	r1, r1, #5
 80018d8:	400a      	ands	r2, r1
 80018da:	420b      	tst	r3, r1
 80018dc:	d034      	beq.n	8001948 <__sflush_r+0x9c>
 80018de:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80018e0:	89a3      	ldrh	r3, [r4, #12]
 80018e2:	075b      	lsls	r3, r3, #29
 80018e4:	d506      	bpl.n	80018f4 <__sflush_r+0x48>
 80018e6:	6863      	ldr	r3, [r4, #4]
 80018e8:	1ad2      	subs	r2, r2, r3
 80018ea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <__sflush_r+0x48>
 80018f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018f2:	1ad2      	subs	r2, r2, r3
 80018f4:	2300      	movs	r3, #0
 80018f6:	0028      	movs	r0, r5
 80018f8:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80018fa:	6a21      	ldr	r1, [r4, #32]
 80018fc:	47b8      	blx	r7
 80018fe:	230c      	movs	r3, #12
 8001900:	5ee2      	ldrsh	r2, [r4, r3]
 8001902:	1c43      	adds	r3, r0, #1
 8001904:	d106      	bne.n	8001914 <__sflush_r+0x68>
 8001906:	6829      	ldr	r1, [r5, #0]
 8001908:	291d      	cmp	r1, #29
 800190a:	d82e      	bhi.n	800196a <__sflush_r+0xbe>
 800190c:	4b2b      	ldr	r3, [pc, #172]	@ (80019bc <__sflush_r+0x110>)
 800190e:	40cb      	lsrs	r3, r1
 8001910:	07db      	lsls	r3, r3, #31
 8001912:	d52a      	bpl.n	800196a <__sflush_r+0xbe>
 8001914:	2300      	movs	r3, #0
 8001916:	6063      	str	r3, [r4, #4]
 8001918:	6923      	ldr	r3, [r4, #16]
 800191a:	6023      	str	r3, [r4, #0]
 800191c:	04d2      	lsls	r2, r2, #19
 800191e:	d505      	bpl.n	800192c <__sflush_r+0x80>
 8001920:	1c43      	adds	r3, r0, #1
 8001922:	d102      	bne.n	800192a <__sflush_r+0x7e>
 8001924:	682b      	ldr	r3, [r5, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d100      	bne.n	800192c <__sflush_r+0x80>
 800192a:	6560      	str	r0, [r4, #84]	@ 0x54
 800192c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800192e:	602e      	str	r6, [r5, #0]
 8001930:	2900      	cmp	r1, #0
 8001932:	d018      	beq.n	8001966 <__sflush_r+0xba>
 8001934:	0023      	movs	r3, r4
 8001936:	3344      	adds	r3, #68	@ 0x44
 8001938:	4299      	cmp	r1, r3
 800193a:	d002      	beq.n	8001942 <__sflush_r+0x96>
 800193c:	0028      	movs	r0, r5
 800193e:	f7ff fbf3 	bl	8001128 <_free_r>
 8001942:	2300      	movs	r3, #0
 8001944:	6363      	str	r3, [r4, #52]	@ 0x34
 8001946:	e00e      	b.n	8001966 <__sflush_r+0xba>
 8001948:	2301      	movs	r3, #1
 800194a:	0028      	movs	r0, r5
 800194c:	6a21      	ldr	r1, [r4, #32]
 800194e:	47b8      	blx	r7
 8001950:	0002      	movs	r2, r0
 8001952:	1c43      	adds	r3, r0, #1
 8001954:	d1c4      	bne.n	80018e0 <__sflush_r+0x34>
 8001956:	682b      	ldr	r3, [r5, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0c1      	beq.n	80018e0 <__sflush_r+0x34>
 800195c:	2b1d      	cmp	r3, #29
 800195e:	d001      	beq.n	8001964 <__sflush_r+0xb8>
 8001960:	2b16      	cmp	r3, #22
 8001962:	d11d      	bne.n	80019a0 <__sflush_r+0xf4>
 8001964:	602e      	str	r6, [r5, #0]
 8001966:	2000      	movs	r0, #0
 8001968:	e021      	b.n	80019ae <__sflush_r+0x102>
 800196a:	2340      	movs	r3, #64	@ 0x40
 800196c:	4313      	orrs	r3, r2
 800196e:	e01b      	b.n	80019a8 <__sflush_r+0xfc>
 8001970:	690e      	ldr	r6, [r1, #16]
 8001972:	2e00      	cmp	r6, #0
 8001974:	d0f7      	beq.n	8001966 <__sflush_r+0xba>
 8001976:	680f      	ldr	r7, [r1, #0]
 8001978:	600e      	str	r6, [r1, #0]
 800197a:	1bba      	subs	r2, r7, r6
 800197c:	9201      	str	r2, [sp, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	079b      	lsls	r3, r3, #30
 8001982:	d100      	bne.n	8001986 <__sflush_r+0xda>
 8001984:	694a      	ldr	r2, [r1, #20]
 8001986:	60a2      	str	r2, [r4, #8]
 8001988:	9b01      	ldr	r3, [sp, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	ddeb      	ble.n	8001966 <__sflush_r+0xba>
 800198e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001990:	0032      	movs	r2, r6
 8001992:	001f      	movs	r7, r3
 8001994:	0028      	movs	r0, r5
 8001996:	9b01      	ldr	r3, [sp, #4]
 8001998:	6a21      	ldr	r1, [r4, #32]
 800199a:	47b8      	blx	r7
 800199c:	2800      	cmp	r0, #0
 800199e:	dc07      	bgt.n	80019b0 <__sflush_r+0x104>
 80019a0:	2340      	movs	r3, #64	@ 0x40
 80019a2:	89a2      	ldrh	r2, [r4, #12]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	b21b      	sxth	r3, r3
 80019a8:	2001      	movs	r0, #1
 80019aa:	81a3      	strh	r3, [r4, #12]
 80019ac:	4240      	negs	r0, r0
 80019ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80019b0:	9b01      	ldr	r3, [sp, #4]
 80019b2:	1836      	adds	r6, r6, r0
 80019b4:	1a1b      	subs	r3, r3, r0
 80019b6:	9301      	str	r3, [sp, #4]
 80019b8:	e7e6      	b.n	8001988 <__sflush_r+0xdc>
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	20400001 	.word	0x20400001

080019c0 <_fflush_r>:
 80019c0:	690b      	ldr	r3, [r1, #16]
 80019c2:	b570      	push	{r4, r5, r6, lr}
 80019c4:	0005      	movs	r5, r0
 80019c6:	000c      	movs	r4, r1
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d102      	bne.n	80019d2 <_fflush_r+0x12>
 80019cc:	2500      	movs	r5, #0
 80019ce:	0028      	movs	r0, r5
 80019d0:	bd70      	pop	{r4, r5, r6, pc}
 80019d2:	2800      	cmp	r0, #0
 80019d4:	d004      	beq.n	80019e0 <_fflush_r+0x20>
 80019d6:	6a03      	ldr	r3, [r0, #32]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <_fflush_r+0x20>
 80019dc:	f7ff f9e0 	bl	8000da0 <__sinit>
 80019e0:	220c      	movs	r2, #12
 80019e2:	5ea3      	ldrsh	r3, [r4, r2]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f1      	beq.n	80019cc <_fflush_r+0xc>
 80019e8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80019ea:	07d2      	lsls	r2, r2, #31
 80019ec:	d404      	bmi.n	80019f8 <_fflush_r+0x38>
 80019ee:	059b      	lsls	r3, r3, #22
 80019f0:	d402      	bmi.n	80019f8 <_fflush_r+0x38>
 80019f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80019f4:	f7ff fb95 	bl	8001122 <__retarget_lock_acquire_recursive>
 80019f8:	0028      	movs	r0, r5
 80019fa:	0021      	movs	r1, r4
 80019fc:	f7ff ff56 	bl	80018ac <__sflush_r>
 8001a00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001a02:	0005      	movs	r5, r0
 8001a04:	07db      	lsls	r3, r3, #31
 8001a06:	d4e2      	bmi.n	80019ce <_fflush_r+0xe>
 8001a08:	89a3      	ldrh	r3, [r4, #12]
 8001a0a:	059b      	lsls	r3, r3, #22
 8001a0c:	d4df      	bmi.n	80019ce <_fflush_r+0xe>
 8001a0e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a10:	f7ff fb88 	bl	8001124 <__retarget_lock_release_recursive>
 8001a14:	e7db      	b.n	80019ce <_fflush_r+0xe>
	...

08001a18 <__swhatbuf_r>:
 8001a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a1a:	000e      	movs	r6, r1
 8001a1c:	001d      	movs	r5, r3
 8001a1e:	230e      	movs	r3, #14
 8001a20:	5ec9      	ldrsh	r1, [r1, r3]
 8001a22:	0014      	movs	r4, r2
 8001a24:	b097      	sub	sp, #92	@ 0x5c
 8001a26:	2900      	cmp	r1, #0
 8001a28:	da0c      	bge.n	8001a44 <__swhatbuf_r+0x2c>
 8001a2a:	89b2      	ldrh	r2, [r6, #12]
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	0011      	movs	r1, r2
 8001a30:	4019      	ands	r1, r3
 8001a32:	421a      	tst	r2, r3
 8001a34:	d114      	bne.n	8001a60 <__swhatbuf_r+0x48>
 8001a36:	2380      	movs	r3, #128	@ 0x80
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	6029      	str	r1, [r5, #0]
 8001a3e:	6023      	str	r3, [r4, #0]
 8001a40:	b017      	add	sp, #92	@ 0x5c
 8001a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a44:	466a      	mov	r2, sp
 8001a46:	f000 f8e7 	bl	8001c18 <_fstat_r>
 8001a4a:	2800      	cmp	r0, #0
 8001a4c:	dbed      	blt.n	8001a2a <__swhatbuf_r+0x12>
 8001a4e:	23f0      	movs	r3, #240	@ 0xf0
 8001a50:	9901      	ldr	r1, [sp, #4]
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	4019      	ands	r1, r3
 8001a56:	4b04      	ldr	r3, [pc, #16]	@ (8001a68 <__swhatbuf_r+0x50>)
 8001a58:	18c9      	adds	r1, r1, r3
 8001a5a:	424b      	negs	r3, r1
 8001a5c:	4159      	adcs	r1, r3
 8001a5e:	e7ea      	b.n	8001a36 <__swhatbuf_r+0x1e>
 8001a60:	2100      	movs	r1, #0
 8001a62:	2340      	movs	r3, #64	@ 0x40
 8001a64:	e7e9      	b.n	8001a3a <__swhatbuf_r+0x22>
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	ffffe000 	.word	0xffffe000

08001a6c <__smakebuf_r>:
 8001a6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001a6e:	2602      	movs	r6, #2
 8001a70:	898b      	ldrh	r3, [r1, #12]
 8001a72:	0005      	movs	r5, r0
 8001a74:	000c      	movs	r4, r1
 8001a76:	4233      	tst	r3, r6
 8001a78:	d006      	beq.n	8001a88 <__smakebuf_r+0x1c>
 8001a7a:	0023      	movs	r3, r4
 8001a7c:	3347      	adds	r3, #71	@ 0x47
 8001a7e:	6023      	str	r3, [r4, #0]
 8001a80:	6123      	str	r3, [r4, #16]
 8001a82:	2301      	movs	r3, #1
 8001a84:	6163      	str	r3, [r4, #20]
 8001a86:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001a88:	466a      	mov	r2, sp
 8001a8a:	ab01      	add	r3, sp, #4
 8001a8c:	f7ff ffc4 	bl	8001a18 <__swhatbuf_r>
 8001a90:	9f00      	ldr	r7, [sp, #0]
 8001a92:	0028      	movs	r0, r5
 8001a94:	0039      	movs	r1, r7
 8001a96:	f7ff fbbd 	bl	8001214 <_malloc_r>
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	5ea3      	ldrsh	r3, [r4, r2]
 8001a9e:	2800      	cmp	r0, #0
 8001aa0:	d106      	bne.n	8001ab0 <__smakebuf_r+0x44>
 8001aa2:	059a      	lsls	r2, r3, #22
 8001aa4:	d4ef      	bmi.n	8001a86 <__smakebuf_r+0x1a>
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	4393      	bics	r3, r2
 8001aaa:	431e      	orrs	r6, r3
 8001aac:	81a6      	strh	r6, [r4, #12]
 8001aae:	e7e4      	b.n	8001a7a <__smakebuf_r+0xe>
 8001ab0:	2280      	movs	r2, #128	@ 0x80
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	81a3      	strh	r3, [r4, #12]
 8001ab6:	9b01      	ldr	r3, [sp, #4]
 8001ab8:	6020      	str	r0, [r4, #0]
 8001aba:	6120      	str	r0, [r4, #16]
 8001abc:	6167      	str	r7, [r4, #20]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d0e1      	beq.n	8001a86 <__smakebuf_r+0x1a>
 8001ac2:	0028      	movs	r0, r5
 8001ac4:	230e      	movs	r3, #14
 8001ac6:	5ee1      	ldrsh	r1, [r4, r3]
 8001ac8:	f000 f8b8 	bl	8001c3c <_isatty_r>
 8001acc:	2800      	cmp	r0, #0
 8001ace:	d0da      	beq.n	8001a86 <__smakebuf_r+0x1a>
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	89a2      	ldrh	r2, [r4, #12]
 8001ad4:	439a      	bics	r2, r3
 8001ad6:	3b02      	subs	r3, #2
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	81a3      	strh	r3, [r4, #12]
 8001adc:	e7d3      	b.n	8001a86 <__smakebuf_r+0x1a>

08001ade <__swbuf_r>:
 8001ade:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ae0:	0006      	movs	r6, r0
 8001ae2:	000d      	movs	r5, r1
 8001ae4:	0014      	movs	r4, r2
 8001ae6:	2800      	cmp	r0, #0
 8001ae8:	d004      	beq.n	8001af4 <__swbuf_r+0x16>
 8001aea:	6a03      	ldr	r3, [r0, #32]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d101      	bne.n	8001af4 <__swbuf_r+0x16>
 8001af0:	f7ff f956 	bl	8000da0 <__sinit>
 8001af4:	69a3      	ldr	r3, [r4, #24]
 8001af6:	60a3      	str	r3, [r4, #8]
 8001af8:	89a3      	ldrh	r3, [r4, #12]
 8001afa:	071b      	lsls	r3, r3, #28
 8001afc:	d502      	bpl.n	8001b04 <__swbuf_r+0x26>
 8001afe:	6923      	ldr	r3, [r4, #16]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d109      	bne.n	8001b18 <__swbuf_r+0x3a>
 8001b04:	0021      	movs	r1, r4
 8001b06:	0030      	movs	r0, r6
 8001b08:	f000 f82c 	bl	8001b64 <__swsetup_r>
 8001b0c:	2800      	cmp	r0, #0
 8001b0e:	d003      	beq.n	8001b18 <__swbuf_r+0x3a>
 8001b10:	2501      	movs	r5, #1
 8001b12:	426d      	negs	r5, r5
 8001b14:	0028      	movs	r0, r5
 8001b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b18:	6923      	ldr	r3, [r4, #16]
 8001b1a:	6820      	ldr	r0, [r4, #0]
 8001b1c:	b2ef      	uxtb	r7, r5
 8001b1e:	1ac0      	subs	r0, r0, r3
 8001b20:	6963      	ldr	r3, [r4, #20]
 8001b22:	b2ed      	uxtb	r5, r5
 8001b24:	4283      	cmp	r3, r0
 8001b26:	dc05      	bgt.n	8001b34 <__swbuf_r+0x56>
 8001b28:	0021      	movs	r1, r4
 8001b2a:	0030      	movs	r0, r6
 8001b2c:	f7ff ff48 	bl	80019c0 <_fflush_r>
 8001b30:	2800      	cmp	r0, #0
 8001b32:	d1ed      	bne.n	8001b10 <__swbuf_r+0x32>
 8001b34:	68a3      	ldr	r3, [r4, #8]
 8001b36:	3001      	adds	r0, #1
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	60a3      	str	r3, [r4, #8]
 8001b3c:	6823      	ldr	r3, [r4, #0]
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	6022      	str	r2, [r4, #0]
 8001b42:	701f      	strb	r7, [r3, #0]
 8001b44:	6963      	ldr	r3, [r4, #20]
 8001b46:	4283      	cmp	r3, r0
 8001b48:	d004      	beq.n	8001b54 <__swbuf_r+0x76>
 8001b4a:	89a3      	ldrh	r3, [r4, #12]
 8001b4c:	07db      	lsls	r3, r3, #31
 8001b4e:	d5e1      	bpl.n	8001b14 <__swbuf_r+0x36>
 8001b50:	2d0a      	cmp	r5, #10
 8001b52:	d1df      	bne.n	8001b14 <__swbuf_r+0x36>
 8001b54:	0021      	movs	r1, r4
 8001b56:	0030      	movs	r0, r6
 8001b58:	f7ff ff32 	bl	80019c0 <_fflush_r>
 8001b5c:	2800      	cmp	r0, #0
 8001b5e:	d0d9      	beq.n	8001b14 <__swbuf_r+0x36>
 8001b60:	e7d6      	b.n	8001b10 <__swbuf_r+0x32>
	...

08001b64 <__swsetup_r>:
 8001b64:	4b2b      	ldr	r3, [pc, #172]	@ (8001c14 <__swsetup_r+0xb0>)
 8001b66:	b570      	push	{r4, r5, r6, lr}
 8001b68:	0005      	movs	r5, r0
 8001b6a:	6818      	ldr	r0, [r3, #0]
 8001b6c:	000c      	movs	r4, r1
 8001b6e:	2800      	cmp	r0, #0
 8001b70:	d004      	beq.n	8001b7c <__swsetup_r+0x18>
 8001b72:	6a03      	ldr	r3, [r0, #32]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <__swsetup_r+0x18>
 8001b78:	f7ff f912 	bl	8000da0 <__sinit>
 8001b7c:	220c      	movs	r2, #12
 8001b7e:	5ea3      	ldrsh	r3, [r4, r2]
 8001b80:	071a      	lsls	r2, r3, #28
 8001b82:	d422      	bmi.n	8001bca <__swsetup_r+0x66>
 8001b84:	06da      	lsls	r2, r3, #27
 8001b86:	d407      	bmi.n	8001b98 <__swsetup_r+0x34>
 8001b88:	2209      	movs	r2, #9
 8001b8a:	602a      	str	r2, [r5, #0]
 8001b8c:	3237      	adds	r2, #55	@ 0x37
 8001b8e:	2001      	movs	r0, #1
 8001b90:	4313      	orrs	r3, r2
 8001b92:	81a3      	strh	r3, [r4, #12]
 8001b94:	4240      	negs	r0, r0
 8001b96:	bd70      	pop	{r4, r5, r6, pc}
 8001b98:	075a      	lsls	r2, r3, #29
 8001b9a:	d513      	bpl.n	8001bc4 <__swsetup_r+0x60>
 8001b9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001b9e:	2900      	cmp	r1, #0
 8001ba0:	d008      	beq.n	8001bb4 <__swsetup_r+0x50>
 8001ba2:	0023      	movs	r3, r4
 8001ba4:	3344      	adds	r3, #68	@ 0x44
 8001ba6:	4299      	cmp	r1, r3
 8001ba8:	d002      	beq.n	8001bb0 <__swsetup_r+0x4c>
 8001baa:	0028      	movs	r0, r5
 8001bac:	f7ff fabc 	bl	8001128 <_free_r>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	6363      	str	r3, [r4, #52]	@ 0x34
 8001bb4:	2224      	movs	r2, #36	@ 0x24
 8001bb6:	89a3      	ldrh	r3, [r4, #12]
 8001bb8:	4393      	bics	r3, r2
 8001bba:	2200      	movs	r2, #0
 8001bbc:	6062      	str	r2, [r4, #4]
 8001bbe:	6922      	ldr	r2, [r4, #16]
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	6022      	str	r2, [r4, #0]
 8001bc4:	2208      	movs	r2, #8
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	81a3      	strh	r3, [r4, #12]
 8001bca:	6922      	ldr	r2, [r4, #16]
 8001bcc:	2a00      	cmp	r2, #0
 8001bce:	d107      	bne.n	8001be0 <__swsetup_r+0x7c>
 8001bd0:	059a      	lsls	r2, r3, #22
 8001bd2:	d501      	bpl.n	8001bd8 <__swsetup_r+0x74>
 8001bd4:	061b      	lsls	r3, r3, #24
 8001bd6:	d503      	bpl.n	8001be0 <__swsetup_r+0x7c>
 8001bd8:	0021      	movs	r1, r4
 8001bda:	0028      	movs	r0, r5
 8001bdc:	f7ff ff46 	bl	8001a6c <__smakebuf_r>
 8001be0:	230c      	movs	r3, #12
 8001be2:	5ee2      	ldrsh	r2, [r4, r3]
 8001be4:	2101      	movs	r1, #1
 8001be6:	0013      	movs	r3, r2
 8001be8:	400b      	ands	r3, r1
 8001bea:	420a      	tst	r2, r1
 8001bec:	d00c      	beq.n	8001c08 <__swsetup_r+0xa4>
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60a3      	str	r3, [r4, #8]
 8001bf2:	6963      	ldr	r3, [r4, #20]
 8001bf4:	425b      	negs	r3, r3
 8001bf6:	61a3      	str	r3, [r4, #24]
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	6923      	ldr	r3, [r4, #16]
 8001bfc:	4283      	cmp	r3, r0
 8001bfe:	d1ca      	bne.n	8001b96 <__swsetup_r+0x32>
 8001c00:	0613      	lsls	r3, r2, #24
 8001c02:	d5c8      	bpl.n	8001b96 <__swsetup_r+0x32>
 8001c04:	2340      	movs	r3, #64	@ 0x40
 8001c06:	e7c2      	b.n	8001b8e <__swsetup_r+0x2a>
 8001c08:	0791      	lsls	r1, r2, #30
 8001c0a:	d400      	bmi.n	8001c0e <__swsetup_r+0xaa>
 8001c0c:	6963      	ldr	r3, [r4, #20]
 8001c0e:	60a3      	str	r3, [r4, #8]
 8001c10:	e7f2      	b.n	8001bf8 <__swsetup_r+0x94>
 8001c12:	46c0      	nop			@ (mov r8, r8)
 8001c14:	20000018 	.word	0x20000018

08001c18 <_fstat_r>:
 8001c18:	2300      	movs	r3, #0
 8001c1a:	b570      	push	{r4, r5, r6, lr}
 8001c1c:	4d06      	ldr	r5, [pc, #24]	@ (8001c38 <_fstat_r+0x20>)
 8001c1e:	0004      	movs	r4, r0
 8001c20:	0008      	movs	r0, r1
 8001c22:	0011      	movs	r1, r2
 8001c24:	602b      	str	r3, [r5, #0]
 8001c26:	f000 f841 	bl	8001cac <_fstat>
 8001c2a:	1c43      	adds	r3, r0, #1
 8001c2c:	d103      	bne.n	8001c36 <_fstat_r+0x1e>
 8001c2e:	682b      	ldr	r3, [r5, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d000      	beq.n	8001c36 <_fstat_r+0x1e>
 8001c34:	6023      	str	r3, [r4, #0]
 8001c36:	bd70      	pop	{r4, r5, r6, pc}
 8001c38:	200001c8 	.word	0x200001c8

08001c3c <_isatty_r>:
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	b570      	push	{r4, r5, r6, lr}
 8001c40:	4d06      	ldr	r5, [pc, #24]	@ (8001c5c <_isatty_r+0x20>)
 8001c42:	0004      	movs	r4, r0
 8001c44:	0008      	movs	r0, r1
 8001c46:	602b      	str	r3, [r5, #0]
 8001c48:	f000 f838 	bl	8001cbc <_isatty>
 8001c4c:	1c43      	adds	r3, r0, #1
 8001c4e:	d103      	bne.n	8001c58 <_isatty_r+0x1c>
 8001c50:	682b      	ldr	r3, [r5, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d000      	beq.n	8001c58 <_isatty_r+0x1c>
 8001c56:	6023      	str	r3, [r4, #0]
 8001c58:	bd70      	pop	{r4, r5, r6, pc}
 8001c5a:	46c0      	nop			@ (mov r8, r8)
 8001c5c:	200001c8 	.word	0x200001c8

08001c60 <_sbrk_r>:
 8001c60:	2300      	movs	r3, #0
 8001c62:	b570      	push	{r4, r5, r6, lr}
 8001c64:	4d06      	ldr	r5, [pc, #24]	@ (8001c80 <_sbrk_r+0x20>)
 8001c66:	0004      	movs	r4, r0
 8001c68:	0008      	movs	r0, r1
 8001c6a:	602b      	str	r3, [r5, #0]
 8001c6c:	f000 f83e 	bl	8001cec <_sbrk>
 8001c70:	1c43      	adds	r3, r0, #1
 8001c72:	d103      	bne.n	8001c7c <_sbrk_r+0x1c>
 8001c74:	682b      	ldr	r3, [r5, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d000      	beq.n	8001c7c <_sbrk_r+0x1c>
 8001c7a:	6023      	str	r3, [r4, #0]
 8001c7c:	bd70      	pop	{r4, r5, r6, pc}
 8001c7e:	46c0      	nop			@ (mov r8, r8)
 8001c80:	200001c8 	.word	0x200001c8

08001c84 <memchr>:
 8001c84:	b2c9      	uxtb	r1, r1
 8001c86:	1882      	adds	r2, r0, r2
 8001c88:	4290      	cmp	r0, r2
 8001c8a:	d101      	bne.n	8001c90 <memchr+0xc>
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	4770      	bx	lr
 8001c90:	7803      	ldrb	r3, [r0, #0]
 8001c92:	428b      	cmp	r3, r1
 8001c94:	d0fb      	beq.n	8001c8e <memchr+0xa>
 8001c96:	3001      	adds	r0, #1
 8001c98:	e7f6      	b.n	8001c88 <memchr+0x4>
	...

08001c9c <_close>:
 8001c9c:	2258      	movs	r2, #88	@ 0x58
 8001c9e:	2001      	movs	r0, #1
 8001ca0:	4b01      	ldr	r3, [pc, #4]	@ (8001ca8 <_close+0xc>)
 8001ca2:	4240      	negs	r0, r0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	4770      	bx	lr
 8001ca8:	200001c8 	.word	0x200001c8

08001cac <_fstat>:
 8001cac:	2258      	movs	r2, #88	@ 0x58
 8001cae:	2001      	movs	r0, #1
 8001cb0:	4b01      	ldr	r3, [pc, #4]	@ (8001cb8 <_fstat+0xc>)
 8001cb2:	4240      	negs	r0, r0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	4770      	bx	lr
 8001cb8:	200001c8 	.word	0x200001c8

08001cbc <_isatty>:
 8001cbc:	2258      	movs	r2, #88	@ 0x58
 8001cbe:	4b02      	ldr	r3, [pc, #8]	@ (8001cc8 <_isatty+0xc>)
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	4770      	bx	lr
 8001cc6:	46c0      	nop			@ (mov r8, r8)
 8001cc8:	200001c8 	.word	0x200001c8

08001ccc <_lseek>:
 8001ccc:	2258      	movs	r2, #88	@ 0x58
 8001cce:	2001      	movs	r0, #1
 8001cd0:	4b01      	ldr	r3, [pc, #4]	@ (8001cd8 <_lseek+0xc>)
 8001cd2:	4240      	negs	r0, r0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	4770      	bx	lr
 8001cd8:	200001c8 	.word	0x200001c8

08001cdc <_read>:
 8001cdc:	2258      	movs	r2, #88	@ 0x58
 8001cde:	2001      	movs	r0, #1
 8001ce0:	4b01      	ldr	r3, [pc, #4]	@ (8001ce8 <_read+0xc>)
 8001ce2:	4240      	negs	r0, r0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	4770      	bx	lr
 8001ce8:	200001c8 	.word	0x200001c8

08001cec <_sbrk>:
 8001cec:	4a04      	ldr	r2, [pc, #16]	@ (8001d00 <_sbrk+0x14>)
 8001cee:	0003      	movs	r3, r0
 8001cf0:	6810      	ldr	r0, [r2, #0]
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	d002      	beq.n	8001cfc <_sbrk+0x10>
 8001cf6:	18c3      	adds	r3, r0, r3
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	4770      	bx	lr
 8001cfc:	4801      	ldr	r0, [pc, #4]	@ (8001d04 <_sbrk+0x18>)
 8001cfe:	e7fa      	b.n	8001cf6 <_sbrk+0xa>
 8001d00:	200001d8 	.word	0x200001d8
 8001d04:	200001e0 	.word	0x200001e0

08001d08 <_init>:
 8001d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0a:	46c0      	nop			@ (mov r8, r8)
 8001d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d0e:	bc08      	pop	{r3}
 8001d10:	469e      	mov	lr, r3
 8001d12:	4770      	bx	lr

08001d14 <_fini>:
 8001d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d16:	46c0      	nop			@ (mov r8, r8)
 8001d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d1a:	bc08      	pop	{r3}
 8001d1c:	469e      	mov	lr, r3
 8001d1e:	4770      	bx	lr
