{
    "Function": "encode_pcie_lane_width",
    "astEdges": [
        [
            0,
            2
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ]
    ],
    "candidateNodeList": [],
    "cfgEdges": [],
    "ddgEdges": [],
    "ncsEdges": [
        [
            1,
            2
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "METHOD_RETURN",
        "3": "BLOCK"
    }
}