
basis_uebung.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003978  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000042  00802000  00003978  00003a0c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001a5  00802042  00802042  00003a4e  2**0
                  ALLOC
  3 .stab         000077a0  00000000  00000000  00003a50  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000101ac  00000000  00000000  0000b1f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000e0  00000000  00000000  0001b3a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000062e  00000000  00000000  0001b480  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000008c  00000000  00000000  0001baae  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000042c  00000000  00000000  0001bb3a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 22 01 	jmp	0x244	; 0x244 <__ctors_end>
       4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
       8:	0c 94 63 0a 	jmp	0x14c6	; 0x14c6 <__vector_2>
       c:	0c 94 9d 0a 	jmp	0x153a	; 0x153a <__vector_3>
      10:	0c 94 8f 0d 	jmp	0x1b1e	; 0x1b1e <__vector_4>
      14:	0c 94 c9 0d 	jmp	0x1b92	; 0x1b92 <__vector_5>
      18:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      1c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      20:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      24:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      28:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      2c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      30:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      34:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      38:	0c 94 da 1b 	jmp	0x37b4	; 0x37b4 <__vector_14>
      3c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      40:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      44:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      48:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      4c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      50:	0c 94 e8 1b 	jmp	0x37d0	; 0x37d0 <__vector_20>
      54:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      58:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      5c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      60:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      64:	0c 94 86 13 	jmp	0x270c	; 0x270c <__vector_25>
      68:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      6c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      70:	0c 94 b7 13 	jmp	0x276e	; 0x276e <__vector_28>
      74:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      78:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      7c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      80:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      84:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      88:	0c 94 ef 09 	jmp	0x13de	; 0x13de <__vector_34>
      8c:	0c 94 29 0a 	jmp	0x1452	; 0x1452 <__vector_35>
      90:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      94:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      98:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      9c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      a0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      a4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      a8:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      ac:	0c 94 d7 0a 	jmp	0x15ae	; 0x15ae <__vector_43>
      b0:	0c 94 11 0b 	jmp	0x1622	; 0x1622 <__vector_44>
      b4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      b8:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      bc:	0c 94 3b 0f 	jmp	0x1e76	; 0x1e76 <__vector_47>
      c0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      c4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      c8:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      cc:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      d0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      d4:	0c 94 70 0f 	jmp	0x1ee0	; 0x1ee0 <__vector_53>
      d8:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      dc:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      e0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      e4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      e8:	0c 94 4a 14 	jmp	0x2894	; 0x2894 <__vector_58>
      ec:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      f0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      f4:	0c 94 7b 14 	jmp	0x28f6	; 0x28f6 <__vector_61>
      f8:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
      fc:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     100:	0c 94 20 18 	jmp	0x3040	; 0x3040 <__vector_64>
     104:	0c 94 88 1b 	jmp	0x3710	; 0x3710 <__vector_65>
     108:	0c 94 7b 09 	jmp	0x12f6	; 0x12f6 <__vector_66>
     10c:	0c 94 b5 09 	jmp	0x136a	; 0x136a <__vector_67>
     110:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     114:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     118:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     11c:	0c 94 8f 16 	jmp	0x2d1e	; 0x2d1e <__vector_71>
     120:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     124:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     128:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     12c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     130:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     134:	0c 94 d1 0e 	jmp	0x1da2	; 0x1da2 <__vector_77>
     138:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     13c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     140:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     144:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     148:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     14c:	0c 94 06 0f 	jmp	0x1e0c	; 0x1e0c <__vector_83>
     150:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     154:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     158:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     15c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     160:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__vector_88>
     164:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     168:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     16c:	0c 94 19 14 	jmp	0x2832	; 0x2832 <__vector_91>
     170:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     174:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     178:	0c 94 1b 0d 	jmp	0x1a36	; 0x1a36 <__vector_94>
     17c:	0c 94 55 0d 	jmp	0x1aaa	; 0x1aaa <__vector_95>
     180:	0c 94 bf 0b 	jmp	0x177e	; 0x177e <__vector_96>
     184:	0c 94 f9 0b 	jmp	0x17f2	; 0x17f2 <__vector_97>
     188:	0c 94 33 0c 	jmp	0x1866	; 0x1866 <__vector_98>
     18c:	0c 94 6d 0c 	jmp	0x18da	; 0x18da <__vector_99>
     190:	0c 94 a7 0c 	jmp	0x194e	; 0x194e <__vector_100>
     194:	0c 94 e1 0c 	jmp	0x19c2	; 0x19c2 <__vector_101>
     198:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     19c:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1a0:	0c 94 4b 0b 	jmp	0x1696	; 0x1696 <__vector_104>
     1a4:	0c 94 85 0b 	jmp	0x170a	; 0x170a <__vector_105>
     1a8:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1ac:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1b0:	0c 94 a5 0f 	jmp	0x1f4a	; 0x1f4a <__vector_108>
     1b4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1b8:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1bc:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1c0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1c4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1c8:	0c 94 da 0f 	jmp	0x1fb4	; 0x1fb4 <__vector_114>
     1cc:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1d0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1d4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1d8:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1dc:	0c 94 ac 14 	jmp	0x2958	; 0x2958 <__vector_119>
     1e0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1e4:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1e8:	0c 94 dd 14 	jmp	0x29ba	; 0x29ba <__vector_122>
     1ec:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1f0:	0c 94 48 01 	jmp	0x290	; 0x290 <__bad_interrupt>
     1f4:	d1 06       	cpc	r13, r17
     1f6:	d1 06       	cpc	r13, r17
     1f8:	da 06       	cpc	r13, r26
     1fa:	da 06       	cpc	r13, r26
     1fc:	e3 06       	cpc	r14, r19
     1fe:	e3 06       	cpc	r14, r19
     200:	ec 06       	cpc	r14, r28
     202:	ec 06       	cpc	r14, r28
     204:	f4 06       	cpc	r15, r20
     206:	f4 06       	cpc	r15, r20
     208:	fc 06       	cpc	r15, r28
     20a:	fc 06       	cpc	r15, r28
     20c:	04 07       	cpc	r16, r20
     20e:	04 07       	cpc	r16, r20
     210:	0c 07       	cpc	r16, r28
     212:	0c 07       	cpc	r16, r28
     214:	c8 06       	cpc	r12, r24
     216:	c8 06       	cpc	r12, r24
     218:	be 06       	cpc	r11, r30
     21a:	be 06       	cpc	r11, r30
     21c:	b4 0e       	add	r11, r20
     21e:	b1 0e       	add	r11, r17
     220:	ae 0e       	add	r10, r30
     222:	ab 0e       	add	r10, r27
     224:	a8 0e       	add	r10, r24
     226:	a5 0e       	add	r10, r21
     228:	a2 0e       	add	r10, r18
     22a:	9f 0e       	add	r9, r31
     22c:	9c 0e       	add	r9, r28
     22e:	99 0e       	add	r9, r25
     230:	96 0e       	add	r9, r22
     232:	93 0e       	add	r9, r19
     234:	90 0e       	add	r9, r16
     236:	8d 0e       	add	r8, r29
     238:	8a 0e       	add	r8, r26
     23a:	87 0e       	add	r8, r23
     23c:	84 0e       	add	r8, r20
     23e:	81 0e       	add	r8, r17
     240:	6d 0e       	add	r6, r29
     242:	b7 0e       	add	r11, r23

00000244 <__ctors_end>:
     244:	11 24       	eor	r1, r1
     246:	1f be       	out	0x3f, r1	; 63
     248:	cf ef       	ldi	r28, 0xFF	; 255
     24a:	df e3       	ldi	r29, 0x3F	; 63
     24c:	de bf       	out	0x3e, r29	; 62
     24e:	cd bf       	out	0x3d, r28	; 61
     250:	00 e0       	ldi	r16, 0x00	; 0
     252:	0c bf       	out	0x3c, r16	; 60
     254:	18 be       	out	0x38, r1	; 56
     256:	19 be       	out	0x39, r1	; 57
     258:	1a be       	out	0x3a, r1	; 58
     25a:	1b be       	out	0x3b, r1	; 59

0000025c <__do_copy_data>:
     25c:	10 e2       	ldi	r17, 0x20	; 32
     25e:	a0 e0       	ldi	r26, 0x00	; 0
     260:	b0 e2       	ldi	r27, 0x20	; 32
     262:	e8 e7       	ldi	r30, 0x78	; 120
     264:	f9 e3       	ldi	r31, 0x39	; 57
     266:	00 e0       	ldi	r16, 0x00	; 0
     268:	0b bf       	out	0x3b, r16	; 59
     26a:	02 c0       	rjmp	.+4      	; 0x270 <__do_copy_data+0x14>
     26c:	07 90       	elpm	r0, Z+
     26e:	0d 92       	st	X+, r0
     270:	a2 34       	cpi	r26, 0x42	; 66
     272:	b1 07       	cpc	r27, r17
     274:	d9 f7       	brne	.-10     	; 0x26c <__do_copy_data+0x10>
     276:	1b be       	out	0x3b, r1	; 59

00000278 <__do_clear_bss>:
     278:	11 e2       	ldi	r17, 0x21	; 33
     27a:	a2 e4       	ldi	r26, 0x42	; 66
     27c:	b0 e2       	ldi	r27, 0x20	; 32
     27e:	01 c0       	rjmp	.+2      	; 0x282 <.do_clear_bss_start>

00000280 <.do_clear_bss_loop>:
     280:	1d 92       	st	X+, r1

00000282 <.do_clear_bss_start>:
     282:	a7 3e       	cpi	r26, 0xE7	; 231
     284:	b1 07       	cpc	r27, r17
     286:	e1 f7       	brne	.-8      	; 0x280 <.do_clear_bss_loop>
     288:	0e 94 6c 19 	call	0x32d8	; 0x32d8 <main>
     28c:	0c 94 ba 1c 	jmp	0x3974	; 0x3974 <_exit>

00000290 <__bad_interrupt>:
     290:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000294 <st7036_wr_register>:
     294:	cf 93       	push	r28
     296:	df 93       	push	r29
     298:	c8 2f       	mov	r28, r24
     29a:	d6 2f       	mov	r29, r22
     29c:	80 91 45 20 	lds	r24, 0x2045
     2a0:	60 e0       	ldi	r22, 0x00	; 0
     2a2:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
     2a6:	6d 2f       	mov	r22, r29
     2a8:	6c 2b       	or	r22, r28
     2aa:	80 91 46 20 	lds	r24, 0x2046
     2ae:	40 91 44 20 	lds	r20, 0x2044
     2b2:	0e 94 40 16 	call	0x2c80	; 0x2c80 <mcu_spi_send>
     2b6:	0e 94 bf 08 	call	0x117e	; 0x117e <mcu_disable_interrupt>
     2ba:	8b e1       	ldi	r24, 0x1B	; 27
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	0e 94 9a 17 	call	0x2f34	; 0x2f34 <mcu_wait_us>
     2c2:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_enable_interrupt>
     2c6:	df 91       	pop	r29
     2c8:	cf 91       	pop	r28
     2ca:	08 95       	ret

000002cc <st7036_set_contrast>:
	st7036_clear();
	temp_var_reg_function_set = var_reg_function_set;
	contrast_value = 0x0C;
}

void st7036_set_contrast(uint8_t contrast_v){
     2cc:	cf 93       	push	r28
     2ce:	c8 2f       	mov	r28, r24
	if( (contrast_v <= 0x0F) && (contrast_v >= 0x00) ){
     2d0:	80 31       	cpi	r24, 0x10	; 16
     2d2:	60 f4       	brcc	.+24     	; 0x2ec <st7036_set_contrast+0x20>
		st7036_wr_register(ST7036_REG_FUNCTION_SET, temp_var_reg_function_set
     2d4:	60 91 e6 21 	lds	r22, 0x21E6
     2d8:	61 60       	ori	r22, 0x01	; 1
     2da:	80 e2       	ldi	r24, 0x20	; 32
     2dc:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
				| ST7036_OPT_FUNCTION_SET_INST_SET_EXT_1);
		st7036_wr_register(ST7036_REG_CONTRAST_SET, contrast_v);
     2e0:	80 e7       	ldi	r24, 0x70	; 112
     2e2:	6c 2f       	mov	r22, r28
     2e4:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
		contrast_value = contrast_v;
     2e8:	c0 93 e5 21 	sts	0x21E5, r28
	}
}
     2ec:	cf 91       	pop	r28
     2ee:	08 95       	ret

000002f0 <st7036_get_contrast>:

uint8_t st7036_get_contrast(void){
	return contrast_value;
     2f0:	80 91 e5 21 	lds	r24, 0x21E5
}
     2f4:	08 95       	ret

000002f6 <st7036_goto>:
}

void st7036_goto(uint8_t row, uint8_t col)
{
	uint8_t jump_addr = 0x00;
	if(row>=st7036_row_num)	return;	// Verhindern, dass Zeichen in Zeile angesprungen werden die es nicht gibt
     2f6:	90 91 47 20 	lds	r25, 0x2047
     2fa:	89 17       	cp	r24, r25
     2fc:	c0 f4       	brcc	.+48     	; 0x32e <st7036_goto+0x38>
	if(col>=st7036_col_num)	return;	// Verhindern, dass zuviele Zeichen in der Zeile eingetragen werden.
     2fe:	90 91 48 20 	lds	r25, 0x2048
     302:	69 17       	cp	r22, r25
     304:	a0 f4       	brcc	.+40     	; 0x32e <st7036_goto+0x38>
	st7036_cur_pos_col = col;
     306:	60 93 c2 20 	sts	0x20C2, r22
	st7036_cur_pos_row = row;	
     30a:	80 93 c1 20 	sts	0x20C1, r24
	jump_addr = st7036_cur_pos_col;
	switch(st7036_type)	
     30e:	20 91 42 20 	lds	r18, 0x2042
     312:	30 91 43 20 	lds	r19, 0x2043
     316:	92 e0       	ldi	r25, 0x02	; 2
     318:	28 32       	cpi	r18, 0x28	; 40
     31a:	39 07       	cpc	r19, r25
     31c:	a1 f0       	breq	.+40     	; 0x346 <st7036_goto+0x50>
     31e:	93 e0       	ldi	r25, 0x03	; 3
     320:	20 31       	cpi	r18, 0x10	; 16
     322:	39 07       	cpc	r19, r25
     324:	29 f0       	breq	.+10     	; 0x330 <st7036_goto+0x3a>
		case ST7036_DISPLAY_1x8: 															break;
		case ST7036_DISPLAY_1x20: 															break;
		case ST7036_DISPLAY_2x40: jump_addr += st7036_2x40_ddr_addr[st7036_cur_pos_row];	break;
		case ST7036_DISPLAY_3x16: jump_addr += st7036_3x16_ddr_addr[st7036_cur_pos_row];	break;
	}
	st7036_wr_register(ST7036_REG_SET_DDRAM, (jump_addr&0x7F));	
     326:	6f 77       	andi	r22, 0x7F	; 127
     328:	80 e8       	ldi	r24, 0x80	; 128
     32a:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
     32e:	08 95       	ret
	switch(st7036_type)	
	{
		case ST7036_DISPLAY_1x8: 															break;
		case ST7036_DISPLAY_1x20: 															break;
		case ST7036_DISPLAY_2x40: jump_addr += st7036_2x40_ddr_addr[st7036_cur_pos_row];	break;
		case ST7036_DISPLAY_3x16: jump_addr += st7036_3x16_ddr_addr[st7036_cur_pos_row];	break;
     330:	e8 2f       	mov	r30, r24
     332:	f0 e0       	ldi	r31, 0x00	; 0
     334:	ea 5e       	subi	r30, 0xEA	; 234
     336:	ff 4d       	sbci	r31, 0xDF	; 223
     338:	80 81       	ld	r24, Z
     33a:	68 0f       	add	r22, r24
	}
	st7036_wr_register(ST7036_REG_SET_DDRAM, (jump_addr&0x7F));	
     33c:	6f 77       	andi	r22, 0x7F	; 127
     33e:	80 e8       	ldi	r24, 0x80	; 128
     340:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
     344:	f4 cf       	rjmp	.-24     	; 0x32e <st7036_goto+0x38>
	jump_addr = st7036_cur_pos_col;
	switch(st7036_type)	
	{
		case ST7036_DISPLAY_1x8: 															break;
		case ST7036_DISPLAY_1x20: 															break;
		case ST7036_DISPLAY_2x40: jump_addr += st7036_2x40_ddr_addr[st7036_cur_pos_row];	break;
     346:	e8 2f       	mov	r30, r24
     348:	f0 e0       	ldi	r31, 0x00	; 0
     34a:	ec 5e       	subi	r30, 0xEC	; 236
     34c:	ff 4d       	sbci	r31, 0xDF	; 223
     34e:	80 81       	ld	r24, Z
     350:	68 0f       	add	r22, r24
		case ST7036_DISPLAY_3x16: jump_addr += st7036_3x16_ddr_addr[st7036_cur_pos_row];	break;
	}
	st7036_wr_register(ST7036_REG_SET_DDRAM, (jump_addr&0x7F));	
     352:	6f 77       	andi	r22, 0x7F	; 127
     354:	80 e8       	ldi	r24, 0x80	; 128
     356:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
     35a:	e9 cf       	rjmp	.-46     	; 0x32e <st7036_goto+0x38>

0000035c <st7036_clear>:
	st7036_goto(0,0);	// Schneller als der "Return Home" Befehl...
}

void st7036_clear(void)
{
	st7036_wr_register(ST7036_REG_CLEAR, 0);
     35c:	81 e0       	ldi	r24, 0x01	; 1
     35e:	60 e0       	ldi	r22, 0x00	; 0
     360:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	memset(st7036_cur_shown, 0x20, sizeof(st7036_cur_shown));	// Leerzeichen ins Array schreiben, da jetzt nix mehr angezeigt wird
     364:	89 e4       	ldi	r24, 0x49	; 73
     366:	90 e2       	ldi	r25, 0x20	; 32
     368:	60 e2       	ldi	r22, 0x20	; 32
     36a:	70 e0       	ldi	r23, 0x00	; 0
     36c:	48 e7       	ldi	r20, 0x78	; 120
     36e:	50 e0       	ldi	r21, 0x00	; 0
     370:	0e 94 b3 1c 	call	0x3966	; 0x3966 <memset>
	mcu_wait_ms(1);
     374:	81 e0       	ldi	r24, 0x01	; 1
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <mcu_wait_ms>
	st7036_goto(0,0);	// Schneller als der "Return Home" Befehl...
     37c:	80 e0       	ldi	r24, 0x00	; 0
     37e:	60 e0       	ldi	r22, 0x00	; 0
     380:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
}
     384:	08 95       	ret

00000386 <st7036_init>:

/************************************************
 * Externe Funktionen
 ***********************************************/
void st7036_init(ST7036_DISPLAY_TYPE type, MCU_IO_PIN cs, MCU_IO_PIN rs, MCU_SPI_NUM num, uint32_t spi_speed)
{
     386:	ef 92       	push	r14
     388:	ff 92       	push	r15
     38a:	0f 93       	push	r16
     38c:	1f 93       	push	r17
     38e:	cf 93       	push	r28
     390:	df 93       	push	r29
     392:	c6 2f       	mov	r28, r22
	uint8_t var_reg_function_set = ST7036_OPT_FUNCTION_SET_8BIT_MODE;
	uint8_t var_reg_bias = ST7036_OPT_BIAS_DIV_5;
	
	st7036_type = type;
     394:	80 93 42 20 	sts	0x2042, r24
     398:	90 93 43 20 	sts	0x2043, r25
	st7036_chip_select = cs;
     39c:	60 93 44 20 	sts	0x2044, r22
	st7036_register_select = rs;
     3a0:	40 93 45 20 	sts	0x2045, r20
	st7036_spi_num = num;	
     3a4:	20 93 46 20 	sts	0x2046, r18
	
	// Spalten und Zeilen laden
	st7036_row_num = (type>>8)&0xFF;
     3a8:	90 93 47 20 	sts	0x2047, r25
	st7036_col_num = type&0xFF;
     3ac:	80 93 48 20 	sts	0x2048, r24
	memset(st7036_cur_shown, 0x20, sizeof(st7036_cur_shown));	// Leerzeichen ins Array schreiben, da diese beim Start gezeigt werden
     3b0:	89 e4       	ldi	r24, 0x49	; 73
     3b2:	90 e2       	ldi	r25, 0x20	; 32
     3b4:	60 e2       	ldi	r22, 0x20	; 32
     3b6:	70 e0       	ldi	r23, 0x00	; 0
     3b8:	48 e7       	ldi	r20, 0x78	; 120
     3ba:	50 e0       	ldi	r21, 0x00	; 0
     3bc:	0e 94 b3 1c 	call	0x3966	; 0x3966 <memset>
	
	// IO Pins initialisieren
	mcu_io_set_dir(st7036_chip_select, MCU_IO_DIR_OUT);
     3c0:	8c 2f       	mov	r24, r28
     3c2:	61 e0       	ldi	r22, 0x01	; 1
     3c4:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
	mcu_io_set(st7036_chip_select, 1);
     3c8:	80 91 44 20 	lds	r24, 0x2044
     3cc:	61 e0       	ldi	r22, 0x01	; 1
     3ce:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
	mcu_io_set_dir(st7036_register_select, MCU_IO_DIR_OUT);
     3d2:	80 91 45 20 	lds	r24, 0x2045
     3d6:	61 e0       	ldi	r22, 0x01	; 1
     3d8:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
	mcu_io_set(st7036_register_select, 0);
     3dc:	80 91 45 20 	lds	r24, 0x2045
     3e0:	60 e0       	ldi	r22, 0x00	; 0
     3e2:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
	
	// SPI initialisieren
	mcu_spi_init(st7036_spi_num, MCU_SPI_MODE_3, spi_speed);	
     3e6:	80 91 46 20 	lds	r24, 0x2046
     3ea:	63 e0       	ldi	r22, 0x03	; 3
     3ec:	a8 01       	movw	r20, r16
     3ee:	97 01       	movw	r18, r14
     3f0:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <mcu_spi_init>
     3f4:	e0 91 47 20 	lds	r30, 0x2047
     3f8:	e2 50       	subi	r30, 0x02	; 2
     3fa:	e2 30       	cpi	r30, 0x02	; 2
     3fc:	a0 f1       	brcs	.+104    	; 0x466 <st7036_init+0xe0>
	
	// Auf Display Typ prüfen
	switch(st7036_row_num)
     3fe:	61 e1       	ldi	r22, 0x11	; 17
     400:	d0 e0       	ldi	r29, 0x00	; 0
     402:	c0 e1       	ldi	r28, 0x10	; 16
			var_reg_function_set |= ST7036_OPT_FUNCTION_SET_2_LINE_MODE; // Für 2 und 3 Linien!
		break;
	}
	
	// ST7036 Initialisierungsroutine	
	st7036_wr_register(ST7036_REG_FUNCTION_SET, var_reg_function_set | ST7036_OPT_FUNCTION_SET_INST_SET_EXT_1);	// Displayabhängige Funktionen, die vorher gesetzt wurden
     404:	80 e2       	ldi	r24, 0x20	; 32
     406:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_BIAS, var_reg_bias);	// Hat Display Typ abhängige Funktionen, die gesetzt wurden
     40a:	84 e1       	ldi	r24, 0x14	; 20
     40c:	6d 2f       	mov	r22, r29
     40e:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_POWER_ICON_CONTROL, ST7036_OPT_POWER_ICON_BOOSTER_ON);	
     412:	80 e5       	ldi	r24, 0x50	; 80
     414:	64 e0       	ldi	r22, 0x04	; 4
     416:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	//st7036_wr_register(ST7036_REG_FOLLOWER_CONTROL, ST7036_REG_FOLLOWER_CONTROL_INTERNAL_ON | 0x05);	// 0x05 für die Stromversorgung
	st7036_wr_register(ST7036_REG_FOLLOWER_CONTROL, ST7036_REG_FOLLOWER_CONTROL_INTERNAL_ON | 0x06);	// 0x06 für die Stromversorgung
     41a:	80 e6       	ldi	r24, 0x60	; 96
     41c:	6e e0       	ldi	r22, 0x0E	; 14
     41e:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_CONTRAST_SET, 0x0C);													// 0x0C für den Kontrast
     422:	80 e7       	ldi	r24, 0x70	; 112
     424:	6c e0       	ldi	r22, 0x0C	; 12
     426:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_FUNCTION_SET, var_reg_function_set);
     42a:	80 e2       	ldi	r24, 0x20	; 32
     42c:	6c 2f       	mov	r22, r28
     42e:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_DISPLAY_ONOFF, ST7036_OPT_DISPLAY_ONOFF_DISPLAY_ON);
     432:	88 e0       	ldi	r24, 0x08	; 8
     434:	64 e0       	ldi	r22, 0x04	; 4
     436:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_CLEAR, 0);
     43a:	81 e0       	ldi	r24, 0x01	; 1
     43c:	60 e0       	ldi	r22, 0x00	; 0
     43e:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_ENTRY_MODE, ST7036_OPT_ENTRY_MODE_INCREMENT_ADRESS);
     442:	84 e0       	ldi	r24, 0x04	; 4
     444:	62 e0       	ldi	r22, 0x02	; 2
     446:	0e 94 4a 01 	call	0x294	; 0x294 <st7036_wr_register>
	st7036_clear();
     44a:	0e 94 ae 01 	call	0x35c	; 0x35c <st7036_clear>
	temp_var_reg_function_set = var_reg_function_set;
     44e:	c0 93 e6 21 	sts	0x21E6, r28
	contrast_value = 0x0C;
     452:	8c e0       	ldi	r24, 0x0C	; 12
     454:	80 93 e5 21 	sts	0x21E5, r24
}
     458:	df 91       	pop	r29
     45a:	cf 91       	pop	r28
     45c:	1f 91       	pop	r17
     45e:	0f 91       	pop	r16
     460:	ff 90       	pop	r15
     462:	ef 90       	pop	r14
     464:	08 95       	ret
	mcu_io_set(st7036_chip_select, 1);
	mcu_io_set_dir(st7036_register_select, MCU_IO_DIR_OUT);
	mcu_io_set(st7036_register_select, 0);
	
	// SPI initialisieren
	mcu_spi_init(st7036_spi_num, MCU_SPI_MODE_3, spi_speed);	
     466:	f0 e0       	ldi	r31, 0x00	; 0
     468:	ee 5e       	subi	r30, 0xEE	; 238
     46a:	ff 4d       	sbci	r31, 0xDF	; 223
     46c:	d0 81       	ld	r29, Z
	
	// Auf Display Typ prüfen
	switch(st7036_row_num)
     46e:	69 e1       	ldi	r22, 0x19	; 25
     470:	c8 e1       	ldi	r28, 0x18	; 24
     472:	c8 cf       	rjmp	.-112    	; 0x404 <st7036_init+0x7e>

00000474 <st7036_home>:
	 	st7036_next_line();
}

void st7036_home(void)
{
	st7036_goto(0,0);	// Schneller als der "Return Home" Befehl...
     474:	80 e0       	ldi	r24, 0x00	; 0
     476:	60 e0       	ldi	r22, 0x00	; 0
     478:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
}
     47c:	08 95       	ret

0000047e <st7036_next_line>:
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col+1);	// Nächstes Zeichen in Zeile
}

void st7036_next_line()
{
	st7036_goto((st7036_cur_pos_row>=(st7036_row_num-1))?0:(st7036_cur_pos_row+1), 0); // Wenn Display in letzter Zeile war wieder zur ersten springen, sonst zur nächsten
     47e:	80 91 c1 20 	lds	r24, 0x20C1
     482:	48 2f       	mov	r20, r24
     484:	50 e0       	ldi	r21, 0x00	; 0
     486:	20 91 47 20 	lds	r18, 0x2047
     48a:	30 e0       	ldi	r19, 0x00	; 0
     48c:	21 50       	subi	r18, 0x01	; 1
     48e:	30 40       	sbci	r19, 0x00	; 0
     490:	42 17       	cp	r20, r18
     492:	53 07       	cpc	r21, r19
     494:	2c f4       	brge	.+10     	; 0x4a0 <st7036_next_line+0x22>
     496:	8f 5f       	subi	r24, 0xFF	; 255
     498:	60 e0       	ldi	r22, 0x00	; 0
     49a:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
}
     49e:	08 95       	ret
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col+1);	// Nächstes Zeichen in Zeile
}

void st7036_next_line()
{
	st7036_goto((st7036_cur_pos_row>=(st7036_row_num-1))?0:(st7036_cur_pos_row+1), 0); // Wenn Display in letzter Zeile war wieder zur ersten springen, sonst zur nächsten
     4a0:	80 e0       	ldi	r24, 0x00	; 0
     4a2:	60 e0       	ldi	r22, 0x00	; 0
     4a4:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
}
     4a8:	08 95       	ret

000004aa <st7036_putc>:
uint8_t st7036_get_contrast(void){
	return contrast_value;
}

void st7036_putc(char letter)
{
     4aa:	cf 93       	push	r28
     4ac:	c8 2f       	mov	r28, r24
	switch(letter)
     4ae:	8a 30       	cpi	r24, 0x0A	; 10
     4b0:	09 f4       	brne	.+2      	; 0x4b4 <st7036_putc+0xa>
     4b2:	52 c0       	rjmp	.+164    	; 0x558 <st7036_putc+0xae>
	{
		case '\r':	st7036_goto(st7036_cur_pos_row, 0);		return;		
     4b4:	80 91 c1 20 	lds	r24, 0x20C1
	return contrast_value;
}

void st7036_putc(char letter)
{
	switch(letter)
     4b8:	cd 30       	cpi	r28, 0x0D	; 13
     4ba:	09 f4       	brne	.+2      	; 0x4be <st7036_putc+0x14>
     4bc:	51 c0       	rjmp	.+162    	; 0x560 <st7036_putc+0xb6>
	{
		case '\r':	st7036_goto(st7036_cur_pos_row, 0);		return;		
		case '\n':	st7036_next_line();						return;
	}		
	if(st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col]!=letter)	// Zeichen steht nicht auf dem Display
     4be:	60 91 c2 20 	lds	r22, 0x20C2
     4c2:	46 2f       	mov	r20, r22
     4c4:	50 e0       	ldi	r21, 0x00	; 0
     4c6:	28 2f       	mov	r18, r24
     4c8:	30 e0       	ldi	r19, 0x00	; 0
     4ca:	22 0f       	add	r18, r18
     4cc:	33 1f       	adc	r19, r19
     4ce:	22 0f       	add	r18, r18
     4d0:	33 1f       	adc	r19, r19
     4d2:	22 0f       	add	r18, r18
     4d4:	33 1f       	adc	r19, r19
     4d6:	f9 01       	movw	r30, r18
     4d8:	ee 0f       	add	r30, r30
     4da:	ff 1f       	adc	r31, r31
     4dc:	ee 0f       	add	r30, r30
     4de:	ff 1f       	adc	r31, r31
     4e0:	e2 0f       	add	r30, r18
     4e2:	f3 1f       	adc	r31, r19
     4e4:	e4 0f       	add	r30, r20
     4e6:	f5 1f       	adc	r31, r21
     4e8:	e7 5b       	subi	r30, 0xB7	; 183
     4ea:	ff 4d       	sbci	r31, 0xDF	; 223
     4ec:	90 81       	ld	r25, Z
     4ee:	9c 17       	cp	r25, r28
     4f0:	e1 f1       	breq	.+120    	; 0x56a <st7036_putc+0xc0>
	{
		st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] = letter;	// neues Zeichen in Array schreiben
     4f2:	28 2f       	mov	r18, r24
     4f4:	30 e0       	ldi	r19, 0x00	; 0
     4f6:	22 0f       	add	r18, r18
     4f8:	33 1f       	adc	r19, r19
     4fa:	22 0f       	add	r18, r18
     4fc:	33 1f       	adc	r19, r19
     4fe:	22 0f       	add	r18, r18
     500:	33 1f       	adc	r19, r19
     502:	f9 01       	movw	r30, r18
     504:	ee 0f       	add	r30, r30
     506:	ff 1f       	adc	r31, r31
     508:	ee 0f       	add	r30, r30
     50a:	ff 1f       	adc	r31, r31
     50c:	e2 0f       	add	r30, r18
     50e:	f3 1f       	adc	r31, r19
     510:	e4 0f       	add	r30, r20
     512:	f5 1f       	adc	r31, r21
     514:	e7 5b       	subi	r30, 0xB7	; 183
     516:	ff 4d       	sbci	r31, 0xDF	; 223
     518:	c0 83       	st	Z, r28
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col);					// Zur aktuellen Koordinate springen
     51a:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
	mcu_enable_interrupt();
}

void st7036_wr_letter(char value)
{
	mcu_io_set(st7036_register_select, 1);
     51e:	80 91 45 20 	lds	r24, 0x2045
     522:	61 e0       	ldi	r22, 0x01	; 1
     524:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
	mcu_spi_send(st7036_spi_num, value, st7036_chip_select);
     528:	80 91 46 20 	lds	r24, 0x2046
     52c:	6c 2f       	mov	r22, r28
     52e:	40 91 44 20 	lds	r20, 0x2044
     532:	0e 94 40 16 	call	0x2c80	; 0x2c80 <mcu_spi_send>
	mcu_disable_interrupt();
     536:	0e 94 bf 08 	call	0x117e	; 0x117e <mcu_disable_interrupt>
	mcu_wait_us(ST7036_INSTRUCTION_WAIT_US);
     53a:	8b e1       	ldi	r24, 0x1B	; 27
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	0e 94 9a 17 	call	0x2f34	; 0x2f34 <mcu_wait_us>
	mcu_enable_interrupt();
     542:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_enable_interrupt>
	if(st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col]!=letter)	// Zeichen steht nicht auf dem Display
	{
		st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] = letter;	// neues Zeichen in Array schreiben
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col);					// Zur aktuellen Koordinate springen
		st7036_wr_letter(letter);												// Daten auf LCD ausgeben
		st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
     546:	60 91 c2 20 	lds	r22, 0x20C2
     54a:	6f 5f       	subi	r22, 0xFF	; 255
     54c:	60 93 c2 20 	sts	0x20C2, r22
		if(st7036_cursor_active || st7036_blink_active)	// Wenn Cursor aktiv ist oder Blinken Aktiv ist muss visuell das nächste Zeichen angezeigt werden
			st7036_shift_right();						// Also shiften
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
	}
	if (st7036_cur_pos_col==st7036_col_num)									// Überprüfen ob Zeilenende erreicht wurde
     550:	80 91 48 20 	lds	r24, 0x2048
     554:	68 17       	cp	r22, r24
     556:	11 f4       	brne	.+4      	; 0x55c <st7036_putc+0xb2>
	 	st7036_next_line();
     558:	0e 94 3f 02 	call	0x47e	; 0x47e <st7036_next_line>
}
     55c:	cf 91       	pop	r28
     55e:	08 95       	ret

void st7036_putc(char letter)
{
	switch(letter)
	{
		case '\r':	st7036_goto(st7036_cur_pos_row, 0);		return;		
     560:	60 e0       	ldi	r22, 0x00	; 0
     562:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
	}
	if (st7036_cur_pos_col==st7036_col_num)									// Überprüfen ob Zeilenende erreicht wurde
	 	st7036_next_line();
}
     566:	cf 91       	pop	r28
     568:	08 95       	ret
	else // Zeichen steht bereits auf dem Display
	{
		if(st7036_cursor_active || st7036_blink_active)	// Wenn Cursor aktiv ist oder Blinken Aktiv ist muss visuell das nächste Zeichen angezeigt werden
			st7036_shift_right();						// Also shiften
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
     56a:	6f 5f       	subi	r22, 0xFF	; 255
     56c:	60 93 c2 20 	sts	0x20C2, r22
     570:	ef cf       	rjmp	.-34     	; 0x550 <st7036_putc+0xa6>

00000572 <fifo_init>:
 */
static uint16_t fifo_get_median16(fifo_struct *bs);


FIFO_RESULT fifo_init(fifo_struct *bs, uint8_t elementsize, void *buf, uint16_t total_elements)
{
     572:	fc 01       	movw	r30, r24
	uint32_t tmp = elementsize * total_elements;
	if(elementsize<1)	return FIFO_ELEMENTSIZE_INVALID;
     574:	66 23       	and	r22, r22
     576:	c1 f0       	breq	.+48     	; 0x5a8 <fifo_init+0x36>
	if(tmp>=65536)		return FIFO_BUFFERSIZE_INVALID;
	bs->data = (uint8_t*)buf;
     578:	40 83       	st	Z, r20
     57a:	51 83       	std	Z+1, r21	; 0x01
	bs->max_elements = total_elements;
     57c:	24 83       	std	Z+4, r18	; 0x04
     57e:	35 83       	std	Z+5, r19	; 0x05
	bs->element_size = elementsize;
     580:	70 e0       	ldi	r23, 0x00	; 0
     582:	62 83       	std	Z+2, r22	; 0x02
     584:	73 83       	std	Z+3, r23	; 0x03
	bs->max_len = total_elements * elementsize;
     586:	26 9f       	mul	r18, r22
     588:	c0 01       	movw	r24, r0
     58a:	27 9f       	mul	r18, r23
     58c:	90 0d       	add	r25, r0
     58e:	36 9f       	mul	r19, r22
     590:	90 0d       	add	r25, r0
     592:	11 24       	eor	r1, r1
     594:	86 83       	std	Z+6, r24	; 0x06
     596:	97 83       	std	Z+7, r25	; 0x07
	return FIFO_OK;
}

inline void fifo_clear(fifo_struct *bs)
{
	bs->read_pos = 0;
     598:	10 86       	std	Z+8, r1	; 0x08
     59a:	11 86       	std	Z+9, r1	; 0x09
	bs->write_pos = 0;
     59c:	12 86       	std	Z+10, r1	; 0x0a
     59e:	13 86       	std	Z+11, r1	; 0x0b
	bs->entries = 0;
     5a0:	14 86       	std	Z+12, r1	; 0x0c
     5a2:	15 86       	std	Z+13, r1	; 0x0d
	bs->data = (uint8_t*)buf;
	bs->max_elements = total_elements;
	bs->element_size = elementsize;
	bs->max_len = total_elements * elementsize;
	fifo_clear(bs);
	return FIFO_OK;
     5a4:	80 e0       	ldi	r24, 0x00	; 0
     5a6:	08 95       	ret


FIFO_RESULT fifo_init(fifo_struct *bs, uint8_t elementsize, void *buf, uint16_t total_elements)
{
	uint32_t tmp = elementsize * total_elements;
	if(elementsize<1)	return FIFO_ELEMENTSIZE_INVALID;
     5a8:	81 e0       	ldi	r24, 0x01	; 1
	bs->max_elements = total_elements;
	bs->element_size = elementsize;
	bs->max_len = total_elements * elementsize;
	fifo_clear(bs);
	return FIFO_OK;
}
     5aa:	08 95       	ret

000005ac <fifo_clear>:

inline void fifo_clear(fifo_struct *bs)
{
     5ac:	fc 01       	movw	r30, r24
	bs->read_pos = 0;
     5ae:	10 86       	std	Z+8, r1	; 0x08
     5b0:	11 86       	std	Z+9, r1	; 0x09
	bs->write_pos = 0;
     5b2:	12 86       	std	Z+10, r1	; 0x0a
     5b4:	13 86       	std	Z+11, r1	; 0x0b
	bs->entries = 0;
     5b6:	14 86       	std	Z+12, r1	; 0x0c
     5b8:	15 86       	std	Z+13, r1	; 0x0d
}
     5ba:	08 95       	ret

000005bc <fifo_put>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

bool fifo_put(fifo_struct *bs, uint8_t* c)
{
     5bc:	0f 93       	push	r16
     5be:	1f 93       	push	r17
     5c0:	cf 93       	push	r28
     5c2:	df 93       	push	r29
     5c4:	0f 92       	push	r0
     5c6:	0f 92       	push	r0
     5c8:	cd b7       	in	r28, 0x3d	; 61
     5ca:	de b7       	in	r29, 0x3e	; 62
     5cc:	8c 01       	movw	r16, r24
	mcu_disable_interrupt();
     5ce:	69 83       	std	Y+1, r22	; 0x01
     5d0:	7a 83       	std	Y+2, r23	; 0x02
     5d2:	0e 94 bf 08 	call	0x117e	; 0x117e <mcu_disable_interrupt>
	if(bs->entries<bs->max_elements)
     5d6:	f8 01       	movw	r30, r16
     5d8:	24 85       	ldd	r18, Z+12	; 0x0c
     5da:	35 85       	ldd	r19, Z+13	; 0x0d
     5dc:	84 81       	ldd	r24, Z+4	; 0x04
     5de:	95 81       	ldd	r25, Z+5	; 0x05
     5e0:	69 81       	ldd	r22, Y+1	; 0x01
     5e2:	7a 81       	ldd	r23, Y+2	; 0x02
     5e4:	28 17       	cp	r18, r24
     5e6:	39 07       	cpc	r19, r25
     5e8:	50 f0       	brcs	.+20     	; 0x5fe <fifo_put+0x42>
		bs->write_pos = (bs->write_pos+bs->element_size)%bs->max_len;
		(bs->entries)++;
		mcu_enable_interrupt();
		return true;
	}
	mcu_enable_interrupt();
     5ea:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_enable_interrupt>
	return false;
     5ee:	80 e0       	ldi	r24, 0x00	; 0
}
     5f0:	0f 90       	pop	r0
     5f2:	0f 90       	pop	r0
     5f4:	df 91       	pop	r29
     5f6:	cf 91       	pop	r28
     5f8:	1f 91       	pop	r17
     5fa:	0f 91       	pop	r16
     5fc:	08 95       	ret
bool fifo_put(fifo_struct *bs, uint8_t* c)
{
	mcu_disable_interrupt();
	if(bs->entries<bs->max_elements)
	{
		memcpy(bs->data+bs->write_pos, c, bs->element_size);
     5fe:	80 81       	ld	r24, Z
     600:	91 81       	ldd	r25, Z+1	; 0x01
     602:	22 85       	ldd	r18, Z+10	; 0x0a
     604:	33 85       	ldd	r19, Z+11	; 0x0b
     606:	82 0f       	add	r24, r18
     608:	93 1f       	adc	r25, r19
     60a:	42 81       	ldd	r20, Z+2	; 0x02
     60c:	53 81       	ldd	r21, Z+3	; 0x03
     60e:	0e 94 aa 1c 	call	0x3954	; 0x3954 <memcpy>
		bs->write_pos = (bs->write_pos+bs->element_size)%bs->max_len;
     612:	f8 01       	movw	r30, r16
     614:	82 81       	ldd	r24, Z+2	; 0x02
     616:	93 81       	ldd	r25, Z+3	; 0x03
     618:	22 85       	ldd	r18, Z+10	; 0x0a
     61a:	33 85       	ldd	r19, Z+11	; 0x0b
     61c:	82 0f       	add	r24, r18
     61e:	93 1f       	adc	r25, r19
     620:	66 81       	ldd	r22, Z+6	; 0x06
     622:	77 81       	ldd	r23, Z+7	; 0x07
     624:	0e 94 61 1c 	call	0x38c2	; 0x38c2 <__udivmodhi4>
     628:	82 87       	std	Z+10, r24	; 0x0a
     62a:	93 87       	std	Z+11, r25	; 0x0b
		(bs->entries)++;
     62c:	84 85       	ldd	r24, Z+12	; 0x0c
     62e:	95 85       	ldd	r25, Z+13	; 0x0d
     630:	01 96       	adiw	r24, 0x01	; 1
     632:	84 87       	std	Z+12, r24	; 0x0c
     634:	95 87       	std	Z+13, r25	; 0x0d
		mcu_enable_interrupt();
     636:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_enable_interrupt>
     63a:	81 e0       	ldi	r24, 0x01	; 1
		return true;
	}
	mcu_enable_interrupt();
	return false;
}
     63c:	0f 90       	pop	r0
     63e:	0f 90       	pop	r0
     640:	df 91       	pop	r29
     642:	cf 91       	pop	r28
     644:	1f 91       	pop	r17
     646:	0f 91       	pop	r16
     648:	08 95       	ret

0000064a <fifo_put32>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

inline bool fifo_put32(fifo_struct*bs, uint32_t c)
{
     64a:	cf 93       	push	r28
     64c:	df 93       	push	r29
     64e:	00 d0       	rcall	.+0      	; 0x650 <fifo_put32+0x6>
     650:	0f 92       	push	r0
     652:	cd b7       	in	r28, 0x3d	; 61
     654:	de b7       	in	r29, 0x3e	; 62
     656:	49 83       	std	Y+1, r20	; 0x01
     658:	5a 83       	std	Y+2, r21	; 0x02
     65a:	6b 83       	std	Y+3, r22	; 0x03
     65c:	7c 83       	std	Y+4, r23	; 0x04
	return fifo_put(bs, (uint8_t*)&c);
     65e:	be 01       	movw	r22, r28
     660:	6f 5f       	subi	r22, 0xFF	; 255
     662:	7f 4f       	sbci	r23, 0xFF	; 255
     664:	0e 94 de 02 	call	0x5bc	; 0x5bc <fifo_put>
}
     668:	24 96       	adiw	r28, 0x04	; 4
     66a:	cd bf       	out	0x3d, r28	; 61
     66c:	de bf       	out	0x3e, r29	; 62
     66e:	df 91       	pop	r29
     670:	cf 91       	pop	r28
     672:	08 95       	ret

00000674 <fifo_put16>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

inline bool fifo_put16(fifo_struct*bs, uint16_t c)
{
     674:	cf 93       	push	r28
     676:	df 93       	push	r29
     678:	0f 92       	push	r0
     67a:	0f 92       	push	r0
     67c:	cd b7       	in	r28, 0x3d	; 61
     67e:	de b7       	in	r29, 0x3e	; 62
     680:	69 83       	std	Y+1, r22	; 0x01
     682:	7a 83       	std	Y+2, r23	; 0x02
	return fifo_put(bs, (uint8_t*)&c);
     684:	be 01       	movw	r22, r28
     686:	6f 5f       	subi	r22, 0xFF	; 255
     688:	7f 4f       	sbci	r23, 0xFF	; 255
     68a:	0e 94 de 02 	call	0x5bc	; 0x5bc <fifo_put>
}
     68e:	0f 90       	pop	r0
     690:	0f 90       	pop	r0
     692:	df 91       	pop	r29
     694:	cf 91       	pop	r28
     696:	08 95       	ret

00000698 <fifo_put8>:
	bs->write_pos = 0;
	bs->entries = 0;
}

inline bool fifo_put8(fifo_struct*bs, uint8_t c)
{
     698:	cf 93       	push	r28
     69a:	df 93       	push	r29
     69c:	0f 92       	push	r0
     69e:	cd b7       	in	r28, 0x3d	; 61
     6a0:	de b7       	in	r29, 0x3e	; 62
     6a2:	69 83       	std	Y+1, r22	; 0x01
	return fifo_put(bs, (uint8_t*)&c);
     6a4:	be 01       	movw	r22, r28
     6a6:	6f 5f       	subi	r22, 0xFF	; 255
     6a8:	7f 4f       	sbci	r23, 0xFF	; 255
     6aa:	0e 94 de 02 	call	0x5bc	; 0x5bc <fifo_put>
}
     6ae:	0f 90       	pop	r0
     6b0:	df 91       	pop	r29
     6b2:	cf 91       	pop	r28
     6b4:	08 95       	ret

000006b6 <fifo_get>:
	mcu_enable_interrupt();
	return false;
}

bool fifo_get(fifo_struct *bs, uint8_t* c)
{
     6b6:	0f 93       	push	r16
     6b8:	1f 93       	push	r17
     6ba:	cf 93       	push	r28
     6bc:	df 93       	push	r29
     6be:	0f 92       	push	r0
     6c0:	0f 92       	push	r0
     6c2:	cd b7       	in	r28, 0x3d	; 61
     6c4:	de b7       	in	r29, 0x3e	; 62
     6c6:	8c 01       	movw	r16, r24
	mcu_disable_interrupt();
     6c8:	69 83       	std	Y+1, r22	; 0x01
     6ca:	7a 83       	std	Y+2, r23	; 0x02
     6cc:	0e 94 bf 08 	call	0x117e	; 0x117e <mcu_disable_interrupt>
	if(bs->entries>0)
     6d0:	f8 01       	movw	r30, r16
     6d2:	84 85       	ldd	r24, Z+12	; 0x0c
     6d4:	95 85       	ldd	r25, Z+13	; 0x0d
     6d6:	69 81       	ldd	r22, Y+1	; 0x01
     6d8:	7a 81       	ldd	r23, Y+2	; 0x02
     6da:	00 97       	sbiw	r24, 0x00	; 0
     6dc:	51 f4       	brne	.+20     	; 0x6f2 <fifo_get+0x3c>
		bs->read_pos = (bs->read_pos+bs->element_size)%bs->max_len;
		(bs->entries)--;
		mcu_enable_interrupt();
		return true;
	}
	mcu_enable_interrupt();
     6de:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_enable_interrupt>
	return false;
     6e2:	80 e0       	ldi	r24, 0x00	; 0
}
     6e4:	0f 90       	pop	r0
     6e6:	0f 90       	pop	r0
     6e8:	df 91       	pop	r29
     6ea:	cf 91       	pop	r28
     6ec:	1f 91       	pop	r17
     6ee:	0f 91       	pop	r16
     6f0:	08 95       	ret
bool fifo_get(fifo_struct *bs, uint8_t* c)
{
	mcu_disable_interrupt();
	if(bs->entries>0)
	{
		memcpy(c, bs->data+bs->read_pos, bs->element_size);
     6f2:	20 81       	ld	r18, Z
     6f4:	31 81       	ldd	r19, Z+1	; 0x01
     6f6:	40 85       	ldd	r20, Z+8	; 0x08
     6f8:	51 85       	ldd	r21, Z+9	; 0x09
     6fa:	24 0f       	add	r18, r20
     6fc:	35 1f       	adc	r19, r21
     6fe:	42 81       	ldd	r20, Z+2	; 0x02
     700:	53 81       	ldd	r21, Z+3	; 0x03
     702:	cb 01       	movw	r24, r22
     704:	b9 01       	movw	r22, r18
     706:	0e 94 aa 1c 	call	0x3954	; 0x3954 <memcpy>
		bs->read_pos = (bs->read_pos+bs->element_size)%bs->max_len;
     70a:	f8 01       	movw	r30, r16
     70c:	82 81       	ldd	r24, Z+2	; 0x02
     70e:	93 81       	ldd	r25, Z+3	; 0x03
     710:	20 85       	ldd	r18, Z+8	; 0x08
     712:	31 85       	ldd	r19, Z+9	; 0x09
     714:	82 0f       	add	r24, r18
     716:	93 1f       	adc	r25, r19
     718:	66 81       	ldd	r22, Z+6	; 0x06
     71a:	77 81       	ldd	r23, Z+7	; 0x07
     71c:	0e 94 61 1c 	call	0x38c2	; 0x38c2 <__udivmodhi4>
     720:	80 87       	std	Z+8, r24	; 0x08
     722:	91 87       	std	Z+9, r25	; 0x09
		(bs->entries)--;
     724:	84 85       	ldd	r24, Z+12	; 0x0c
     726:	95 85       	ldd	r25, Z+13	; 0x0d
     728:	01 97       	sbiw	r24, 0x01	; 1
     72a:	84 87       	std	Z+12, r24	; 0x0c
     72c:	95 87       	std	Z+13, r25	; 0x0d
		mcu_enable_interrupt();
     72e:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_enable_interrupt>
     732:	81 e0       	ldi	r24, 0x01	; 1
		return true;
	}
	mcu_enable_interrupt();
	return false;
}
     734:	0f 90       	pop	r0
     736:	0f 90       	pop	r0
     738:	df 91       	pop	r29
     73a:	cf 91       	pop	r28
     73c:	1f 91       	pop	r17
     73e:	0f 91       	pop	r16
     740:	08 95       	ret

00000742 <fifo_get8>:

inline uint8_t fifo_get8(fifo_struct* bs)
{
     742:	cf 93       	push	r28
     744:	df 93       	push	r29
     746:	0f 92       	push	r0
     748:	cd b7       	in	r28, 0x3d	; 61
     74a:	de b7       	in	r29, 0x3e	; 62
	uint8_t c = 0;
     74c:	19 82       	std	Y+1, r1	; 0x01
	fifo_get(bs, (uint8_t*)&c);
     74e:	be 01       	movw	r22, r28
     750:	6f 5f       	subi	r22, 0xFF	; 255
     752:	7f 4f       	sbci	r23, 0xFF	; 255
     754:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <fifo_get>
	return c;
}
     758:	89 81       	ldd	r24, Y+1	; 0x01
     75a:	0f 90       	pop	r0
     75c:	df 91       	pop	r29
     75e:	cf 91       	pop	r28
     760:	08 95       	ret

00000762 <fifo_get16>:

inline uint16_t fifo_get16(fifo_struct* bs)
{
     762:	cf 93       	push	r28
     764:	df 93       	push	r29
     766:	0f 92       	push	r0
     768:	0f 92       	push	r0
     76a:	cd b7       	in	r28, 0x3d	; 61
     76c:	de b7       	in	r29, 0x3e	; 62
	uint16_t c = 0;
     76e:	19 82       	std	Y+1, r1	; 0x01
     770:	1a 82       	std	Y+2, r1	; 0x02
	fifo_get(bs, (uint8_t*)&c);
     772:	be 01       	movw	r22, r28
     774:	6f 5f       	subi	r22, 0xFF	; 255
     776:	7f 4f       	sbci	r23, 0xFF	; 255
     778:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <fifo_get>
	return c;
}
     77c:	89 81       	ldd	r24, Y+1	; 0x01
     77e:	9a 81       	ldd	r25, Y+2	; 0x02
     780:	0f 90       	pop	r0
     782:	0f 90       	pop	r0
     784:	df 91       	pop	r29
     786:	cf 91       	pop	r28
     788:	08 95       	ret

0000078a <fifo_get32>:

inline uint32_t fifo_get32(fifo_struct* bs)
{
     78a:	cf 93       	push	r28
     78c:	df 93       	push	r29
     78e:	00 d0       	rcall	.+0      	; 0x790 <fifo_get32+0x6>
     790:	0f 92       	push	r0
     792:	cd b7       	in	r28, 0x3d	; 61
     794:	de b7       	in	r29, 0x3e	; 62
	uint32_t c = 0;
     796:	19 82       	std	Y+1, r1	; 0x01
     798:	1a 82       	std	Y+2, r1	; 0x02
     79a:	1b 82       	std	Y+3, r1	; 0x03
     79c:	1c 82       	std	Y+4, r1	; 0x04
	fifo_get(bs, (uint8_t*)&c);
     79e:	be 01       	movw	r22, r28
     7a0:	6f 5f       	subi	r22, 0xFF	; 255
     7a2:	7f 4f       	sbci	r23, 0xFF	; 255
     7a4:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <fifo_get>
	return c;
     7a8:	69 81       	ldd	r22, Y+1	; 0x01
     7aa:	7a 81       	ldd	r23, Y+2	; 0x02
}
     7ac:	8b 81       	ldd	r24, Y+3	; 0x03
     7ae:	9c 81       	ldd	r25, Y+4	; 0x04
     7b0:	24 96       	adiw	r28, 0x04	; 4
     7b2:	cd bf       	out	0x3d, r28	; 61
     7b4:	de bf       	out	0x3e, r29	; 62
     7b6:	df 91       	pop	r29
     7b8:	cf 91       	pop	r28
     7ba:	08 95       	ret

000007bc <fifo_data_available>:


inline uint16_t fifo_data_available(fifo_struct *bs)
{
     7bc:	fc 01       	movw	r30, r24
	return bs->entries;
}
     7be:	84 85       	ldd	r24, Z+12	; 0x0c
     7c0:	95 85       	ldd	r25, Z+13	; 0x0d
     7c2:	08 95       	ret

000007c4 <fifo_is_full>:


inline bool fifo_is_full(fifo_struct *bs)
{
     7c4:	fc 01       	movw	r30, r24
	return (bs->entries>=bs->max_elements);
     7c6:	81 e0       	ldi	r24, 0x01	; 1
     7c8:	44 85       	ldd	r20, Z+12	; 0x0c
     7ca:	55 85       	ldd	r21, Z+13	; 0x0d
     7cc:	24 81       	ldd	r18, Z+4	; 0x04
     7ce:	35 81       	ldd	r19, Z+5	; 0x05
     7d0:	42 17       	cp	r20, r18
     7d2:	53 07       	cpc	r21, r19
     7d4:	08 f4       	brcc	.+2      	; 0x7d8 <fifo_is_full+0x14>
     7d6:	80 e0       	ldi	r24, 0x00	; 0
}
     7d8:	08 95       	ret

000007da <fifo_get_average>:

uint32_t fifo_get_average(fifo_struct *bs)
{
     7da:	af 92       	push	r10
     7dc:	bf 92       	push	r11
     7de:	cf 92       	push	r12
     7e0:	df 92       	push	r13
     7e2:	ef 92       	push	r14
     7e4:	ff 92       	push	r15
     7e6:	0f 93       	push	r16
     7e8:	1f 93       	push	r17
     7ea:	cf 93       	push	r28
     7ec:	df 93       	push	r29
     7ee:	00 d0       	rcall	.+0      	; 0x7f0 <fifo_get_average+0x16>
     7f0:	0f 92       	push	r0
     7f2:	cd b7       	in	r28, 0x3d	; 61
     7f4:	de b7       	in	r29, 0x3e	; 62
     7f6:	8c 01       	movw	r16, r24
	uint32_t c = 0;
     7f8:	19 82       	std	Y+1, r1	; 0x01
     7fa:	1a 82       	std	Y+2, r1	; 0x02
     7fc:	1b 82       	std	Y+3, r1	; 0x03
     7fe:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t average = 0;
	uint16_t len = bs->entries;
     800:	fc 01       	movw	r30, r24
     802:	a4 84       	ldd	r10, Z+12	; 0x0c
     804:	b5 84       	ldd	r11, Z+13	; 0x0d
}

uint32_t fifo_get_average(fifo_struct *bs)
{
	uint32_t c = 0;
	uint32_t average = 0;
     806:	cc 24       	eor	r12, r12
     808:	dd 24       	eor	r13, r13
     80a:	76 01       	movw	r14, r12
	uint16_t len = bs->entries;
	while(fifo_get(bs, (uint8_t*)&c))
     80c:	08 c0       	rjmp	.+16     	; 0x81e <fifo_get_average+0x44>
		average+=c;
     80e:	89 81       	ldd	r24, Y+1	; 0x01
     810:	9a 81       	ldd	r25, Y+2	; 0x02
     812:	ab 81       	ldd	r26, Y+3	; 0x03
     814:	bc 81       	ldd	r27, Y+4	; 0x04
     816:	c8 0e       	add	r12, r24
     818:	d9 1e       	adc	r13, r25
     81a:	ea 1e       	adc	r14, r26
     81c:	fb 1e       	adc	r15, r27
uint32_t fifo_get_average(fifo_struct *bs)
{
	uint32_t c = 0;
	uint32_t average = 0;
	uint16_t len = bs->entries;
	while(fifo_get(bs, (uint8_t*)&c))
     81e:	c8 01       	movw	r24, r16
     820:	be 01       	movw	r22, r28
     822:	6f 5f       	subi	r22, 0xFF	; 255
     824:	7f 4f       	sbci	r23, 0xFF	; 255
     826:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <fifo_get>
     82a:	88 23       	and	r24, r24
     82c:	81 f7       	brne	.-32     	; 0x80e <fifo_get_average+0x34>
		average+=c;
	average/=len;
     82e:	95 01       	movw	r18, r10
     830:	40 e0       	ldi	r20, 0x00	; 0
     832:	50 e0       	ldi	r21, 0x00	; 0
     834:	c7 01       	movw	r24, r14
     836:	b6 01       	movw	r22, r12
     838:	0e 94 88 1c 	call	0x3910	; 0x3910 <__udivmodsi4>
	return average;
}
     83c:	b9 01       	movw	r22, r18
     83e:	ca 01       	movw	r24, r20
     840:	24 96       	adiw	r28, 0x04	; 4
     842:	cd bf       	out	0x3d, r28	; 61
     844:	de bf       	out	0x3e, r29	; 62
     846:	df 91       	pop	r29
     848:	cf 91       	pop	r28
     84a:	1f 91       	pop	r17
     84c:	0f 91       	pop	r16
     84e:	ff 90       	pop	r15
     850:	ef 90       	pop	r14
     852:	df 90       	pop	r13
     854:	cf 90       	pop	r12
     856:	bf 90       	pop	r11
     858:	af 90       	pop	r10
     85a:	08 95       	ret

0000085c <fifo_get_median>:

uint32_t fifo_get_median(fifo_struct *bs)
{
     85c:	cf 92       	push	r12
     85e:	df 92       	push	r13
     860:	ef 92       	push	r14
     862:	ff 92       	push	r15
     864:	0f 93       	push	r16
     866:	1f 93       	push	r17
     868:	cf 93       	push	r28
     86a:	df 93       	push	r29
     86c:	8c 01       	movw	r16, r24
	/// @todo Median Funktion um Funktionen für 8 Bit und 32 Bit erweitern.
	switch(bs->element_size)
     86e:	fc 01       	movw	r30, r24
     870:	82 81       	ldd	r24, Z+2	; 0x02
     872:	93 81       	ldd	r25, Z+3	; 0x03
     874:	82 30       	cpi	r24, 0x02	; 2
     876:	91 05       	cpc	r25, r1
     878:	71 f0       	breq	.+28     	; 0x896 <fifo_get_median+0x3a>
	{
		case 2:		return fifo_get_median16(bs);
		default: 	return 0;
     87a:	00 e0       	ldi	r16, 0x00	; 0
     87c:	10 e0       	ldi	r17, 0x00	; 0
     87e:	98 01       	movw	r18, r16
	}
}
     880:	b8 01       	movw	r22, r16
     882:	c9 01       	movw	r24, r18
     884:	df 91       	pop	r29
     886:	cf 91       	pop	r28
     888:	1f 91       	pop	r17
     88a:	0f 91       	pop	r16
     88c:	ff 90       	pop	r15
     88e:	ef 90       	pop	r14
     890:	df 90       	pop	r13
     892:	cf 90       	pop	r12
     894:	08 95       	ret

static uint16_t fifo_get_median16(fifo_struct *bs)
{
	uint16_t c = 0;
	uint16_t median = 0;
	uint16_t len = bs->entries;
     896:	64 85       	ldd	r22, Z+12	; 0x0c
     898:	75 85       	ldd	r23, Z+13	; 0x0d
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
     89a:	c0 80       	ld	r12, Z
     89c:	d1 80       	ldd	r13, Z+1	; 0x01
	if(len==0)	return 0;
     89e:	61 15       	cp	r22, r1
     8a0:	71 05       	cpc	r23, r1
     8a2:	59 f3       	breq	.-42     	; 0x87a <fifo_get_median+0x1e>
	if(len<=2)	return b[0];
     8a4:	63 30       	cpi	r22, 0x03	; 3
     8a6:	71 05       	cpc	r23, r1
     8a8:	a8 f1       	brcs	.+106    	; 0x914 <fifo_get_median+0xb8>
     8aa:	7b 01       	movw	r14, r22
     8ac:	08 94       	sec
     8ae:	e1 08       	sbc	r14, r1
     8b0:	f1 08       	sbc	r15, r1
     8b2:	d6 01       	movw	r26, r12
     8b4:	c0 e0       	ldi	r28, 0x00	; 0
     8b6:	d0 e0       	ldi	r29, 0x00	; 0
	for(i=0; i<len-1; i++)
	{
		for(j=i+1; j<len; j++)
     8b8:	21 96       	adiw	r28, 0x01	; 1
     8ba:	c6 17       	cp	r28, r22
     8bc:	d7 07       	cpc	r29, r23
     8be:	a8 f4       	brcc	.+42     	; 0x8ea <fifo_get_median+0x8e>
     8c0:	fd 01       	movw	r30, r26
     8c2:	ae 01       	movw	r20, r28
		{
			if(b[i]<b[j])
     8c4:	2d 91       	ld	r18, X+
     8c6:	3c 91       	ld	r19, X
     8c8:	11 97       	sbiw	r26, 0x01	; 1
     8ca:	82 81       	ldd	r24, Z+2	; 0x02
     8cc:	93 81       	ldd	r25, Z+3	; 0x03
     8ce:	28 17       	cp	r18, r24
     8d0:	39 07       	cpc	r19, r25
     8d2:	28 f4       	brcc	.+10     	; 0x8de <fifo_get_median+0x82>
			{
				c = b[i];
				b[i] = b[j];
     8d4:	8d 93       	st	X+, r24
     8d6:	9c 93       	st	X, r25
     8d8:	11 97       	sbiw	r26, 0x01	; 1
				b[j] = c;
     8da:	22 83       	std	Z+2, r18	; 0x02
     8dc:	33 83       	std	Z+3, r19	; 0x03
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
	for(i=0; i<len-1; i++)
	{
		for(j=i+1; j<len; j++)
     8de:	4f 5f       	subi	r20, 0xFF	; 255
     8e0:	5f 4f       	sbci	r21, 0xFF	; 255
     8e2:	32 96       	adiw	r30, 0x02	; 2
     8e4:	46 17       	cp	r20, r22
     8e6:	57 07       	cpc	r21, r23
     8e8:	68 f3       	brcs	.-38     	; 0x8c4 <fifo_get_median+0x68>
     8ea:	12 96       	adiw	r26, 0x02	; 2
	uint16_t len = bs->entries;
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
	for(i=0; i<len-1; i++)
     8ec:	ce 15       	cp	r28, r14
     8ee:	df 05       	cpc	r29, r15
     8f0:	18 f3       	brcs	.-58     	; 0x8b8 <fifo_get_median+0x5c>
				b[i] = b[j];
				b[j] = c;
			}
		}
	}
	median = b[len/2];
     8f2:	6e 7f       	andi	r22, 0xFE	; 254
     8f4:	6c 0d       	add	r22, r12
     8f6:	7d 1d       	adc	r23, r13
     8f8:	fb 01       	movw	r30, r22
     8fa:	80 81       	ld	r24, Z
     8fc:	91 81       	ldd	r25, Z+1	; 0x01
	return FIFO_OK;
}

inline void fifo_clear(fifo_struct *bs)
{
	bs->read_pos = 0;
     8fe:	f8 01       	movw	r30, r16
     900:	10 86       	std	Z+8, r1	; 0x08
     902:	11 86       	std	Z+9, r1	; 0x09
	bs->write_pos = 0;
     904:	12 86       	std	Z+10, r1	; 0x0a
     906:	13 86       	std	Z+11, r1	; 0x0b
	bs->entries = 0;
     908:	14 86       	std	Z+12, r1	; 0x0c
     90a:	15 86       	std	Z+13, r1	; 0x0d
     90c:	8c 01       	movw	r16, r24
     90e:	20 e0       	ldi	r18, 0x00	; 0
     910:	30 e0       	ldi	r19, 0x00	; 0
     912:	b6 cf       	rjmp	.-148    	; 0x880 <fifo_get_median+0x24>
	uint16_t median = 0;
	uint16_t len = bs->entries;
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
     914:	f6 01       	movw	r30, r12
     916:	00 81       	ld	r16, Z
     918:	11 81       	ldd	r17, Z+1	; 0x01
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	b0 cf       	rjmp	.-160    	; 0x880 <fifo_get_median+0x24>

00000920 <mcu_atxega128a1_init>:
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
}

static MCU_RESULT mcu_atxega128a1_init(uint32_t frq_ext, MCU_FRQ_SYS_SOURCE sys_src, MCU_FRQ_PLL_SOURCE pll_src, uint8_t pll_multiplicator)
{	
     920:	0f 93       	push	r16
     922:	1f 93       	push	r17
     924:	cf 93       	push	r28
	uint8_t pll_src_reg = 0;
	uint32_t pll_src_frq = 0;
	uint8_t clk_src = 0;
	switch(sys_src)
     926:	41 30       	cpi	r20, 0x01	; 1
     928:	09 f4       	brne	.+2      	; 0x92c <mcu_atxega128a1_init+0xc>
     92a:	a6 c0       	rjmp	.+332    	; 0xa78 <mcu_atxega128a1_init+0x158>
     92c:	41 30       	cpi	r20, 0x01	; 1
     92e:	80 f0       	brcs	.+32     	; 0x950 <mcu_atxega128a1_init+0x30>
     930:	42 30       	cpi	r20, 0x02	; 2
     932:	09 f4       	brne	.+2      	; 0x936 <mcu_atxega128a1_init+0x16>
     934:	e5 c0       	rjmp	.+458    	; 0xb00 <mcu_atxega128a1_init+0x1e0>
     936:	43 30       	cpi	r20, 0x03	; 3
     938:	09 f4       	brne	.+2      	; 0x93c <mcu_atxega128a1_init+0x1c>
     93a:	45 c0       	rjmp	.+138    	; 0x9c6 <mcu_atxega128a1_init+0xa6>

				default:										return MCU_ERROR_FRQ_MCU_INVALID;	// S.o. PLL muss Quelle haben
			}
			mcu_frq_pll_hz = pll_src_frq * pll_multiplicator;
			if(mcu_frq_pll_hz<10000000)							return MCU_ERROR_FRQ_MCU_INVALID;	// PLL Clock muss mindestens 10 MHz sein!
			if(mcu_frq_pll_hz>200000000)						return MCU_ERROR_FRQ_MCU_INVALID;	// PLL Clock darf maximal 200 MHz sein!
     93c:	02 e0       	ldi	r16, 0x02	; 2
     93e:	10 e0       	ldi	r17, 0x00	; 0
     940:	20 e0       	ldi	r18, 0x00	; 0
     942:	30 e0       	ldi	r19, 0x00	; 0
	mcu_frq_peripheral_hz = mcu_frq_sys_hz;
	
	PMIC.CTRL |= 0x07;  //High-, Medium und Low-Level Interrupts freigeben

	return MCU_OK;
}
     944:	b8 01       	movw	r22, r16
     946:	c9 01       	movw	r24, r18
     948:	cf 91       	pop	r28
     94a:	1f 91       	pop	r17
     94c:	0f 91       	pop	r16
     94e:	08 95       	ret
	uint32_t pll_src_frq = 0;
	uint8_t clk_src = 0;
	switch(sys_src)
	{
		case MCU_FRQ_SYS_SRC_EXTERNAL_OSCILLATOR:
			if(frq_ext>16000000)	return MCU_ERROR_FRQ_EXT_INVALID;	// Der ATXMega 128 A1 verträgt maximal 16 MHz!
     950:	61 30       	cpi	r22, 0x01	; 1
     952:	24 e2       	ldi	r18, 0x24	; 36
     954:	72 07       	cpc	r23, r18
     956:	24 ef       	ldi	r18, 0xF4	; 244
     958:	82 07       	cpc	r24, r18
     95a:	20 e0       	ldi	r18, 0x00	; 0
     95c:	92 07       	cpc	r25, r18
     95e:	08 f0       	brcs	.+2      	; 0x962 <mcu_atxega128a1_init+0x42>
     960:	e6 c0       	rjmp	.+460    	; 0xb2e <mcu_atxega128a1_init+0x20e>
			if(frq_ext<400000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Es werden mindestens 400 kHz benötigt!
     962:	60 38       	cpi	r22, 0x80	; 128
     964:	ea e1       	ldi	r30, 0x1A	; 26
     966:	7e 07       	cpc	r23, r30
     968:	e6 e0       	ldi	r30, 0x06	; 6
     96a:	8e 07       	cpc	r24, r30
     96c:	e0 e0       	ldi	r30, 0x00	; 0
     96e:	9e 07       	cpc	r25, r30
     970:	08 f4       	brcc	.+2      	; 0x974 <mcu_atxega128a1_init+0x54>
     972:	dd c0       	rjmp	.+442    	; 0xb2e <mcu_atxega128a1_init+0x20e>

			if(frq_ext>=12000000)		OSC.XOSCCTRL = 0xC3;	// Range 12-16 und CTAL_256CLK
     974:	60 30       	cpi	r22, 0x00	; 0
     976:	2b e1       	ldi	r18, 0x1B	; 27
     978:	72 07       	cpc	r23, r18
     97a:	27 eb       	ldi	r18, 0xB7	; 183
     97c:	82 07       	cpc	r24, r18
     97e:	20 e0       	ldi	r18, 0x00	; 0
     980:	92 07       	cpc	r25, r18
     982:	08 f0       	brcs	.+2      	; 0x986 <mcu_atxega128a1_init+0x66>
     984:	de c0       	rjmp	.+444    	; 0xb42 <mcu_atxega128a1_init+0x222>
			else if(frq_ext>=9000000)	OSC.XOSCCTRL = 0x83;	// Range 9-12 und CTAL_256CLK
     986:	60 34       	cpi	r22, 0x40	; 64
     988:	e4 e5       	ldi	r30, 0x54	; 84
     98a:	7e 07       	cpc	r23, r30
     98c:	e9 e8       	ldi	r30, 0x89	; 137
     98e:	8e 07       	cpc	r24, r30
     990:	e0 e0       	ldi	r30, 0x00	; 0
     992:	9e 07       	cpc	r25, r30
     994:	08 f4       	brcc	.+2      	; 0x998 <mcu_atxega128a1_init+0x78>
     996:	fb c0       	rjmp	.+502    	; 0xb8e <mcu_atxega128a1_init+0x26e>
     998:	23 e8       	ldi	r18, 0x83	; 131
     99a:	e0 e5       	ldi	r30, 0x50	; 80
     99c:	f0 e0       	ldi	r31, 0x00	; 0
     99e:	22 83       	std	Z+2, r18	; 0x02
			else if(frq_ext>=2000000)	OSC.XOSCCTRL = 0x43;	// Range 2-9 und CTAL_256CLK
			else						OSC.XOSCCTRL = 0x03;	// Range 0.4-2 und CTAL_256CLK

			OSC.CTRL |= 0x08;								// Enable Bit setzen
     9a0:	20 91 50 00 	lds	r18, 0x0050
     9a4:	28 60       	ori	r18, 0x08	; 8
     9a6:	20 93 50 00 	sts	0x0050, r18
			while(!(OSC.STATUS&0x08));						// Warten bis Clock Stabil ist
     9aa:	20 91 51 00 	lds	r18, 0x0051
     9ae:	23 ff       	sbrs	r18, 3
     9b0:	fc cf       	rjmp	.-8      	; 0x9aa <mcu_atxega128a1_init+0x8a>
			mcu_frq_sys_hz = frq_ext;
     9b2:	60 93 cb 20 	sts	0x20CB, r22
     9b6:	70 93 cc 20 	sts	0x20CC, r23
     9ba:	80 93 cd 20 	sts	0x20CD, r24
     9be:	90 93 ce 20 	sts	0x20CE, r25
			clk_src = CLK_SCLKSEL_XOSC_gc;
     9c2:	83 e0       	ldi	r24, 0x03	; 3
		break;
     9c4:	6f c0       	rjmp	.+222    	; 0xaa4 <mcu_atxega128a1_init+0x184>
			mcu_frq_sys_hz = 32000000;
			clk_src = CLK_SCLKSEL_RC32M_gc;
		break;

		case MCU_FRQ_SYS_SRC_PLL:
			if(pll_multiplicator == 0 || pll_multiplicator>31)	return MCU_ERROR_FRQ_MCU_INVALID;	// Multiplikator muss 1-31 sein
     9c6:	30 2f       	mov	r19, r16
     9c8:	31 50       	subi	r19, 0x01	; 1
     9ca:	3f 31       	cpi	r19, 0x1F	; 31
     9cc:	08 f0       	brcs	.+2      	; 0x9d0 <mcu_atxega128a1_init+0xb0>
     9ce:	b6 cf       	rjmp	.-148    	; 0x93c <mcu_atxega128a1_init+0x1c>
			OSC.CTRL &= ~0x01;	// PLL deaktivieren!
     9d0:	30 91 50 00 	lds	r19, 0x0050
     9d4:	3e 7f       	andi	r19, 0xFE	; 254
     9d6:	30 93 50 00 	sts	0x0050, r19
			switch(pll_src)
     9da:	21 30       	cpi	r18, 0x01	; 1
     9dc:	09 f4       	brne	.+2      	; 0x9e0 <mcu_atxega128a1_init+0xc0>
     9de:	b6 c0       	rjmp	.+364    	; 0xb4c <mcu_atxega128a1_init+0x22c>
     9e0:	21 30       	cpi	r18, 0x01	; 1
     9e2:	08 f0       	brcs	.+2      	; 0x9e6 <mcu_atxega128a1_init+0xc6>
     9e4:	c2 c0       	rjmp	.+388    	; 0xb6a <mcu_atxega128a1_init+0x24a>
			{
				case MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR:
					if(frq_ext<400000 || frq_ext>16000000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Externer Quarz außerhalb der Spezifikation!
     9e6:	9b 01       	movw	r18, r22
     9e8:	ac 01       	movw	r20, r24
     9ea:	20 58       	subi	r18, 0x80	; 128
     9ec:	3a 41       	sbci	r19, 0x1A	; 26
     9ee:	46 40       	sbci	r20, 0x06	; 6
     9f0:	50 40       	sbci	r21, 0x00	; 0
     9f2:	21 38       	cpi	r18, 0x81	; 129
     9f4:	e9 e0       	ldi	r30, 0x09	; 9
     9f6:	3e 07       	cpc	r19, r30
     9f8:	ee ee       	ldi	r30, 0xEE	; 238
     9fa:	4e 07       	cpc	r20, r30
     9fc:	e0 e0       	ldi	r30, 0x00	; 0
     9fe:	5e 07       	cpc	r21, r30
     a00:	08 f0       	brcs	.+2      	; 0xa04 <mcu_atxega128a1_init+0xe4>
     a02:	95 c0       	rjmp	.+298    	; 0xb2e <mcu_atxega128a1_init+0x20e>
					// TODO: Bei Anwendung möglicherweise dieselben Register setzen, wie oben bei der externen Clock?
					pll_src_reg = 0xC0;
     a04:	c0 ec       	ldi	r28, 0xC0	; 192

				case MCU_FRQ_PLL_SRC_NONE:						return MCU_ERROR_FRQ_MCU_INVALID;	// Wenn die Quelle der System Clock die PLL ist, muss diese auch eine Quelle haben

				default:										return MCU_ERROR_FRQ_MCU_INVALID;	// S.o. PLL muss Quelle haben
			}
			mcu_frq_pll_hz = pll_src_frq * pll_multiplicator;
     a06:	20 2f       	mov	r18, r16
     a08:	30 e0       	ldi	r19, 0x00	; 0
     a0a:	40 e0       	ldi	r20, 0x00	; 0
     a0c:	50 e0       	ldi	r21, 0x00	; 0
     a0e:	0e 94 42 1c 	call	0x3884	; 0x3884 <__mulsi3>
     a12:	dc 01       	movw	r26, r24
     a14:	cb 01       	movw	r24, r22
     a16:	80 93 cf 20 	sts	0x20CF, r24
     a1a:	90 93 d0 20 	sts	0x20D0, r25
     a1e:	a0 93 d1 20 	sts	0x20D1, r26
     a22:	b0 93 d2 20 	sts	0x20D2, r27
			if(mcu_frq_pll_hz<10000000)							return MCU_ERROR_FRQ_MCU_INVALID;	// PLL Clock muss mindestens 10 MHz sein!
     a26:	80 38       	cpi	r24, 0x80	; 128
     a28:	26 e9       	ldi	r18, 0x96	; 150
     a2a:	92 07       	cpc	r25, r18
     a2c:	28 e9       	ldi	r18, 0x98	; 152
     a2e:	a2 07       	cpc	r26, r18
     a30:	20 e0       	ldi	r18, 0x00	; 0
     a32:	b2 07       	cpc	r27, r18
     a34:	08 f4       	brcc	.+2      	; 0xa38 <mcu_atxega128a1_init+0x118>
     a36:	82 cf       	rjmp	.-252    	; 0x93c <mcu_atxega128a1_init+0x1c>
			if(mcu_frq_pll_hz>200000000)						return MCU_ERROR_FRQ_MCU_INVALID;	// PLL Clock darf maximal 200 MHz sein!
     a38:	81 30       	cpi	r24, 0x01	; 1
     a3a:	e2 ec       	ldi	r30, 0xC2	; 194
     a3c:	9e 07       	cpc	r25, r30
     a3e:	eb ee       	ldi	r30, 0xEB	; 235
     a40:	ae 07       	cpc	r26, r30
     a42:	eb e0       	ldi	r30, 0x0B	; 11
     a44:	be 07       	cpc	r27, r30
     a46:	08 f0       	brcs	.+2      	; 0xa4a <mcu_atxega128a1_init+0x12a>
     a48:	79 cf       	rjmp	.-270    	; 0x93c <mcu_atxega128a1_init+0x1c>
			// PLL setzen nach [3] Seite 6
			OSC.PLLCTRL = pll_src_reg | pll_multiplicator;	// PLL Source und Multiplikator setzen
     a4a:	c0 2b       	or	r28, r16
     a4c:	e0 e5       	ldi	r30, 0x50	; 80
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	c5 83       	std	Z+5, r28	; 0x05
			OSC.CTRL |= 0x10;								// PLL Enable Bit setzen
     a52:	20 91 50 00 	lds	r18, 0x0050
     a56:	20 61       	ori	r18, 0x10	; 16
     a58:	20 93 50 00 	sts	0x0050, r18
			while(!(OSC.STATUS&0x10));
     a5c:	20 91 51 00 	lds	r18, 0x0051
     a60:	24 ff       	sbrs	r18, 4
     a62:	fc cf       	rjmp	.-8      	; 0xa5c <mcu_atxega128a1_init+0x13c>
			mcu_frq_sys_hz = mcu_frq_pll_hz;
     a64:	80 93 cb 20 	sts	0x20CB, r24
     a68:	90 93 cc 20 	sts	0x20CC, r25
     a6c:	a0 93 cd 20 	sts	0x20CD, r26
     a70:	b0 93 ce 20 	sts	0x20CE, r27
			clk_src = CLK_SCLKSEL_PLL_gc;
     a74:	84 e0       	ldi	r24, 0x04	; 4
		break;
     a76:	16 c0       	rjmp	.+44     	; 0xaa4 <mcu_atxega128a1_init+0x184>
			mcu_frq_sys_hz = frq_ext;
			clk_src = CLK_SCLKSEL_XOSC_gc;
		break;

		case MCU_FRQ_SYS_SRC_INTERNAL_2MHZ:
			OSC.CTRL |= 0x01;								// Enable Bit setzen
     a78:	80 91 50 00 	lds	r24, 0x0050
     a7c:	81 60       	ori	r24, 0x01	; 1
     a7e:	80 93 50 00 	sts	0x0050, r24
			while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
     a82:	80 91 51 00 	lds	r24, 0x0051
     a86:	80 ff       	sbrs	r24, 0
     a88:	fc cf       	rjmp	.-8      	; 0xa82 <mcu_atxega128a1_init+0x162>
			mcu_frq_sys_hz = 2000000;
     a8a:	80 e8       	ldi	r24, 0x80	; 128
     a8c:	94 e8       	ldi	r25, 0x84	; 132
     a8e:	ae e1       	ldi	r26, 0x1E	; 30
     a90:	b0 e0       	ldi	r27, 0x00	; 0
     a92:	80 93 cb 20 	sts	0x20CB, r24
     a96:	90 93 cc 20 	sts	0x20CC, r25
     a9a:	a0 93 cd 20 	sts	0x20CD, r26
     a9e:	b0 93 ce 20 	sts	0x20CE, r27
			clk_src = CLK_SCLKSEL_RC2M_gc;
     aa2:	80 e0       	ldi	r24, 0x00	; 0
			clk_src = CLK_SCLKSEL_PLL_gc;
		break;
		default:												return MCU_ERROR_FRQ_MCU_INVALID;	// Ungültige System Clock Source
	}

	CCP = CCP_IOREG_gc;	// Protection entfernen um Clock zu setzen
     aa4:	98 ed       	ldi	r25, 0xD8	; 216
     aa6:	94 bf       	out	0x34, r25	; 52
	CLK.CTRL = clk_src;
     aa8:	80 93 40 00 	sts	0x0040, r24
	CLK.PSCTRL = 0x00;	// No Division -> In Zukunft vielleicht auch einstellbar, wenn nötig
     aac:	e0 e4       	ldi	r30, 0x40	; 64
     aae:	f0 e0       	ldi	r31, 0x00	; 0
     ab0:	11 82       	std	Z+1, r1	; 0x01

	mcu_frq_cpu_hz = mcu_frq_sys_hz;
     ab2:	80 91 cb 20 	lds	r24, 0x20CB
     ab6:	90 91 cc 20 	lds	r25, 0x20CC
     aba:	a0 91 cd 20 	lds	r26, 0x20CD
     abe:	b0 91 ce 20 	lds	r27, 0x20CE
     ac2:	80 93 c3 20 	sts	0x20C3, r24
     ac6:	90 93 c4 20 	sts	0x20C4, r25
     aca:	a0 93 c5 20 	sts	0x20C5, r26
     ace:	b0 93 c6 20 	sts	0x20C6, r27
	mcu_frq_peripheral_hz = mcu_frq_sys_hz;
     ad2:	80 93 c7 20 	sts	0x20C7, r24
     ad6:	90 93 c8 20 	sts	0x20C8, r25
     ada:	a0 93 c9 20 	sts	0x20C9, r26
     ade:	b0 93 ca 20 	sts	0x20CA, r27
	
	PMIC.CTRL |= 0x07;  //High-, Medium und Low-Level Interrupts freigeben
     ae2:	80 91 a2 00 	lds	r24, 0x00A2
     ae6:	87 60       	ori	r24, 0x07	; 7
     ae8:	e0 ea       	ldi	r30, 0xA0	; 160
     aea:	f0 e0       	ldi	r31, 0x00	; 0
     aec:	82 83       	std	Z+2, r24	; 0x02

	return MCU_OK;
     aee:	00 e0       	ldi	r16, 0x00	; 0
     af0:	10 e0       	ldi	r17, 0x00	; 0
     af2:	98 01       	movw	r18, r16
}
     af4:	b8 01       	movw	r22, r16
     af6:	c9 01       	movw	r24, r18
     af8:	cf 91       	pop	r28
     afa:	1f 91       	pop	r17
     afc:	0f 91       	pop	r16
     afe:	08 95       	ret
			mcu_frq_sys_hz = 2000000;
			clk_src = CLK_SCLKSEL_RC2M_gc;
		break;

		case MCU_FRQ_SYS_SRC_INTERNAL_32MHZ:
			OSC.CTRL |= 0x02;								// Enable Bit setzen
     b00:	80 91 50 00 	lds	r24, 0x0050
     b04:	82 60       	ori	r24, 0x02	; 2
     b06:	80 93 50 00 	sts	0x0050, r24
			while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
     b0a:	80 91 51 00 	lds	r24, 0x0051
     b0e:	81 ff       	sbrs	r24, 1
     b10:	fc cf       	rjmp	.-8      	; 0xb0a <mcu_atxega128a1_init+0x1ea>
			mcu_frq_sys_hz = 32000000;
     b12:	80 e0       	ldi	r24, 0x00	; 0
     b14:	98 e4       	ldi	r25, 0x48	; 72
     b16:	a8 ee       	ldi	r26, 0xE8	; 232
     b18:	b1 e0       	ldi	r27, 0x01	; 1
     b1a:	80 93 cb 20 	sts	0x20CB, r24
     b1e:	90 93 cc 20 	sts	0x20CC, r25
     b22:	a0 93 cd 20 	sts	0x20CD, r26
     b26:	b0 93 ce 20 	sts	0x20CE, r27
			clk_src = CLK_SCLKSEL_RC32M_gc;
     b2a:	81 e0       	ldi	r24, 0x01	; 1
		break;
     b2c:	bb cf       	rjmp	.-138    	; 0xaa4 <mcu_atxega128a1_init+0x184>
			if(pll_multiplicator == 0 || pll_multiplicator>31)	return MCU_ERROR_FRQ_MCU_INVALID;	// Multiplikator muss 1-31 sein
			OSC.CTRL &= ~0x01;	// PLL deaktivieren!
			switch(pll_src)
			{
				case MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR:
					if(frq_ext<400000 || frq_ext>16000000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Externer Quarz außerhalb der Spezifikation!
     b2e:	01 e0       	ldi	r16, 0x01	; 1
     b30:	10 e0       	ldi	r17, 0x00	; 0
     b32:	20 e0       	ldi	r18, 0x00	; 0
     b34:	30 e0       	ldi	r19, 0x00	; 0
	mcu_frq_peripheral_hz = mcu_frq_sys_hz;
	
	PMIC.CTRL |= 0x07;  //High-, Medium und Low-Level Interrupts freigeben

	return MCU_OK;
}
     b36:	b8 01       	movw	r22, r16
     b38:	c9 01       	movw	r24, r18
     b3a:	cf 91       	pop	r28
     b3c:	1f 91       	pop	r17
     b3e:	0f 91       	pop	r16
     b40:	08 95       	ret
	{
		case MCU_FRQ_SYS_SRC_EXTERNAL_OSCILLATOR:
			if(frq_ext>16000000)	return MCU_ERROR_FRQ_EXT_INVALID;	// Der ATXMega 128 A1 verträgt maximal 16 MHz!
			if(frq_ext<400000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Es werden mindestens 400 kHz benötigt!

			if(frq_ext>=12000000)		OSC.XOSCCTRL = 0xC3;	// Range 12-16 und CTAL_256CLK
     b42:	23 ec       	ldi	r18, 0xC3	; 195
     b44:	e0 e5       	ldi	r30, 0x50	; 80
     b46:	f0 e0       	ldi	r31, 0x00	; 0
     b48:	22 83       	std	Z+2, r18	; 0x02
     b4a:	2a cf       	rjmp	.-428    	; 0x9a0 <mcu_atxega128a1_init+0x80>
					pll_src_reg = 0xC0;
					pll_src_frq = frq_ext;
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_2MHZ:
					OSC.CTRL |= 0x01;								// Enable Bit setzen
     b4c:	80 91 50 00 	lds	r24, 0x0050
     b50:	81 60       	ori	r24, 0x01	; 1
     b52:	80 93 50 00 	sts	0x0050, r24
					while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
     b56:	80 91 51 00 	lds	r24, 0x0051
     b5a:	80 ff       	sbrs	r24, 0
     b5c:	fc cf       	rjmp	.-8      	; 0xb56 <mcu_atxega128a1_init+0x236>
					pll_src_reg = 0x00;
					pll_src_frq = 2000000;
     b5e:	60 e8       	ldi	r22, 0x80	; 128
     b60:	74 e8       	ldi	r23, 0x84	; 132
     b62:	8e e1       	ldi	r24, 0x1E	; 30
     b64:	90 e0       	ldi	r25, 0x00	; 0
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_2MHZ:
					OSC.CTRL |= 0x01;								// Enable Bit setzen
					while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
					pll_src_reg = 0x00;
     b66:	c0 e0       	ldi	r28, 0x00	; 0
     b68:	4e cf       	rjmp	.-356    	; 0xa06 <mcu_atxega128a1_init+0xe6>
		break;

		case MCU_FRQ_SYS_SRC_PLL:
			if(pll_multiplicator == 0 || pll_multiplicator>31)	return MCU_ERROR_FRQ_MCU_INVALID;	// Multiplikator muss 1-31 sein
			OSC.CTRL &= ~0x01;	// PLL deaktivieren!
			switch(pll_src)
     b6a:	22 30       	cpi	r18, 0x02	; 2
     b6c:	09 f0       	breq	.+2      	; 0xb70 <mcu_atxega128a1_init+0x250>
     b6e:	e6 ce       	rjmp	.-564    	; 0x93c <mcu_atxega128a1_init+0x1c>
					pll_src_reg = 0x00;
					pll_src_frq = 2000000;
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4:
					OSC.CTRL |= 0x02;								// Enable Bit setzen
     b70:	80 91 50 00 	lds	r24, 0x0050
     b74:	82 60       	ori	r24, 0x02	; 2
     b76:	80 93 50 00 	sts	0x0050, r24
					while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
     b7a:	80 91 51 00 	lds	r24, 0x0051
     b7e:	81 ff       	sbrs	r24, 1
     b80:	fc cf       	rjmp	.-8      	; 0xb7a <mcu_atxega128a1_init+0x25a>
					pll_src_reg = 0x80;
					pll_src_frq = 8000000;
     b82:	60 e0       	ldi	r22, 0x00	; 0
     b84:	72 e1       	ldi	r23, 0x12	; 18
     b86:	8a e7       	ldi	r24, 0x7A	; 122
     b88:	90 e0       	ldi	r25, 0x00	; 0
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4:
					OSC.CTRL |= 0x02;								// Enable Bit setzen
					while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
					pll_src_reg = 0x80;
     b8a:	c0 e8       	ldi	r28, 0x80	; 128
     b8c:	3c cf       	rjmp	.-392    	; 0xa06 <mcu_atxega128a1_init+0xe6>
			if(frq_ext>16000000)	return MCU_ERROR_FRQ_EXT_INVALID;	// Der ATXMega 128 A1 verträgt maximal 16 MHz!
			if(frq_ext<400000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Es werden mindestens 400 kHz benötigt!

			if(frq_ext>=12000000)		OSC.XOSCCTRL = 0xC3;	// Range 12-16 und CTAL_256CLK
			else if(frq_ext>=9000000)	OSC.XOSCCTRL = 0x83;	// Range 9-12 und CTAL_256CLK
			else if(frq_ext>=2000000)	OSC.XOSCCTRL = 0x43;	// Range 2-9 und CTAL_256CLK
     b8e:	60 38       	cpi	r22, 0x80	; 128
     b90:	24 e8       	ldi	r18, 0x84	; 132
     b92:	72 07       	cpc	r23, r18
     b94:	2e e1       	ldi	r18, 0x1E	; 30
     b96:	82 07       	cpc	r24, r18
     b98:	20 e0       	ldi	r18, 0x00	; 0
     b9a:	92 07       	cpc	r25, r18
     b9c:	28 f0       	brcs	.+10     	; 0xba8 <mcu_atxega128a1_init+0x288>
     b9e:	23 e4       	ldi	r18, 0x43	; 67
     ba0:	e0 e5       	ldi	r30, 0x50	; 80
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	22 83       	std	Z+2, r18	; 0x02
     ba6:	fc ce       	rjmp	.-520    	; 0x9a0 <mcu_atxega128a1_init+0x80>
			else						OSC.XOSCCTRL = 0x03;	// Range 0.4-2 und CTAL_256CLK
     ba8:	23 e0       	ldi	r18, 0x03	; 3
     baa:	e0 e5       	ldi	r30, 0x50	; 80
     bac:	f0 e0       	ldi	r31, 0x00	; 0
     bae:	22 83       	std	Z+2, r18	; 0x02
     bb0:	f7 ce       	rjmp	.-530    	; 0x9a0 <mcu_atxega128a1_init+0x80>

00000bb2 <mcu_get_port_reg>:
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     bb2:	90 e0       	ldi	r25, 0x00	; 0
     bb4:	80 7f       	andi	r24, 0xF0	; 240
     bb6:	90 70       	andi	r25, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a9 f1       	breq	.+106    	; 0xc28 <mcu_get_port_reg+0x76>
     bbe:	81 34       	cpi	r24, 0x41	; 65
     bc0:	91 05       	cpc	r25, r1
     bc2:	7c f0       	brlt	.+30     	; 0xbe2 <mcu_get_port_reg+0x30>
     bc4:	80 37       	cpi	r24, 0x70	; 112
     bc6:	91 05       	cpc	r25, r1
     bc8:	a9 f1       	breq	.+106    	; 0xc34 <mcu_get_port_reg+0x82>
     bca:	81 37       	cpi	r24, 0x71	; 113
     bcc:	91 05       	cpc	r25, r1
     bce:	c4 f4       	brge	.+48     	; 0xc00 <mcu_get_port_reg+0x4e>
     bd0:	80 35       	cpi	r24, 0x50	; 80
     bd2:	91 05       	cpc	r25, r1
     bd4:	a9 f1       	breq	.+106    	; 0xc40 <mcu_get_port_reg+0x8e>
     bd6:	80 36       	cpi	r24, 0x60	; 96
     bd8:	91 05       	cpc	r25, r1
     bda:	79 f1       	breq	.+94     	; 0xc3a <mcu_get_port_reg+0x88>
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
		case PJ_0: 	return &PORTJ;
		case PK_0: 	return &PORTK;
		case PQ_0:	return &PORTQ;
		default: 	return NULL;
     bdc:	80 e0       	ldi	r24, 0x00	; 0
     bde:	90 e0       	ldi	r25, 0x00	; 0
     be0:	08 95       	ret
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     be2:	80 31       	cpi	r24, 0x10	; 16
     be4:	91 05       	cpc	r25, r1
     be6:	e9 f0       	breq	.+58     	; 0xc22 <mcu_get_port_reg+0x70>
     be8:	81 31       	cpi	r24, 0x11	; 17
     bea:	91 05       	cpc	r25, r1
     bec:	94 f0       	brlt	.+36     	; 0xc12 <mcu_get_port_reg+0x60>
     bee:	80 32       	cpi	r24, 0x20	; 32
     bf0:	91 05       	cpc	r25, r1
     bf2:	e9 f0       	breq	.+58     	; 0xc2e <mcu_get_port_reg+0x7c>
     bf4:	80 33       	cpi	r24, 0x30	; 48
     bf6:	91 05       	cpc	r25, r1
     bf8:	89 f7       	brne	.-30     	; 0xbdc <mcu_get_port_reg+0x2a>
	{
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
		case PD_0: 	return &PORTD;
     bfa:	80 e6       	ldi	r24, 0x60	; 96
     bfc:	96 e0       	ldi	r25, 0x06	; 6
     bfe:	08 95       	ret
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     c00:	80 38       	cpi	r24, 0x80	; 128
     c02:	91 05       	cpc	r25, r1
     c04:	59 f0       	breq	.+22     	; 0xc1c <mcu_get_port_reg+0x6a>
     c06:	80 39       	cpi	r24, 0x90	; 144
     c08:	91 05       	cpc	r25, r1
     c0a:	41 f7       	brne	.-48     	; 0xbdc <mcu_get_port_reg+0x2a>
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
		case PJ_0: 	return &PORTJ;
		case PK_0: 	return &PORTK;
		case PQ_0:	return &PORTQ;
     c0c:	80 ec       	ldi	r24, 0xC0	; 192
     c0e:	97 e0       	ldi	r25, 0x07	; 7
     c10:	08 95       	ret
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     c12:	00 97       	sbiw	r24, 0x00	; 0
     c14:	19 f7       	brne	.-58     	; 0xbdc <mcu_get_port_reg+0x2a>
	{
		case PA_0: 	return &PORTA;
     c16:	80 e0       	ldi	r24, 0x00	; 0
     c18:	96 e0       	ldi	r25, 0x06	; 6
     c1a:	08 95       	ret
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
		case PJ_0: 	return &PORTJ;
		case PK_0: 	return &PORTK;
     c1c:	80 e2       	ldi	r24, 0x20	; 32
     c1e:	97 e0       	ldi	r25, 0x07	; 7
     c20:	08 95       	ret
static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
	{
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
     c22:	80 e2       	ldi	r24, 0x20	; 32
     c24:	96 e0       	ldi	r25, 0x06	; 6
		case PJ_0: 	return &PORTJ;
		case PK_0: 	return &PORTK;
		case PQ_0:	return &PORTQ;
		default: 	return NULL;
	}
}
     c26:	08 95       	ret
	{
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
     c28:	80 e8       	ldi	r24, 0x80	; 128
     c2a:	96 e0       	ldi	r25, 0x06	; 6
     c2c:	08 95       	ret
{
	switch(p&0xF0)
	{
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
     c2e:	80 e4       	ldi	r24, 0x40	; 64
     c30:	96 e0       	ldi	r25, 0x06	; 6
     c32:	08 95       	ret
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
		case PJ_0: 	return &PORTJ;
     c34:	80 e0       	ldi	r24, 0x00	; 0
     c36:	97 e0       	ldi	r25, 0x07	; 7
     c38:	08 95       	ret
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
     c3a:	80 ee       	ldi	r24, 0xE0	; 224
     c3c:	96 e0       	ldi	r25, 0x06	; 6
     c3e:	08 95       	ret
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
     c40:	80 ea       	ldi	r24, 0xA0	; 160
     c42:	96 e0       	ldi	r25, 0x06	; 6
     c44:	08 95       	ret

00000c46 <mcu_set_port_pinnctrl>:
		default: 	return NULL;
	}
}

static void mcu_set_port_pinnctrl(MCU_IO_PIN p, bool is_set, uint8_t value)
{
     c46:	1f 93       	push	r17
     c48:	cf 93       	push	r28
     c4a:	df 93       	push	r29
     c4c:	0f 92       	push	r0
     c4e:	0f 92       	push	r0
     c50:	cd b7       	in	r28, 0x3d	; 61
     c52:	de b7       	in	r29, 0x3e	; 62
     c54:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
     c56:	4a 83       	std	Y+2, r20	; 0x02
     c58:	69 83       	std	Y+1, r22	; 0x01
     c5a:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <mcu_get_port_reg>
     c5e:	fc 01       	movw	r30, r24
	if(p_reg!=NULL)
     c60:	4a 81       	ldd	r20, Y+2	; 0x02
     c62:	69 81       	ldd	r22, Y+1	; 0x01
     c64:	00 97       	sbiw	r24, 0x00	; 0
     c66:	b9 f0       	breq	.+46     	; 0xc96 <mcu_set_port_pinnctrl+0x50>
	{
		switch(p&0x0F)
     c68:	21 2f       	mov	r18, r17
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	2f 70       	andi	r18, 0x0F	; 15
     c6e:	30 70       	andi	r19, 0x00	; 0
     c70:	23 30       	cpi	r18, 0x03	; 3
     c72:	31 05       	cpc	r19, r1
     c74:	09 f4       	brne	.+2      	; 0xc78 <mcu_set_port_pinnctrl+0x32>
     c76:	42 c0       	rjmp	.+132    	; 0xcfc <mcu_set_port_pinnctrl+0xb6>
     c78:	24 30       	cpi	r18, 0x04	; 4
     c7a:	31 05       	cpc	r19, r1
     c7c:	94 f0       	brlt	.+36     	; 0xca2 <mcu_set_port_pinnctrl+0x5c>
     c7e:	25 30       	cpi	r18, 0x05	; 5
     c80:	31 05       	cpc	r19, r1
     c82:	51 f1       	breq	.+84     	; 0xcd8 <mcu_set_port_pinnctrl+0x92>
     c84:	25 30       	cpi	r18, 0x05	; 5
     c86:	31 05       	cpc	r19, r1
     c88:	cc f0       	brlt	.+50     	; 0xcbc <mcu_set_port_pinnctrl+0x76>
     c8a:	26 30       	cpi	r18, 0x06	; 6
     c8c:	31 05       	cpc	r19, r1
     c8e:	51 f1       	breq	.+84     	; 0xce4 <mcu_set_port_pinnctrl+0x9e>
     c90:	27 30       	cpi	r18, 0x07	; 7
     c92:	31 05       	cpc	r19, r1
     c94:	c9 f0       	breq	.+50     	; 0xcc8 <mcu_set_port_pinnctrl+0x82>
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
			case 7:	if(is_set)	p_reg->PIN7CTRL |= value;	else 	p_reg->PIN7CTRL &= (~value);	break;
		}
	}
}
     c96:	0f 90       	pop	r0
     c98:	0f 90       	pop	r0
     c9a:	df 91       	pop	r29
     c9c:	cf 91       	pop	r28
     c9e:	1f 91       	pop	r17
     ca0:	08 95       	ret
static void mcu_set_port_pinnctrl(MCU_IO_PIN p, bool is_set, uint8_t value)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
     ca2:	21 30       	cpi	r18, 0x01	; 1
     ca4:	31 05       	cpc	r19, r1
     ca6:	21 f1       	breq	.+72     	; 0xcf0 <mcu_set_port_pinnctrl+0xaa>
     ca8:	22 30       	cpi	r18, 0x02	; 2
     caa:	31 05       	cpc	r19, r1
     cac:	0c f4       	brge	.+2      	; 0xcb0 <mcu_set_port_pinnctrl+0x6a>
     cae:	44 c0       	rjmp	.+136    	; 0xd38 <mcu_set_port_pinnctrl+0xf2>
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
     cb0:	82 89       	ldd	r24, Z+18	; 0x12
     cb2:	66 23       	and	r22, r22
     cb4:	e9 f1       	breq	.+122    	; 0xd30 <mcu_set_port_pinnctrl+0xea>
     cb6:	84 2b       	or	r24, r20
     cb8:	82 8b       	std	Z+18, r24	; 0x12
     cba:	ed cf       	rjmp	.-38     	; 0xc96 <mcu_set_port_pinnctrl+0x50>
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
     cbc:	84 89       	ldd	r24, Z+20	; 0x14
     cbe:	66 23       	and	r22, r22
     cc0:	99 f1       	breq	.+102    	; 0xd28 <mcu_set_port_pinnctrl+0xe2>
     cc2:	84 2b       	or	r24, r20
     cc4:	84 8b       	std	Z+20, r24	; 0x14
     cc6:	e7 cf       	rjmp	.-50     	; 0xc96 <mcu_set_port_pinnctrl+0x50>
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
			case 7:	if(is_set)	p_reg->PIN7CTRL |= value;	else 	p_reg->PIN7CTRL &= (~value);	break;
     cc8:	87 89       	ldd	r24, Z+23	; 0x17
     cca:	66 23       	and	r22, r22
     ccc:	09 f0       	breq	.+2      	; 0xcd0 <mcu_set_port_pinnctrl+0x8a>
     cce:	42 c0       	rjmp	.+132    	; 0xd54 <mcu_set_port_pinnctrl+0x10e>
     cd0:	40 95       	com	r20
     cd2:	48 23       	and	r20, r24
     cd4:	47 8b       	std	Z+23, r20	; 0x17
     cd6:	df cf       	rjmp	.-66     	; 0xc96 <mcu_set_port_pinnctrl+0x50>
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
     cd8:	85 89       	ldd	r24, Z+21	; 0x15
     cda:	66 23       	and	r22, r22
     cdc:	09 f1       	breq	.+66     	; 0xd20 <mcu_set_port_pinnctrl+0xda>
     cde:	84 2b       	or	r24, r20
     ce0:	85 8b       	std	Z+21, r24	; 0x15
     ce2:	d9 cf       	rjmp	.-78     	; 0xc96 <mcu_set_port_pinnctrl+0x50>
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
     ce4:	86 89       	ldd	r24, Z+22	; 0x16
     ce6:	66 23       	and	r22, r22
     ce8:	b9 f0       	breq	.+46     	; 0xd18 <mcu_set_port_pinnctrl+0xd2>
     cea:	84 2b       	or	r24, r20
     cec:	86 8b       	std	Z+22, r24	; 0x16
     cee:	d3 cf       	rjmp	.-90     	; 0xc96 <mcu_set_port_pinnctrl+0x50>
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
     cf0:	81 89       	ldd	r24, Z+17	; 0x11
     cf2:	66 23       	and	r22, r22
     cf4:	69 f0       	breq	.+26     	; 0xd10 <mcu_set_port_pinnctrl+0xca>
     cf6:	84 2b       	or	r24, r20
     cf8:	81 8b       	std	Z+17, r24	; 0x11
     cfa:	cd cf       	rjmp	.-102    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
     cfc:	83 89       	ldd	r24, Z+19	; 0x13
     cfe:	66 23       	and	r22, r22
     d00:	19 f0       	breq	.+6      	; 0xd08 <mcu_set_port_pinnctrl+0xc2>
     d02:	84 2b       	or	r24, r20
     d04:	83 8b       	std	Z+19, r24	; 0x13
     d06:	c7 cf       	rjmp	.-114    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
     d08:	40 95       	com	r20
     d0a:	48 23       	and	r20, r24
     d0c:	43 8b       	std	Z+19, r20	; 0x13
     d0e:	c3 cf       	rjmp	.-122    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
     d10:	40 95       	com	r20
     d12:	48 23       	and	r20, r24
     d14:	41 8b       	std	Z+17, r20	; 0x11
     d16:	bf cf       	rjmp	.-130    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
     d18:	40 95       	com	r20
     d1a:	48 23       	and	r20, r24
     d1c:	46 8b       	std	Z+22, r20	; 0x16
     d1e:	bb cf       	rjmp	.-138    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
     d20:	40 95       	com	r20
     d22:	48 23       	and	r20, r24
     d24:	45 8b       	std	Z+21, r20	; 0x15
     d26:	b7 cf       	rjmp	.-146    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
     d28:	40 95       	com	r20
     d2a:	48 23       	and	r20, r24
     d2c:	44 8b       	std	Z+20, r20	; 0x14
     d2e:	b3 cf       	rjmp	.-154    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
	{
		switch(p&0x0F)
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
     d30:	40 95       	com	r20
     d32:	48 23       	and	r20, r24
     d34:	42 8b       	std	Z+18, r20	; 0x12
     d36:	af cf       	rjmp	.-162    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
static void mcu_set_port_pinnctrl(MCU_IO_PIN p, bool is_set, uint8_t value)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
     d38:	21 15       	cp	r18, r1
     d3a:	31 05       	cpc	r19, r1
     d3c:	09 f0       	breq	.+2      	; 0xd40 <mcu_set_port_pinnctrl+0xfa>
     d3e:	ab cf       	rjmp	.-170    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
     d40:	80 89       	ldd	r24, Z+16	; 0x10
     d42:	66 23       	and	r22, r22
     d44:	19 f0       	breq	.+6      	; 0xd4c <mcu_set_port_pinnctrl+0x106>
     d46:	84 2b       	or	r24, r20
     d48:	80 8b       	std	Z+16, r24	; 0x10
     d4a:	a5 cf       	rjmp	.-182    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
     d4c:	40 95       	com	r20
     d4e:	48 23       	and	r20, r24
     d50:	40 8b       	std	Z+16, r20	; 0x10
     d52:	a1 cf       	rjmp	.-190    	; 0xc96 <mcu_set_port_pinnctrl+0x50>
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
			case 7:	if(is_set)	p_reg->PIN7CTRL |= value;	else 	p_reg->PIN7CTRL &= (~value);	break;
     d54:	84 2b       	or	r24, r20
     d56:	87 8b       	std	Z+23, r24	; 0x17
     d58:	9e cf       	rjmp	.-196    	; 0xc96 <mcu_set_port_pinnctrl+0x50>

00000d5a <mcu_io_int_set_intctrl>:
	mcu_io_int_set_intctrl(num, true, lvl);
}

static void mcu_io_int_set_intctrl(MCU_IO_INT_NUM num, bool is_set, uint8_t val)
{
	if((num&0x01)==1)	val<<=2;	// Wenn Num Gerade, dann INT0, sonst INT1
     d5a:	80 ff       	sbrs	r24, 0
     d5c:	02 c0       	rjmp	.+4      	; 0xd62 <mcu_io_int_set_intctrl+0x8>
     d5e:	44 0f       	add	r20, r20
     d60:	44 0f       	add	r20, r20
	switch(num)
     d62:	e8 2f       	mov	r30, r24
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	e4 31       	cpi	r30, 0x14	; 20
     d68:	f1 05       	cpc	r31, r1
     d6a:	88 f4       	brcc	.+34     	; 0xd8e <mcu_io_int_set_intctrl+0x34>
     d6c:	e6 50       	subi	r30, 0x06	; 6
     d6e:	ff 4f       	sbci	r31, 0xFF	; 255
     d70:	ee 0f       	add	r30, r30
     d72:	ff 1f       	adc	r31, r31
     d74:	05 90       	lpm	r0, Z+
     d76:	f4 91       	lpm	r31, Z
     d78:	e0 2d       	mov	r30, r0
     d7a:	19 94       	eijmp

		case MCU_IO_INT_NUM_PK_INT0:	case MCU_IO_INT_NUM_PK_INT1:
			if(is_set)	PORTK_INTCTRL |= val;	else	PORTK_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	case MCU_IO_INT_NUM_PQ_INT1:
			if(is_set)	PORTQ_INTCTRL |= val;	else	PORTQ_INTCTRL &= ~val;	break;
     d7c:	80 91 c9 07 	lds	r24, 0x07C9
     d80:	66 23       	and	r22, r22
     d82:	09 f0       	breq	.+2      	; 0xd86 <mcu_io_int_set_intctrl+0x2c>
     d84:	7e c0       	rjmp	.+252    	; 0xe82 <mcu_io_int_set_intctrl+0x128>
     d86:	40 95       	com	r20
     d88:	48 23       	and	r20, r24
     d8a:	40 93 c9 07 	sts	0x07C9, r20
     d8e:	08 95       	ret

		case MCU_IO_INT_NUM_PJ_INT0:	case MCU_IO_INT_NUM_PJ_INT1:
			if(is_set)	PORTJ_INTCTRL |= val;	else	PORTJ_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	case MCU_IO_INT_NUM_PK_INT1:
			if(is_set)	PORTK_INTCTRL |= val;	else	PORTK_INTCTRL &= ~val;	break;
     d90:	80 91 29 07 	lds	r24, 0x0729
     d94:	66 23       	and	r22, r22
     d96:	09 f4       	brne	.+2      	; 0xd9a <mcu_io_int_set_intctrl+0x40>
     d98:	6f c0       	rjmp	.+222    	; 0xe78 <mcu_io_int_set_intctrl+0x11e>
     d9a:	84 2b       	or	r24, r20
     d9c:	80 93 29 07 	sts	0x0729, r24
     da0:	08 95       	ret
{
	if((num&0x01)==1)	val<<=2;	// Wenn Num Gerade, dann INT0, sonst INT1
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	case MCU_IO_INT_NUM_PA_INT1:
			if(is_set)	PORTA_INTCTRL |= val;	else	PORTA_INTCTRL &= ~val;	break;
     da2:	80 91 09 06 	lds	r24, 0x0609
     da6:	66 23       	and	r22, r22
     da8:	09 f4       	brne	.+2      	; 0xdac <mcu_io_int_set_intctrl+0x52>
     daa:	61 c0       	rjmp	.+194    	; 0xe6e <mcu_io_int_set_intctrl+0x114>
     dac:	84 2b       	or	r24, r20
     dae:	80 93 09 06 	sts	0x0609, r24
     db2:	08 95       	ret

		case MCU_IO_INT_NUM_PB_INT0:	case MCU_IO_INT_NUM_PB_INT1:
			if(is_set)	PORTB_INTCTRL |= val;	else	PORTB_INTCTRL &= ~val;	break;
     db4:	80 91 29 06 	lds	r24, 0x0629
     db8:	66 23       	and	r22, r22
     dba:	09 f4       	brne	.+2      	; 0xdbe <mcu_io_int_set_intctrl+0x64>
     dbc:	53 c0       	rjmp	.+166    	; 0xe64 <mcu_io_int_set_intctrl+0x10a>
     dbe:	84 2b       	or	r24, r20
     dc0:	80 93 29 06 	sts	0x0629, r24
     dc4:	08 95       	ret

		case MCU_IO_INT_NUM_PC_INT0:	case MCU_IO_INT_NUM_PC_INT1:
			if(is_set)	PORTC_INTCTRL |= val;	else	PORTC_INTCTRL &= ~val;	break;
     dc6:	80 91 49 06 	lds	r24, 0x0649
     dca:	66 23       	and	r22, r22
     dcc:	09 f4       	brne	.+2      	; 0xdd0 <mcu_io_int_set_intctrl+0x76>
     dce:	45 c0       	rjmp	.+138    	; 0xe5a <mcu_io_int_set_intctrl+0x100>
     dd0:	84 2b       	or	r24, r20
     dd2:	80 93 49 06 	sts	0x0649, r24
     dd6:	08 95       	ret

		case MCU_IO_INT_NUM_PD_INT0:	case MCU_IO_INT_NUM_PD_INT1:
			if(is_set)	PORTD_INTCTRL |= val;	else	PORTD_INTCTRL &= ~val;	break;
     dd8:	80 91 69 06 	lds	r24, 0x0669
     ddc:	66 23       	and	r22, r22
     dde:	c1 f1       	breq	.+112    	; 0xe50 <mcu_io_int_set_intctrl+0xf6>
     de0:	84 2b       	or	r24, r20
     de2:	80 93 69 06 	sts	0x0669, r24
     de6:	08 95       	ret

		case MCU_IO_INT_NUM_PE_INT0:	case MCU_IO_INT_NUM_PE_INT1:
			if(is_set)	PORTE_INTCTRL |= val;	else	PORTE_INTCTRL &= ~val;	break;
     de8:	80 91 89 06 	lds	r24, 0x0689
     dec:	66 23       	and	r22, r22
     dee:	59 f1       	breq	.+86     	; 0xe46 <mcu_io_int_set_intctrl+0xec>
     df0:	84 2b       	or	r24, r20
     df2:	80 93 89 06 	sts	0x0689, r24
     df6:	08 95       	ret

		case MCU_IO_INT_NUM_PF_INT0:	case MCU_IO_INT_NUM_PF_INT1:
			if(is_set)	PORTF_INTCTRL |= val;	else	PORTF_INTCTRL &= ~val;	break;
     df8:	80 91 a9 06 	lds	r24, 0x06A9
     dfc:	66 23       	and	r22, r22
     dfe:	f1 f0       	breq	.+60     	; 0xe3c <mcu_io_int_set_intctrl+0xe2>
     e00:	84 2b       	or	r24, r20
     e02:	80 93 a9 06 	sts	0x06A9, r24
     e06:	08 95       	ret

		case MCU_IO_INT_NUM_PH_INT0:	case MCU_IO_INT_NUM_PH_INT1:
			if(is_set)	PORTH_INTCTRL |= val;	else	PORTH_INTCTRL &= ~val;	break;
     e08:	80 91 e9 06 	lds	r24, 0x06E9
     e0c:	66 23       	and	r22, r22
     e0e:	89 f0       	breq	.+34     	; 0xe32 <mcu_io_int_set_intctrl+0xd8>
     e10:	84 2b       	or	r24, r20
     e12:	80 93 e9 06 	sts	0x06E9, r24
     e16:	08 95       	ret

		case MCU_IO_INT_NUM_PJ_INT0:	case MCU_IO_INT_NUM_PJ_INT1:
			if(is_set)	PORTJ_INTCTRL |= val;	else	PORTJ_INTCTRL &= ~val;	break;
     e18:	80 91 09 07 	lds	r24, 0x0709
     e1c:	66 23       	and	r22, r22
     e1e:	21 f0       	breq	.+8      	; 0xe28 <mcu_io_int_set_intctrl+0xce>
     e20:	84 2b       	or	r24, r20
     e22:	80 93 09 07 	sts	0x0709, r24
     e26:	08 95       	ret
     e28:	40 95       	com	r20
     e2a:	48 23       	and	r20, r24
     e2c:	40 93 09 07 	sts	0x0709, r20
     e30:	08 95       	ret

		case MCU_IO_INT_NUM_PF_INT0:	case MCU_IO_INT_NUM_PF_INT1:
			if(is_set)	PORTF_INTCTRL |= val;	else	PORTF_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PH_INT0:	case MCU_IO_INT_NUM_PH_INT1:
			if(is_set)	PORTH_INTCTRL |= val;	else	PORTH_INTCTRL &= ~val;	break;
     e32:	40 95       	com	r20
     e34:	48 23       	and	r20, r24
     e36:	40 93 e9 06 	sts	0x06E9, r20
     e3a:	08 95       	ret

		case MCU_IO_INT_NUM_PE_INT0:	case MCU_IO_INT_NUM_PE_INT1:
			if(is_set)	PORTE_INTCTRL |= val;	else	PORTE_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PF_INT0:	case MCU_IO_INT_NUM_PF_INT1:
			if(is_set)	PORTF_INTCTRL |= val;	else	PORTF_INTCTRL &= ~val;	break;
     e3c:	40 95       	com	r20
     e3e:	48 23       	and	r20, r24
     e40:	40 93 a9 06 	sts	0x06A9, r20
     e44:	08 95       	ret

		case MCU_IO_INT_NUM_PD_INT0:	case MCU_IO_INT_NUM_PD_INT1:
			if(is_set)	PORTD_INTCTRL |= val;	else	PORTD_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PE_INT0:	case MCU_IO_INT_NUM_PE_INT1:
			if(is_set)	PORTE_INTCTRL |= val;	else	PORTE_INTCTRL &= ~val;	break;
     e46:	40 95       	com	r20
     e48:	48 23       	and	r20, r24
     e4a:	40 93 89 06 	sts	0x0689, r20
     e4e:	08 95       	ret

		case MCU_IO_INT_NUM_PC_INT0:	case MCU_IO_INT_NUM_PC_INT1:
			if(is_set)	PORTC_INTCTRL |= val;	else	PORTC_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PD_INT0:	case MCU_IO_INT_NUM_PD_INT1:
			if(is_set)	PORTD_INTCTRL |= val;	else	PORTD_INTCTRL &= ~val;	break;
     e50:	40 95       	com	r20
     e52:	48 23       	and	r20, r24
     e54:	40 93 69 06 	sts	0x0669, r20
     e58:	08 95       	ret

		case MCU_IO_INT_NUM_PB_INT0:	case MCU_IO_INT_NUM_PB_INT1:
			if(is_set)	PORTB_INTCTRL |= val;	else	PORTB_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PC_INT0:	case MCU_IO_INT_NUM_PC_INT1:
			if(is_set)	PORTC_INTCTRL |= val;	else	PORTC_INTCTRL &= ~val;	break;
     e5a:	40 95       	com	r20
     e5c:	48 23       	and	r20, r24
     e5e:	40 93 49 06 	sts	0x0649, r20
     e62:	08 95       	ret
	{
		case MCU_IO_INT_NUM_PA_INT0:	case MCU_IO_INT_NUM_PA_INT1:
			if(is_set)	PORTA_INTCTRL |= val;	else	PORTA_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PB_INT0:	case MCU_IO_INT_NUM_PB_INT1:
			if(is_set)	PORTB_INTCTRL |= val;	else	PORTB_INTCTRL &= ~val;	break;
     e64:	40 95       	com	r20
     e66:	48 23       	and	r20, r24
     e68:	40 93 29 06 	sts	0x0629, r20
     e6c:	08 95       	ret
{
	if((num&0x01)==1)	val<<=2;	// Wenn Num Gerade, dann INT0, sonst INT1
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	case MCU_IO_INT_NUM_PA_INT1:
			if(is_set)	PORTA_INTCTRL |= val;	else	PORTA_INTCTRL &= ~val;	break;
     e6e:	40 95       	com	r20
     e70:	48 23       	and	r20, r24
     e72:	40 93 09 06 	sts	0x0609, r20
     e76:	08 95       	ret

		case MCU_IO_INT_NUM_PJ_INT0:	case MCU_IO_INT_NUM_PJ_INT1:
			if(is_set)	PORTJ_INTCTRL |= val;	else	PORTJ_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	case MCU_IO_INT_NUM_PK_INT1:
			if(is_set)	PORTK_INTCTRL |= val;	else	PORTK_INTCTRL &= ~val;	break;
     e78:	40 95       	com	r20
     e7a:	48 23       	and	r20, r24
     e7c:	40 93 29 07 	sts	0x0729, r20
     e80:	08 95       	ret

		case MCU_IO_INT_NUM_PQ_INT0:	case MCU_IO_INT_NUM_PQ_INT1:
			if(is_set)	PORTQ_INTCTRL |= val;	else	PORTQ_INTCTRL &= ~val;	break;
     e82:	84 2b       	or	r24, r20
     e84:	80 93 c9 07 	sts	0x07C9, r24
     e88:	08 95       	ret

00000e8a <mcu_timer_set_start.part.0>:

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
     e8a:	83 30       	cpi	r24, 0x03	; 3
     e8c:	09 f4       	brne	.+2      	; 0xe90 <mcu_timer_set_start.part.0+0x6>
     e8e:	5c c0       	rjmp	.+184    	; 0xf48 <mcu_timer_set_start.part.0+0xbe>
     e90:	84 30       	cpi	r24, 0x04	; 4
     e92:	90 f0       	brcs	.+36     	; 0xeb8 <mcu_timer_set_start.part.0+0x2e>
     e94:	85 30       	cpi	r24, 0x05	; 5
     e96:	09 f4       	brne	.+2      	; 0xe9a <mcu_timer_set_start.part.0+0x10>
     e98:	3f c0       	rjmp	.+126    	; 0xf18 <mcu_timer_set_start.part.0+0x8e>
     e9a:	85 30       	cpi	r24, 0x05	; 5
     e9c:	f0 f4       	brcc	.+60     	; 0xeda <mcu_timer_set_start.part.0+0x50>
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     e9e:	e0 e0       	ldi	r30, 0x00	; 0
     ea0:	fa e0       	ldi	r31, 0x0A	; 10
     ea2:	10 a2       	lds	r17, 0x90
     ea4:	11 a2       	lds	r17, 0x91
     ea6:	66 23       	and	r22, r22
     ea8:	09 f4       	brne	.+2      	; 0xeac <mcu_timer_set_start.part.0+0x22>
     eaa:	68 c0       	rjmp	.+208    	; 0xf7c <mcu_timer_set_start.part.0+0xf2>
     eac:	80 91 14 21 	lds	r24, 0x2114
     eb0:	e0 e0       	ldi	r30, 0x00	; 0
     eb2:	fa e0       	ldi	r31, 0x0A	; 10
     eb4:	86 83       	std	Z+6, r24	; 0x06
     eb6:	08 95       	ret

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
     eb8:	81 30       	cpi	r24, 0x01	; 1
     eba:	d1 f1       	breq	.+116    	; 0xf30 <mcu_timer_set_start.part.0+0xa6>
     ebc:	82 30       	cpi	r24, 0x02	; 2
     ebe:	98 f0       	brcs	.+38     	; 0xee6 <mcu_timer_set_start.part.0+0x5c>
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ec0:	e0 e0       	ldi	r30, 0x00	; 0
     ec2:	f9 e0       	ldi	r31, 0x09	; 9
     ec4:	10 a2       	lds	r17, 0x90
     ec6:	11 a2       	lds	r17, 0x91
     ec8:	66 23       	and	r22, r22
     eca:	09 f4       	brne	.+2      	; 0xece <mcu_timer_set_start.part.0+0x44>
     ecc:	61 c0       	rjmp	.+194    	; 0xf90 <mcu_timer_set_start.part.0+0x106>
     ece:	80 91 12 21 	lds	r24, 0x2112
     ed2:	e0 e0       	ldi	r30, 0x00	; 0
     ed4:	f9 e0       	ldi	r31, 0x09	; 9
     ed6:	86 83       	std	Z+6, r24	; 0x06
     ed8:	08 95       	ret

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
     eda:	86 30       	cpi	r24, 0x06	; 6
     edc:	09 f4       	brne	.+2      	; 0xee0 <mcu_timer_set_start.part.0+0x56>
     ede:	40 c0       	rjmp	.+128    	; 0xf60 <mcu_timer_set_start.part.0+0xd6>
     ee0:	87 30       	cpi	r24, 0x07	; 7
     ee2:	71 f0       	breq	.+28     	; 0xf00 <mcu_timer_set_start.part.0+0x76>
     ee4:	08 95       	ret
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ee6:	e0 e0       	ldi	r30, 0x00	; 0
     ee8:	f8 e0       	ldi	r31, 0x08	; 8
     eea:	10 a2       	lds	r17, 0x90
     eec:	11 a2       	lds	r17, 0x91
     eee:	66 23       	and	r22, r22
     ef0:	09 f4       	brne	.+2      	; 0xef4 <mcu_timer_set_start.part.0+0x6a>
     ef2:	50 c0       	rjmp	.+160    	; 0xf94 <mcu_timer_set_start.part.0+0x10a>
     ef4:	80 91 10 21 	lds	r24, 0x2110
     ef8:	e0 e0       	ldi	r30, 0x00	; 0
     efa:	f8 e0       	ldi	r31, 0x08	; 8
     efc:	86 83       	std	Z+6, r24	; 0x06
     efe:	08 95       	ret
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_F0:	TCF0.CNT = 0;	TCF0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_F1:	TCF1.CNT = 0;	TCF1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f00:	e0 e4       	ldi	r30, 0x40	; 64
     f02:	fb e0       	ldi	r31, 0x0B	; 11
     f04:	10 a2       	lds	r17, 0x90
     f06:	11 a2       	lds	r17, 0x91
     f08:	66 23       	and	r22, r22
     f0a:	b1 f1       	breq	.+108    	; 0xf78 <mcu_timer_set_start.part.0+0xee>
     f0c:	80 91 17 21 	lds	r24, 0x2117
     f10:	e0 e4       	ldi	r30, 0x40	; 64
     f12:	fb e0       	ldi	r31, 0x0B	; 11
     f14:	86 83       	std	Z+6, r24	; 0x06
     f16:	08 95       	ret
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f18:	e0 e4       	ldi	r30, 0x40	; 64
     f1a:	fa e0       	ldi	r31, 0x0A	; 10
     f1c:	10 a2       	lds	r17, 0x90
     f1e:	11 a2       	lds	r17, 0x91
     f20:	66 23       	and	r22, r22
     f22:	a1 f1       	breq	.+104    	; 0xf8c <mcu_timer_set_start.part.0+0x102>
     f24:	80 91 15 21 	lds	r24, 0x2115
     f28:	e0 e4       	ldi	r30, 0x40	; 64
     f2a:	fa e0       	ldi	r31, 0x0A	; 10
     f2c:	86 83       	std	Z+6, r24	; 0x06
     f2e:	08 95       	ret
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f30:	e0 e4       	ldi	r30, 0x40	; 64
     f32:	f8 e0       	ldi	r31, 0x08	; 8
     f34:	10 a2       	lds	r17, 0x90
     f36:	11 a2       	lds	r17, 0x91
     f38:	66 23       	and	r22, r22
     f3a:	31 f1       	breq	.+76     	; 0xf88 <mcu_timer_set_start.part.0+0xfe>
     f3c:	80 91 11 21 	lds	r24, 0x2111
     f40:	e0 e4       	ldi	r30, 0x40	; 64
     f42:	f8 e0       	ldi	r31, 0x08	; 8
     f44:	86 83       	std	Z+6, r24	; 0x06
     f46:	08 95       	ret
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f48:	e0 e4       	ldi	r30, 0x40	; 64
     f4a:	f9 e0       	ldi	r31, 0x09	; 9
     f4c:	10 a2       	lds	r17, 0x90
     f4e:	11 a2       	lds	r17, 0x91
     f50:	66 23       	and	r22, r22
     f52:	c1 f0       	breq	.+48     	; 0xf84 <mcu_timer_set_start.part.0+0xfa>
     f54:	80 91 13 21 	lds	r24, 0x2113
     f58:	e0 e4       	ldi	r30, 0x40	; 64
     f5a:	f9 e0       	ldi	r31, 0x09	; 9
     f5c:	86 83       	std	Z+6, r24	; 0x06
     f5e:	08 95       	ret
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_F0:	TCF0.CNT = 0;	TCF0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f60:	e0 e0       	ldi	r30, 0x00	; 0
     f62:	fb e0       	ldi	r31, 0x0B	; 11
     f64:	10 a2       	lds	r17, 0x90
     f66:	11 a2       	lds	r17, 0x91
     f68:	66 23       	and	r22, r22
     f6a:	51 f0       	breq	.+20     	; 0xf80 <mcu_timer_set_start.part.0+0xf6>
     f6c:	80 91 16 21 	lds	r24, 0x2116
     f70:	e0 e0       	ldi	r30, 0x00	; 0
     f72:	fb e0       	ldi	r31, 0x0B	; 11
     f74:	86 83       	std	Z+6, r24	; 0x06
     f76:	08 95       	ret
		case MCU_TIMER_NUM_F1:	TCF1.CNT = 0;	TCF1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f78:	80 e0       	ldi	r24, 0x00	; 0
     f7a:	ca cf       	rjmp	.-108    	; 0xf10 <mcu_timer_set_start.part.0+0x86>
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	98 cf       	rjmp	.-208    	; 0xeb0 <mcu_timer_set_start.part.0+0x26>
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_F0:	TCF0.CNT = 0;	TCF0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f80:	80 e0       	ldi	r24, 0x00	; 0
     f82:	f6 cf       	rjmp	.-20     	; 0xf70 <mcu_timer_set_start.part.0+0xe6>
	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f84:	80 e0       	ldi	r24, 0x00	; 0
     f86:	e8 cf       	rjmp	.-48     	; 0xf58 <mcu_timer_set_start.part.0+0xce>
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f88:	80 e0       	ldi	r24, 0x00	; 0
     f8a:	da cf       	rjmp	.-76     	; 0xf40 <mcu_timer_set_start.part.0+0xb6>
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f8c:	80 e0       	ldi	r24, 0x00	; 0
     f8e:	cc cf       	rjmp	.-104    	; 0xf28 <mcu_timer_set_start.part.0+0x9e>

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f90:	80 e0       	ldi	r24, 0x00	; 0
     f92:	9f cf       	rjmp	.-194    	; 0xed2 <mcu_timer_set_start.part.0+0x48>
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f94:	80 e0       	ldi	r24, 0x00	; 0
     f96:	b0 cf       	rjmp	.-160    	; 0xef8 <mcu_timer_set_start.part.0+0x6e>

00000f98 <mcu_uart_rcv_interrupt>:
}

static void mcu_uart_rcv_interrupt(MCU_UART_NUM num)
{
	uint8_t rcv;
	if(num>=MCU_UART_TOTAL_NUMBER)	return;						// Abbrechen wenn UART ungültig
     f98:	88 30       	cpi	r24, 0x08	; 8
     f9a:	60 f5       	brcc	.+88     	; 0xff4 <mcu_uart_rcv_interrupt+0x5c>
     f9c:	28 2f       	mov	r18, r24
     f9e:	30 e0       	ldi	r19, 0x00	; 0
     fa0:	22 0f       	add	r18, r18
     fa2:	33 1f       	adc	r19, r19
     fa4:	f9 01       	movw	r30, r18
     fa6:	ef 5d       	subi	r30, 0xDF	; 223
     fa8:	ff 4d       	sbci	r31, 0xDF	; 223
     faa:	01 90       	ld	r0, Z+
     fac:	f0 81       	ld	r31, Z
     fae:	e0 2d       	mov	r30, r0
	while(!(mcu_uart_usartxn[num]->STATUS & USART_RXCIF_bm));	// Warten bis das Byte im Empfangsregister steht.
     fb0:	91 81       	ldd	r25, Z+1	; 0x01
     fb2:	97 ff       	sbrs	r25, 7
     fb4:	fd cf       	rjmp	.-6      	; 0xfb0 <mcu_uart_rcv_interrupt+0x18>
	rcv = mcu_uart_usartxn[num]->DATA;
     fb6:	60 81       	ld	r22, Z
	if(mcu_uart_alternative_receive[num])	((void(*)(uint8_t))mcu_uart_alternative_receive[num])(rcv);	// Wenn Alternativer Empfang gesetzt ist, diesem das Byte übergeben
     fb8:	28 56       	subi	r18, 0x68	; 104
     fba:	3e 4d       	sbci	r19, 0xDE	; 222
     fbc:	d9 01       	movw	r26, r18
     fbe:	ed 91       	ld	r30, X+
     fc0:	fc 91       	ld	r31, X
     fc2:	11 97       	sbiw	r26, 0x01	; 1
     fc4:	30 97       	sbiw	r30, 0x00	; 0
     fc6:	19 f0       	breq	.+6      	; 0xfce <mcu_uart_rcv_interrupt+0x36>
     fc8:	86 2f       	mov	r24, r22
     fca:	19 95       	eicall
     fcc:	08 95       	ret
	else									fifo_put8(&mcu_uart_buf[num], rcv);					// Sonst in Empfangsbuffer kopieren
     fce:	28 2f       	mov	r18, r24
     fd0:	30 e0       	ldi	r19, 0x00	; 0
     fd2:	a9 01       	movw	r20, r18
     fd4:	44 0f       	add	r20, r20
     fd6:	55 1f       	adc	r21, r21
     fd8:	9a 01       	movw	r18, r20
     fda:	22 0f       	add	r18, r18
     fdc:	33 1f       	adc	r19, r19
     fde:	22 0f       	add	r18, r18
     fe0:	33 1f       	adc	r19, r19
     fe2:	22 0f       	add	r18, r18
     fe4:	33 1f       	adc	r19, r19
     fe6:	24 1b       	sub	r18, r20
     fe8:	35 0b       	sbc	r19, r21
     fea:	c9 01       	movw	r24, r18
     fec:	88 5d       	subi	r24, 0xD8	; 216
     fee:	9e 4d       	sbci	r25, 0xDE	; 222
     ff0:	0e 94 4c 03 	call	0x698	; 0x698 <fifo_put8>
     ff4:	08 95       	ret

00000ff6 <mcu_get_frq_external>:
#endif

/**********************
 * Funktionen
 *********************/
uint32_t mcu_get_frq_external(void){ 			return mcu_frq_ext_hz; }
     ff6:	60 e0       	ldi	r22, 0x00	; 0
     ff8:	70 e0       	ldi	r23, 0x00	; 0
     ffa:	cb 01       	movw	r24, r22
     ffc:	08 95       	ret

00000ffe <mcu_get_frq_cpu>:
uint32_t mcu_get_frq_cpu(void){ 				return mcu_frq_cpu_hz; }
     ffe:	60 91 c3 20 	lds	r22, 0x20C3
    1002:	70 91 c4 20 	lds	r23, 0x20C4
    1006:	80 91 c5 20 	lds	r24, 0x20C5
    100a:	90 91 c6 20 	lds	r25, 0x20C6
    100e:	08 95       	ret

00001010 <mcu_get_frq_peripheral>:
uint32_t mcu_get_frq_peripheral(void){ 		return mcu_frq_peripheral_hz; }
    1010:	60 91 c7 20 	lds	r22, 0x20C7
    1014:	70 91 c8 20 	lds	r23, 0x20C8
    1018:	80 91 c9 20 	lds	r24, 0x20C9
    101c:	90 91 ca 20 	lds	r25, 0x20CA
    1020:	08 95       	ret

00001022 <mcu_init>:


MCU_RESULT mcu_init(uint32_t frq_ext, uint32_t frq_cpu, uint32_t frq_peripheral)
{
    1022:	8f 92       	push	r8
    1024:	9f 92       	push	r9
    1026:	af 92       	push	r10
    1028:	bf 92       	push	r11
    102a:	ef 92       	push	r14
    102c:	ff 92       	push	r15
    102e:	0f 93       	push	r16
    1030:	1f 93       	push	r17
    1032:	4b 01       	movw	r8, r22
    1034:	5c 01       	movw	r10, r24
    1036:	da 01       	movw	r26, r20
    1038:	c9 01       	movw	r24, r18
	if(frq_cpu!=frq_peripheral)
    103a:	8e 15       	cp	r24, r14
    103c:	9f 05       	cpc	r25, r15
    103e:	a0 07       	cpc	r26, r16
    1040:	b1 07       	cpc	r27, r17
    1042:	79 f0       	breq	.+30     	; 0x1062 <mcu_init+0x40>
		return MCU_ERROR_FRQ_PERIPHERAL_INVALID;	/** @todo Peripherie Clock /2 bzw /4 berücksichtigen */
    1044:	04 e0       	ldi	r16, 0x04	; 4
    1046:	10 e0       	ldi	r17, 0x00	; 0
    1048:	20 e0       	ldi	r18, 0x00	; 0
    104a:	30 e0       	ldi	r19, 0x00	; 0

		case 200000000:	// 200 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 25);	// Vorsicht: Prozessor wird heiß!
	}
	return MCU_ERROR_FRQ_MCU_INVALID;
}
    104c:	b8 01       	movw	r22, r16
    104e:	c9 01       	movw	r24, r18
    1050:	1f 91       	pop	r17
    1052:	0f 91       	pop	r16
    1054:	ff 90       	pop	r15
    1056:	ef 90       	pop	r14
    1058:	bf 90       	pop	r11
    105a:	af 90       	pop	r10
    105c:	9f 90       	pop	r9
    105e:	8f 90       	pop	r8
    1060:	08 95       	ret
MCU_RESULT mcu_init(uint32_t frq_ext, uint32_t frq_cpu, uint32_t frq_peripheral)
{
	if(frq_cpu!=frq_peripheral)
		return MCU_ERROR_FRQ_PERIPHERAL_INVALID;	/** @todo Peripherie Clock /2 bzw /4 berücksichtigen */

	switch(frq_cpu)			/** @todo Andere Frequenzen als 200, 32 , 8 und 2 MHz berechnen! */
    1062:	80 30       	cpi	r24, 0x00	; 0
    1064:	22 e1       	ldi	r18, 0x12	; 18
    1066:	92 07       	cpc	r25, r18
    1068:	2a e7       	ldi	r18, 0x7A	; 122
    106a:	a2 07       	cpc	r26, r18
    106c:	20 e0       	ldi	r18, 0x00	; 0
    106e:	b2 07       	cpc	r27, r18
    1070:	c9 f1       	breq	.+114    	; 0x10e4 <mcu_init+0xc2>
    1072:	81 30       	cpi	r24, 0x01	; 1
    1074:	22 e1       	ldi	r18, 0x12	; 18
    1076:	92 07       	cpc	r25, r18
    1078:	2a e7       	ldi	r18, 0x7A	; 122
    107a:	a2 07       	cpc	r26, r18
    107c:	20 e0       	ldi	r18, 0x00	; 0
    107e:	b2 07       	cpc	r27, r18
    1080:	90 f4       	brcc	.+36     	; 0x10a6 <mcu_init+0x84>
    1082:	80 38       	cpi	r24, 0x80	; 128
    1084:	24 e8       	ldi	r18, 0x84	; 132
    1086:	92 07       	cpc	r25, r18
    1088:	2e e1       	ldi	r18, 0x1E	; 30
    108a:	a2 07       	cpc	r26, r18
    108c:	20 e0       	ldi	r18, 0x00	; 0
    108e:	b2 07       	cpc	r27, r18
    1090:	d1 f4       	brne	.+52     	; 0x10c6 <mcu_init+0xa4>
	{
		case 2000000:	// 2 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_2MHZ, MCU_FRQ_PLL_SRC_NONE, 0);
    1092:	c5 01       	movw	r24, r10
    1094:	b4 01       	movw	r22, r8
    1096:	41 e0       	ldi	r20, 0x01	; 1
    1098:	23 e0       	ldi	r18, 0x03	; 3
    109a:	00 e0       	ldi	r16, 0x00	; 0
    109c:	0e 94 90 04 	call	0x920	; 0x920 <mcu_atxega128a1_init>
    10a0:	8b 01       	movw	r16, r22
    10a2:	9c 01       	movw	r18, r24
    10a4:	d3 cf       	rjmp	.-90     	; 0x104c <mcu_init+0x2a>
MCU_RESULT mcu_init(uint32_t frq_ext, uint32_t frq_cpu, uint32_t frq_peripheral)
{
	if(frq_cpu!=frq_peripheral)
		return MCU_ERROR_FRQ_PERIPHERAL_INVALID;	/** @todo Peripherie Clock /2 bzw /4 berücksichtigen */

	switch(frq_cpu)			/** @todo Andere Frequenzen als 200, 32 , 8 und 2 MHz berechnen! */
    10a6:	80 30       	cpi	r24, 0x00	; 0
    10a8:	28 e4       	ldi	r18, 0x48	; 72
    10aa:	92 07       	cpc	r25, r18
    10ac:	28 ee       	ldi	r18, 0xE8	; 232
    10ae:	a2 07       	cpc	r26, r18
    10b0:	21 e0       	ldi	r18, 0x01	; 1
    10b2:	b2 07       	cpc	r27, r18
    10b4:	69 f0       	breq	.+26     	; 0x10d0 <mcu_init+0xae>
    10b6:	80 30       	cpi	r24, 0x00	; 0
    10b8:	22 ec       	ldi	r18, 0xC2	; 194
    10ba:	92 07       	cpc	r25, r18
    10bc:	2b ee       	ldi	r18, 0xEB	; 235
    10be:	a2 07       	cpc	r26, r18
    10c0:	2b e0       	ldi	r18, 0x0B	; 11
    10c2:	b2 07       	cpc	r27, r18
    10c4:	c9 f0       	breq	.+50     	; 0x10f8 <mcu_init+0xd6>
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);

		case 200000000:	// 200 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 25);	// Vorsicht: Prozessor wird heiß!
	}
	return MCU_ERROR_FRQ_MCU_INVALID;
    10c6:	02 e0       	ldi	r16, 0x02	; 2
    10c8:	10 e0       	ldi	r17, 0x00	; 0
    10ca:	20 e0       	ldi	r18, 0x00	; 0
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	be cf       	rjmp	.-132    	; 0x104c <mcu_init+0x2a>

		case 8000000:	// 8 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 1);

		case 32000000:	// 32 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);
    10d0:	c5 01       	movw	r24, r10
    10d2:	b4 01       	movw	r22, r8
    10d4:	42 e0       	ldi	r20, 0x02	; 2
    10d6:	23 e0       	ldi	r18, 0x03	; 3
    10d8:	01 e0       	ldi	r16, 0x01	; 1
    10da:	0e 94 90 04 	call	0x920	; 0x920 <mcu_atxega128a1_init>
    10de:	8b 01       	movw	r16, r22
    10e0:	9c 01       	movw	r18, r24
    10e2:	b4 cf       	rjmp	.-152    	; 0x104c <mcu_init+0x2a>
	{
		case 2000000:	// 2 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_2MHZ, MCU_FRQ_PLL_SRC_NONE, 0);

		case 8000000:	// 8 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 1);
    10e4:	c5 01       	movw	r24, r10
    10e6:	b4 01       	movw	r22, r8
    10e8:	43 e0       	ldi	r20, 0x03	; 3
    10ea:	22 e0       	ldi	r18, 0x02	; 2
    10ec:	01 e0       	ldi	r16, 0x01	; 1
    10ee:	0e 94 90 04 	call	0x920	; 0x920 <mcu_atxega128a1_init>
    10f2:	8b 01       	movw	r16, r22
    10f4:	9c 01       	movw	r18, r24
    10f6:	aa cf       	rjmp	.-172    	; 0x104c <mcu_init+0x2a>

		case 32000000:	// 32 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);

		case 200000000:	// 200 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 25);	// Vorsicht: Prozessor wird heiß!
    10f8:	c5 01       	movw	r24, r10
    10fa:	b4 01       	movw	r22, r8
    10fc:	43 e0       	ldi	r20, 0x03	; 3
    10fe:	22 e0       	ldi	r18, 0x02	; 2
    1100:	09 e1       	ldi	r16, 0x19	; 25
    1102:	0e 94 90 04 	call	0x920	; 0x920 <mcu_atxega128a1_init>
    1106:	8b 01       	movw	r16, r22
    1108:	9c 01       	movw	r18, r24
    110a:	a0 cf       	rjmp	.-192    	; 0x104c <mcu_init+0x2a>

0000110c <mcu_init_max_internal>:
	}
	return MCU_ERROR_FRQ_MCU_INVALID;
}

MCU_RESULT mcu_init_max_internal()
{
    110c:	0f 93       	push	r16
	/// @todo	Maximal möglich wären 200 MHz, jedoch wird dann der Prozessor heiß. Deswegen ist es aktuell auf 32 MHz eingestellt.
	return mcu_atxega128a1_init(0, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);
    110e:	60 e0       	ldi	r22, 0x00	; 0
    1110:	70 e0       	ldi	r23, 0x00	; 0
    1112:	cb 01       	movw	r24, r22
    1114:	42 e0       	ldi	r20, 0x02	; 2
    1116:	23 e0       	ldi	r18, 0x03	; 3
    1118:	01 e0       	ldi	r16, 0x01	; 1
    111a:	0e 94 90 04 	call	0x920	; 0x920 <mcu_atxega128a1_init>
}
    111e:	0f 91       	pop	r16
    1120:	08 95       	ret

00001122 <mcu_init_max_external>:

MCU_RESULT mcu_init_max_external(uint32_t frq_ext)
{
    1122:	cf 92       	push	r12
    1124:	df 92       	push	r13
    1126:	ef 92       	push	r14
    1128:	ff 92       	push	r15
    112a:	0f 93       	push	r16
    112c:	1f 93       	push	r17
    112e:	6b 01       	movw	r12, r22
    1130:	7c 01       	movw	r14, r24
	/// @todo	Maximal wäre 200 MHz möglich, jedoch wire bei mcu_init_max_internal erwähnt auf 32 MHz reduziert.
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
    1132:	61 15       	cp	r22, r1
    1134:	71 05       	cpc	r23, r1
    1136:	81 05       	cpc	r24, r1
    1138:	91 05       	cpc	r25, r1
    113a:	69 f4       	brne	.+26     	; 0x1156 <mcu_init_max_external+0x34>
    113c:	01 e0       	ldi	r16, 0x01	; 1
    113e:	10 e0       	ldi	r17, 0x00	; 0
    1140:	20 e0       	ldi	r18, 0x00	; 0
    1142:	30 e0       	ldi	r19, 0x00	; 0
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
}
    1144:	b8 01       	movw	r22, r16
    1146:	c9 01       	movw	r24, r18
    1148:	1f 91       	pop	r17
    114a:	0f 91       	pop	r16
    114c:	ff 90       	pop	r15
    114e:	ef 90       	pop	r14
    1150:	df 90       	pop	r13
    1152:	cf 90       	pop	r12
    1154:	08 95       	ret

MCU_RESULT mcu_init_max_external(uint32_t frq_ext)
{
	/// @todo	Maximal wäre 200 MHz möglich, jedoch wire bei mcu_init_max_internal erwähnt auf 32 MHz reduziert.
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
    1156:	60 e0       	ldi	r22, 0x00	; 0
    1158:	70 ed       	ldi	r23, 0xD0	; 208
    115a:	82 e1       	ldi	r24, 0x12	; 18
    115c:	93 e1       	ldi	r25, 0x13	; 19
    115e:	a7 01       	movw	r20, r14
    1160:	96 01       	movw	r18, r12
    1162:	0e 94 88 1c 	call	0x3910	; 0x3910 <__udivmodsi4>
    1166:	02 2f       	mov	r16, r18
    1168:	c7 01       	movw	r24, r14
    116a:	b6 01       	movw	r22, r12
    116c:	43 e0       	ldi	r20, 0x03	; 3
    116e:	20 e0       	ldi	r18, 0x00	; 0
    1170:	0e 94 90 04 	call	0x920	; 0x920 <mcu_atxega128a1_init>
    1174:	8b 01       	movw	r16, r22
    1176:	9c 01       	movw	r18, r24
    1178:	e5 cf       	rjmp	.-54     	; 0x1144 <mcu_init_max_external+0x22>

0000117a <mcu_enable_interrupt>:
	return MCU_OK;
}

void mcu_enable_interrupt(void)
{
	sei();
    117a:	78 94       	sei
}
    117c:	08 95       	ret

0000117e <mcu_disable_interrupt>:

void mcu_disable_interrupt(void)
{
	cli();
    117e:	f8 94       	cli
}
    1180:	08 95       	ret

00001182 <mcu_soft_reset>:

void mcu_soft_reset(void)
{
	CCP = CCP_IOREG_gc;
    1182:	88 ed       	ldi	r24, 0xD8	; 216
    1184:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	e8 e7       	ldi	r30, 0x78	; 120
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	81 83       	std	Z+1, r24	; 0x01
}
    118e:	08 95       	ret

00001190 <mcu_io_set_port_dir>:

void mcu_io_set_port_dir(MCU_IO_PIN p, uint8_t d)
{
    1190:	cf 93       	push	r28
    1192:	df 93       	push	r29
    1194:	0f 92       	push	r0
    1196:	cd b7       	in	r28, 0x3d	; 61
    1198:	de b7       	in	r29, 0x3e	; 62
	PORT_t * p_reg = mcu_get_port_reg(p);
    119a:	69 83       	std	Y+1, r22	; 0x01
    119c:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <mcu_get_port_reg>
	if(p_reg!=NULL)
    11a0:	69 81       	ldd	r22, Y+1	; 0x01
    11a2:	00 97       	sbiw	r24, 0x00	; 0
    11a4:	11 f0       	breq	.+4      	; 0x11aa <mcu_io_set_port_dir+0x1a>
		p_reg->DIR = d;
    11a6:	fc 01       	movw	r30, r24
    11a8:	60 83       	st	Z, r22
}
    11aa:	0f 90       	pop	r0
    11ac:	df 91       	pop	r29
    11ae:	cf 91       	pop	r28
    11b0:	08 95       	ret

000011b2 <mcu_io_set_dir>:

void mcu_io_set_dir(MCU_IO_PIN p, MCU_IO_DIRECTION d)
{
    11b2:	1f 93       	push	r17
    11b4:	cf 93       	push	r28
    11b6:	df 93       	push	r29
    11b8:	0f 92       	push	r0
    11ba:	cd b7       	in	r28, 0x3d	; 61
    11bc:	de b7       	in	r29, 0x3e	; 62
    11be:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
    11c0:	69 83       	std	Y+1, r22	; 0x01
    11c2:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <mcu_get_port_reg>
    11c6:	fc 01       	movw	r30, r24
	if(p_reg!=NULL)
    11c8:	69 81       	ldd	r22, Y+1	; 0x01
    11ca:	00 97       	sbiw	r24, 0x00	; 0
    11cc:	59 f0       	breq	.+22     	; 0x11e4 <mcu_io_set_dir+0x32>
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    11ce:	81 2f       	mov	r24, r17
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	8f 70       	andi	r24, 0x0F	; 15
    11d4:	90 70       	andi	r25, 0x00	; 0
void mcu_io_set_dir(MCU_IO_PIN p, MCU_IO_DIRECTION d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		if(d==MCU_IO_DIR_OUT)
    11d6:	61 30       	cpi	r22, 0x01	; 1
    11d8:	81 f0       	breq	.+32     	; 0x11fa <mcu_io_set_dir+0x48>
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
    11da:	88 30       	cpi	r24, 0x08	; 8
    11dc:	91 05       	cpc	r25, r1
    11de:	38 f0       	brcs	.+14     	; 0x11ee <mcu_io_set_dir+0x3c>
    11e0:	80 e0       	ldi	r24, 0x00	; 0
		else
			p_reg->DIRCLR = mcu_io_get_pin_bin(p);
    11e2:	82 83       	std	Z+2, r24	; 0x02
	}
}
    11e4:	0f 90       	pop	r0
    11e6:	df 91       	pop	r29
    11e8:	cf 91       	pop	r28
    11ea:	1f 91       	pop	r17
    11ec:	08 95       	ret
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		if(d==MCU_IO_DIR_OUT)
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
    11ee:	87 5e       	subi	r24, 0xE7	; 231
    11f0:	9f 4d       	sbci	r25, 0xDF	; 223
    11f2:	dc 01       	movw	r26, r24
    11f4:	8c 91       	ld	r24, X
		else
			p_reg->DIRCLR = mcu_io_get_pin_bin(p);
    11f6:	82 83       	std	Z+2, r24	; 0x02
    11f8:	f5 cf       	rjmp	.-22     	; 0x11e4 <mcu_io_set_dir+0x32>
void mcu_io_set_dir(MCU_IO_PIN p, MCU_IO_DIRECTION d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		if(d==MCU_IO_DIR_OUT)
    11fa:	88 30       	cpi	r24, 0x08	; 8
    11fc:	91 05       	cpc	r25, r1
    11fe:	50 f4       	brcc	.+20     	; 0x1214 <mcu_io_set_dir+0x62>
    1200:	87 5e       	subi	r24, 0xE7	; 231
    1202:	9f 4d       	sbci	r25, 0xDF	; 223
    1204:	dc 01       	movw	r26, r24
    1206:	8c 91       	ld	r24, X
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
    1208:	81 83       	std	Z+1, r24	; 0x01
		else
			p_reg->DIRCLR = mcu_io_get_pin_bin(p);
	}
}
    120a:	0f 90       	pop	r0
    120c:	df 91       	pop	r29
    120e:	cf 91       	pop	r28
    1210:	1f 91       	pop	r17
    1212:	08 95       	ret
    1214:	80 e0       	ldi	r24, 0x00	; 0
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		if(d==MCU_IO_DIR_OUT)
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
    1216:	81 83       	std	Z+1, r24	; 0x01
    1218:	f8 cf       	rjmp	.-16     	; 0x120a <mcu_io_set_dir+0x58>

0000121a <mcu_io_set_pullup>:
	}
}

void mcu_io_set_pullup(MCU_IO_PIN p, bool pullup_active)
{
	mcu_set_port_pinnctrl(p, pullup_active, 0x38);
    121a:	48 e3       	ldi	r20, 0x38	; 56
    121c:	0e 94 23 06 	call	0xc46	; 0xc46 <mcu_set_port_pinnctrl>
}
    1220:	08 95       	ret

00001222 <mcu_io_set>:

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
    1222:	1f 93       	push	r17
    1224:	cf 93       	push	r28
    1226:	df 93       	push	r29
    1228:	0f 92       	push	r0
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
    122e:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
    1230:	69 83       	std	Y+1, r22	; 0x01
    1232:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <mcu_get_port_reg>
    1236:	fc 01       	movw	r30, r24
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    1238:	21 2f       	mov	r18, r17
    123a:	30 e0       	ldi	r19, 0x00	; 0
    123c:	2f 70       	andi	r18, 0x0F	; 15
    123e:	30 70       	andi	r19, 0x00	; 0
	mcu_set_port_pinnctrl(p, pullup_active, 0x38);
}

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
    1240:	69 81       	ldd	r22, Y+1	; 0x01
    1242:	28 30       	cpi	r18, 0x08	; 8
    1244:	31 05       	cpc	r19, r1
    1246:	80 f4       	brcc	.+32     	; 0x1268 <mcu_io_set+0x46>
    1248:	27 5e       	subi	r18, 0xE7	; 231
    124a:	3f 4d       	sbci	r19, 0xDF	; 223
    124c:	d9 01       	movw	r26, r18
    124e:	8c 91       	ld	r24, X
	uint8_t pin_bin = mcu_io_get_pin_bin(p);
	if(p_reg!=NULL)
    1250:	30 97       	sbiw	r30, 0x00	; 0
    1252:	69 f0       	breq	.+26     	; 0x126e <mcu_io_set+0x4c>
	{
		if(!pin_bin)
    1254:	88 23       	and	r24, r24
    1256:	b1 f0       	breq	.+44     	; 0x1284 <mcu_io_set+0x62>
			p_reg->OUT = d;
		else
		{
			if(d)
    1258:	66 23       	and	r22, r22
    125a:	71 f4       	brne	.+28     	; 0x1278 <mcu_io_set+0x56>
				p_reg->OUTSET = pin_bin;
			else
				p_reg->OUTCLR = pin_bin;
    125c:	86 83       	std	Z+6, r24	; 0x06
	else
	{
		if(p==PIN_EXTERNAL)
			mcu_external_pin = d;
	}
}
    125e:	0f 90       	pop	r0
    1260:	df 91       	pop	r29
    1262:	cf 91       	pop	r28
    1264:	1f 91       	pop	r17
    1266:	08 95       	ret
    1268:	80 e0       	ldi	r24, 0x00	; 0

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	uint8_t pin_bin = mcu_io_get_pin_bin(p);
	if(p_reg!=NULL)
    126a:	30 97       	sbiw	r30, 0x00	; 0
    126c:	99 f7       	brne	.-26     	; 0x1254 <mcu_io_set+0x32>
				p_reg->OUTCLR = pin_bin;
		}
	}
	else
	{
		if(p==PIN_EXTERNAL)
    126e:	10 3e       	cpi	r17, 0xE0	; 224
    1270:	b1 f7       	brne	.-20     	; 0x125e <mcu_io_set+0x3c>
			mcu_external_pin = d;
    1272:	60 93 d3 20 	sts	0x20D3, r22
    1276:	f3 cf       	rjmp	.-26     	; 0x125e <mcu_io_set+0x3c>
		if(!pin_bin)
			p_reg->OUT = d;
		else
		{
			if(d)
				p_reg->OUTSET = pin_bin;
    1278:	85 83       	std	Z+5, r24	; 0x05
	else
	{
		if(p==PIN_EXTERNAL)
			mcu_external_pin = d;
	}
}
    127a:	0f 90       	pop	r0
    127c:	df 91       	pop	r29
    127e:	cf 91       	pop	r28
    1280:	1f 91       	pop	r17
    1282:	08 95       	ret
	PORT_t * p_reg = mcu_get_port_reg(p);
	uint8_t pin_bin = mcu_io_get_pin_bin(p);
	if(p_reg!=NULL)
	{
		if(!pin_bin)
			p_reg->OUT = d;
    1284:	64 83       	std	Z+4, r22	; 0x04
	else
	{
		if(p==PIN_EXTERNAL)
			mcu_external_pin = d;
	}
}
    1286:	0f 90       	pop	r0
    1288:	df 91       	pop	r29
    128a:	cf 91       	pop	r28
    128c:	1f 91       	pop	r17
    128e:	08 95       	ret

00001290 <mcu_io_get>:

uint8_t mcu_io_get(MCU_IO_PIN p)
{
    1290:	cf 93       	push	r28
    1292:	df 93       	push	r29
    1294:	c8 2f       	mov	r28, r24
	uint8_t p_num = p&0x0F;
    1296:	d8 2f       	mov	r29, r24
    1298:	df 70       	andi	r29, 0x0F	; 15
	PORT_t * p_reg = mcu_get_port_reg(p);
    129a:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <mcu_get_port_reg>
    129e:	fc 01       	movw	r30, r24
	if(p_num>7 && p_num<0x0F)		// Nur gültige Port Pins, oder gesamten Port zulassen
    12a0:	8d 2f       	mov	r24, r29
    12a2:	88 50       	subi	r24, 0x08	; 8
    12a4:	87 30       	cpi	r24, 0x07	; 7
    12a6:	00 f1       	brcs	.+64     	; 0x12e8 <mcu_io_get+0x58>
		return 0;
	if(p_reg!=NULL)
    12a8:	30 97       	sbiw	r30, 0x00	; 0
    12aa:	e1 f0       	breq	.+56     	; 0x12e4 <mcu_io_get+0x54>
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    12ac:	2c 2f       	mov	r18, r28
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	2f 70       	andi	r18, 0x0F	; 15
    12b2:	30 70       	andi	r19, 0x00	; 0
{
	uint8_t p_num = p&0x0F;
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_num>7 && p_num<0x0F)		// Nur gültige Port Pins, oder gesamten Port zulassen
		return 0;
	if(p_reg!=NULL)
    12b4:	28 30       	cpi	r18, 0x08	; 8
    12b6:	31 05       	cpc	r19, r1
    12b8:	88 f4       	brcc	.+34     	; 0x12dc <mcu_io_get+0x4c>
	{
		if(!mcu_io_get_pin_bin(p))
    12ba:	27 5e       	subi	r18, 0xE7	; 231
    12bc:	3f 4d       	sbci	r19, 0xDF	; 223
    12be:	d9 01       	movw	r26, r18
    12c0:	8c 91       	ld	r24, X
    12c2:	88 23       	and	r24, r24
    12c4:	59 f0       	breq	.+22     	; 0x12dc <mcu_io_get+0x4c>
			return p_reg->IN;
		else
			return (p_reg->IN>>p_num)&1;
    12c6:	80 85       	ldd	r24, Z+8	; 0x08
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	02 c0       	rjmp	.+4      	; 0x12d0 <mcu_io_get+0x40>
    12cc:	95 95       	asr	r25
    12ce:	87 95       	ror	r24
    12d0:	da 95       	dec	r29
    12d2:	e2 f7       	brpl	.-8      	; 0x12cc <mcu_io_get+0x3c>
    12d4:	81 70       	andi	r24, 0x01	; 1
		if(p==PIN_EXTERNAL)
			return mcu_external_pin;
		else
			return 0;
	}
}
    12d6:	df 91       	pop	r29
    12d8:	cf 91       	pop	r28
    12da:	08 95       	ret
	if(p_num>7 && p_num<0x0F)		// Nur gültige Port Pins, oder gesamten Port zulassen
		return 0;
	if(p_reg!=NULL)
	{
		if(!mcu_io_get_pin_bin(p))
			return p_reg->IN;
    12dc:	80 85       	ldd	r24, Z+8	; 0x08
		if(p==PIN_EXTERNAL)
			return mcu_external_pin;
		else
			return 0;
	}
}
    12de:	df 91       	pop	r29
    12e0:	cf 91       	pop	r28
    12e2:	08 95       	ret
		else
			return (p_reg->IN>>p_num)&1;
	}
	else
	{
		if(p==PIN_EXTERNAL)
    12e4:	c0 3e       	cpi	r28, 0xE0	; 224
    12e6:	21 f0       	breq	.+8      	; 0x12f0 <mcu_io_get+0x60>
			return mcu_external_pin;
		else
			return 0;
    12e8:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    12ea:	df 91       	pop	r29
    12ec:	cf 91       	pop	r28
    12ee:	08 95       	ret
			return (p_reg->IN>>p_num)&1;
	}
	else
	{
		if(p==PIN_EXTERNAL)
			return mcu_external_pin;
    12f0:	80 91 d3 20 	lds	r24, 0x20D3
    12f4:	f0 cf       	rjmp	.-32     	; 0x12d6 <mcu_io_get+0x46>

000012f6 <__vector_66>:

#if MCU_PERIPHERY_ENABLE_IO_INTERRUPT

static void *mcu_int_io_callback[MCU_IO_INT_NUM_MAX];	/**< Enthält die Callback Funktionen der Interrupts */

ISR (PORTA_INT0_vect)  {	PORTA_INTFLAGS |= 0x01;		if(mcu_int_io_callback[0])	((void(*)(void))mcu_int_io_callback[0])();		}	/**< IO Interrupt A0 ausführen und Callback aufrufen */
    12f6:	1f 92       	push	r1
    12f8:	0f 92       	push	r0
    12fa:	0f b6       	in	r0, 0x3f	; 63
    12fc:	0f 92       	push	r0
    12fe:	08 b6       	in	r0, 0x38	; 56
    1300:	0f 92       	push	r0
    1302:	09 b6       	in	r0, 0x39	; 57
    1304:	0f 92       	push	r0
    1306:	0b b6       	in	r0, 0x3b	; 59
    1308:	0f 92       	push	r0
    130a:	11 24       	eor	r1, r1
    130c:	2f 93       	push	r18
    130e:	3f 93       	push	r19
    1310:	4f 93       	push	r20
    1312:	5f 93       	push	r21
    1314:	6f 93       	push	r22
    1316:	7f 93       	push	r23
    1318:	8f 93       	push	r24
    131a:	9f 93       	push	r25
    131c:	af 93       	push	r26
    131e:	bf 93       	push	r27
    1320:	ef 93       	push	r30
    1322:	ff 93       	push	r31
    1324:	80 91 0c 06 	lds	r24, 0x060C
    1328:	81 60       	ori	r24, 0x01	; 1
    132a:	80 93 0c 06 	sts	0x060C, r24
    132e:	e0 91 d4 20 	lds	r30, 0x20D4
    1332:	f0 91 d5 20 	lds	r31, 0x20D5
    1336:	30 97       	sbiw	r30, 0x00	; 0
    1338:	09 f0       	breq	.+2      	; 0x133c <__vector_66+0x46>
    133a:	19 95       	eicall
    133c:	ff 91       	pop	r31
    133e:	ef 91       	pop	r30
    1340:	bf 91       	pop	r27
    1342:	af 91       	pop	r26
    1344:	9f 91       	pop	r25
    1346:	8f 91       	pop	r24
    1348:	7f 91       	pop	r23
    134a:	6f 91       	pop	r22
    134c:	5f 91       	pop	r21
    134e:	4f 91       	pop	r20
    1350:	3f 91       	pop	r19
    1352:	2f 91       	pop	r18
    1354:	0f 90       	pop	r0
    1356:	0b be       	out	0x3b, r0	; 59
    1358:	0f 90       	pop	r0
    135a:	09 be       	out	0x39, r0	; 57
    135c:	0f 90       	pop	r0
    135e:	08 be       	out	0x38, r0	; 56
    1360:	0f 90       	pop	r0
    1362:	0f be       	out	0x3f, r0	; 63
    1364:	0f 90       	pop	r0
    1366:	1f 90       	pop	r1
    1368:	18 95       	reti

0000136a <__vector_67>:
ISR (PORTA_INT1_vect)  {	PORTA_INTFLAGS |= 0x02;		if(mcu_int_io_callback[1])	((void(*)(void))mcu_int_io_callback[1])();		}	/**< IO Interrupt A1 ausführen und Callback aufrufen */
    136a:	1f 92       	push	r1
    136c:	0f 92       	push	r0
    136e:	0f b6       	in	r0, 0x3f	; 63
    1370:	0f 92       	push	r0
    1372:	08 b6       	in	r0, 0x38	; 56
    1374:	0f 92       	push	r0
    1376:	09 b6       	in	r0, 0x39	; 57
    1378:	0f 92       	push	r0
    137a:	0b b6       	in	r0, 0x3b	; 59
    137c:	0f 92       	push	r0
    137e:	11 24       	eor	r1, r1
    1380:	2f 93       	push	r18
    1382:	3f 93       	push	r19
    1384:	4f 93       	push	r20
    1386:	5f 93       	push	r21
    1388:	6f 93       	push	r22
    138a:	7f 93       	push	r23
    138c:	8f 93       	push	r24
    138e:	9f 93       	push	r25
    1390:	af 93       	push	r26
    1392:	bf 93       	push	r27
    1394:	ef 93       	push	r30
    1396:	ff 93       	push	r31
    1398:	80 91 0c 06 	lds	r24, 0x060C
    139c:	82 60       	ori	r24, 0x02	; 2
    139e:	80 93 0c 06 	sts	0x060C, r24
    13a2:	e0 91 d6 20 	lds	r30, 0x20D6
    13a6:	f0 91 d7 20 	lds	r31, 0x20D7
    13aa:	30 97       	sbiw	r30, 0x00	; 0
    13ac:	09 f0       	breq	.+2      	; 0x13b0 <__vector_67+0x46>
    13ae:	19 95       	eicall
    13b0:	ff 91       	pop	r31
    13b2:	ef 91       	pop	r30
    13b4:	bf 91       	pop	r27
    13b6:	af 91       	pop	r26
    13b8:	9f 91       	pop	r25
    13ba:	8f 91       	pop	r24
    13bc:	7f 91       	pop	r23
    13be:	6f 91       	pop	r22
    13c0:	5f 91       	pop	r21
    13c2:	4f 91       	pop	r20
    13c4:	3f 91       	pop	r19
    13c6:	2f 91       	pop	r18
    13c8:	0f 90       	pop	r0
    13ca:	0b be       	out	0x3b, r0	; 59
    13cc:	0f 90       	pop	r0
    13ce:	09 be       	out	0x39, r0	; 57
    13d0:	0f 90       	pop	r0
    13d2:	08 be       	out	0x38, r0	; 56
    13d4:	0f 90       	pop	r0
    13d6:	0f be       	out	0x3f, r0	; 63
    13d8:	0f 90       	pop	r0
    13da:	1f 90       	pop	r1
    13dc:	18 95       	reti

000013de <__vector_34>:
ISR (PORTB_INT0_vect)  {	PORTB_INTFLAGS |= 0x01;		if(mcu_int_io_callback[2])	((void(*)(void))mcu_int_io_callback[2])();		}	/**< IO Interrupt B0 ausführen und Callback aufrufen */
    13de:	1f 92       	push	r1
    13e0:	0f 92       	push	r0
    13e2:	0f b6       	in	r0, 0x3f	; 63
    13e4:	0f 92       	push	r0
    13e6:	08 b6       	in	r0, 0x38	; 56
    13e8:	0f 92       	push	r0
    13ea:	09 b6       	in	r0, 0x39	; 57
    13ec:	0f 92       	push	r0
    13ee:	0b b6       	in	r0, 0x3b	; 59
    13f0:	0f 92       	push	r0
    13f2:	11 24       	eor	r1, r1
    13f4:	2f 93       	push	r18
    13f6:	3f 93       	push	r19
    13f8:	4f 93       	push	r20
    13fa:	5f 93       	push	r21
    13fc:	6f 93       	push	r22
    13fe:	7f 93       	push	r23
    1400:	8f 93       	push	r24
    1402:	9f 93       	push	r25
    1404:	af 93       	push	r26
    1406:	bf 93       	push	r27
    1408:	ef 93       	push	r30
    140a:	ff 93       	push	r31
    140c:	80 91 2c 06 	lds	r24, 0x062C
    1410:	81 60       	ori	r24, 0x01	; 1
    1412:	80 93 2c 06 	sts	0x062C, r24
    1416:	e0 91 d8 20 	lds	r30, 0x20D8
    141a:	f0 91 d9 20 	lds	r31, 0x20D9
    141e:	30 97       	sbiw	r30, 0x00	; 0
    1420:	09 f0       	breq	.+2      	; 0x1424 <__vector_34+0x46>
    1422:	19 95       	eicall
    1424:	ff 91       	pop	r31
    1426:	ef 91       	pop	r30
    1428:	bf 91       	pop	r27
    142a:	af 91       	pop	r26
    142c:	9f 91       	pop	r25
    142e:	8f 91       	pop	r24
    1430:	7f 91       	pop	r23
    1432:	6f 91       	pop	r22
    1434:	5f 91       	pop	r21
    1436:	4f 91       	pop	r20
    1438:	3f 91       	pop	r19
    143a:	2f 91       	pop	r18
    143c:	0f 90       	pop	r0
    143e:	0b be       	out	0x3b, r0	; 59
    1440:	0f 90       	pop	r0
    1442:	09 be       	out	0x39, r0	; 57
    1444:	0f 90       	pop	r0
    1446:	08 be       	out	0x38, r0	; 56
    1448:	0f 90       	pop	r0
    144a:	0f be       	out	0x3f, r0	; 63
    144c:	0f 90       	pop	r0
    144e:	1f 90       	pop	r1
    1450:	18 95       	reti

00001452 <__vector_35>:
ISR (PORTB_INT1_vect)  {	PORTB_INTFLAGS |= 0x02;		if(mcu_int_io_callback[3])	((void(*)(void))mcu_int_io_callback[3])();		}	/**< IO Interrupt B1 ausführen und Callback aufrufen */
    1452:	1f 92       	push	r1
    1454:	0f 92       	push	r0
    1456:	0f b6       	in	r0, 0x3f	; 63
    1458:	0f 92       	push	r0
    145a:	08 b6       	in	r0, 0x38	; 56
    145c:	0f 92       	push	r0
    145e:	09 b6       	in	r0, 0x39	; 57
    1460:	0f 92       	push	r0
    1462:	0b b6       	in	r0, 0x3b	; 59
    1464:	0f 92       	push	r0
    1466:	11 24       	eor	r1, r1
    1468:	2f 93       	push	r18
    146a:	3f 93       	push	r19
    146c:	4f 93       	push	r20
    146e:	5f 93       	push	r21
    1470:	6f 93       	push	r22
    1472:	7f 93       	push	r23
    1474:	8f 93       	push	r24
    1476:	9f 93       	push	r25
    1478:	af 93       	push	r26
    147a:	bf 93       	push	r27
    147c:	ef 93       	push	r30
    147e:	ff 93       	push	r31
    1480:	80 91 2c 06 	lds	r24, 0x062C
    1484:	82 60       	ori	r24, 0x02	; 2
    1486:	80 93 2c 06 	sts	0x062C, r24
    148a:	e0 91 da 20 	lds	r30, 0x20DA
    148e:	f0 91 db 20 	lds	r31, 0x20DB
    1492:	30 97       	sbiw	r30, 0x00	; 0
    1494:	09 f0       	breq	.+2      	; 0x1498 <__vector_35+0x46>
    1496:	19 95       	eicall
    1498:	ff 91       	pop	r31
    149a:	ef 91       	pop	r30
    149c:	bf 91       	pop	r27
    149e:	af 91       	pop	r26
    14a0:	9f 91       	pop	r25
    14a2:	8f 91       	pop	r24
    14a4:	7f 91       	pop	r23
    14a6:	6f 91       	pop	r22
    14a8:	5f 91       	pop	r21
    14aa:	4f 91       	pop	r20
    14ac:	3f 91       	pop	r19
    14ae:	2f 91       	pop	r18
    14b0:	0f 90       	pop	r0
    14b2:	0b be       	out	0x3b, r0	; 59
    14b4:	0f 90       	pop	r0
    14b6:	09 be       	out	0x39, r0	; 57
    14b8:	0f 90       	pop	r0
    14ba:	08 be       	out	0x38, r0	; 56
    14bc:	0f 90       	pop	r0
    14be:	0f be       	out	0x3f, r0	; 63
    14c0:	0f 90       	pop	r0
    14c2:	1f 90       	pop	r1
    14c4:	18 95       	reti

000014c6 <__vector_2>:
ISR (PORTC_INT0_vect)  {	PORTC_INTFLAGS |= 0x01;		if(mcu_int_io_callback[4])	((void(*)(void))mcu_int_io_callback[4])();		}	/**< IO Interrupt C0 ausführen und Callback aufrufen */
    14c6:	1f 92       	push	r1
    14c8:	0f 92       	push	r0
    14ca:	0f b6       	in	r0, 0x3f	; 63
    14cc:	0f 92       	push	r0
    14ce:	08 b6       	in	r0, 0x38	; 56
    14d0:	0f 92       	push	r0
    14d2:	09 b6       	in	r0, 0x39	; 57
    14d4:	0f 92       	push	r0
    14d6:	0b b6       	in	r0, 0x3b	; 59
    14d8:	0f 92       	push	r0
    14da:	11 24       	eor	r1, r1
    14dc:	2f 93       	push	r18
    14de:	3f 93       	push	r19
    14e0:	4f 93       	push	r20
    14e2:	5f 93       	push	r21
    14e4:	6f 93       	push	r22
    14e6:	7f 93       	push	r23
    14e8:	8f 93       	push	r24
    14ea:	9f 93       	push	r25
    14ec:	af 93       	push	r26
    14ee:	bf 93       	push	r27
    14f0:	ef 93       	push	r30
    14f2:	ff 93       	push	r31
    14f4:	80 91 4c 06 	lds	r24, 0x064C
    14f8:	81 60       	ori	r24, 0x01	; 1
    14fa:	80 93 4c 06 	sts	0x064C, r24
    14fe:	e0 91 dc 20 	lds	r30, 0x20DC
    1502:	f0 91 dd 20 	lds	r31, 0x20DD
    1506:	30 97       	sbiw	r30, 0x00	; 0
    1508:	09 f0       	breq	.+2      	; 0x150c <__vector_2+0x46>
    150a:	19 95       	eicall
    150c:	ff 91       	pop	r31
    150e:	ef 91       	pop	r30
    1510:	bf 91       	pop	r27
    1512:	af 91       	pop	r26
    1514:	9f 91       	pop	r25
    1516:	8f 91       	pop	r24
    1518:	7f 91       	pop	r23
    151a:	6f 91       	pop	r22
    151c:	5f 91       	pop	r21
    151e:	4f 91       	pop	r20
    1520:	3f 91       	pop	r19
    1522:	2f 91       	pop	r18
    1524:	0f 90       	pop	r0
    1526:	0b be       	out	0x3b, r0	; 59
    1528:	0f 90       	pop	r0
    152a:	09 be       	out	0x39, r0	; 57
    152c:	0f 90       	pop	r0
    152e:	08 be       	out	0x38, r0	; 56
    1530:	0f 90       	pop	r0
    1532:	0f be       	out	0x3f, r0	; 63
    1534:	0f 90       	pop	r0
    1536:	1f 90       	pop	r1
    1538:	18 95       	reti

0000153a <__vector_3>:
ISR (PORTC_INT1_vect)  {	PORTC_INTFLAGS |= 0x02;		if(mcu_int_io_callback[5])	((void(*)(void))mcu_int_io_callback[5])();		}	/**< IO Interrupt C1 ausführen und Callback aufrufen */
    153a:	1f 92       	push	r1
    153c:	0f 92       	push	r0
    153e:	0f b6       	in	r0, 0x3f	; 63
    1540:	0f 92       	push	r0
    1542:	08 b6       	in	r0, 0x38	; 56
    1544:	0f 92       	push	r0
    1546:	09 b6       	in	r0, 0x39	; 57
    1548:	0f 92       	push	r0
    154a:	0b b6       	in	r0, 0x3b	; 59
    154c:	0f 92       	push	r0
    154e:	11 24       	eor	r1, r1
    1550:	2f 93       	push	r18
    1552:	3f 93       	push	r19
    1554:	4f 93       	push	r20
    1556:	5f 93       	push	r21
    1558:	6f 93       	push	r22
    155a:	7f 93       	push	r23
    155c:	8f 93       	push	r24
    155e:	9f 93       	push	r25
    1560:	af 93       	push	r26
    1562:	bf 93       	push	r27
    1564:	ef 93       	push	r30
    1566:	ff 93       	push	r31
    1568:	80 91 4c 06 	lds	r24, 0x064C
    156c:	82 60       	ori	r24, 0x02	; 2
    156e:	80 93 4c 06 	sts	0x064C, r24
    1572:	e0 91 de 20 	lds	r30, 0x20DE
    1576:	f0 91 df 20 	lds	r31, 0x20DF
    157a:	30 97       	sbiw	r30, 0x00	; 0
    157c:	09 f0       	breq	.+2      	; 0x1580 <__vector_3+0x46>
    157e:	19 95       	eicall
    1580:	ff 91       	pop	r31
    1582:	ef 91       	pop	r30
    1584:	bf 91       	pop	r27
    1586:	af 91       	pop	r26
    1588:	9f 91       	pop	r25
    158a:	8f 91       	pop	r24
    158c:	7f 91       	pop	r23
    158e:	6f 91       	pop	r22
    1590:	5f 91       	pop	r21
    1592:	4f 91       	pop	r20
    1594:	3f 91       	pop	r19
    1596:	2f 91       	pop	r18
    1598:	0f 90       	pop	r0
    159a:	0b be       	out	0x3b, r0	; 59
    159c:	0f 90       	pop	r0
    159e:	09 be       	out	0x39, r0	; 57
    15a0:	0f 90       	pop	r0
    15a2:	08 be       	out	0x38, r0	; 56
    15a4:	0f 90       	pop	r0
    15a6:	0f be       	out	0x3f, r0	; 63
    15a8:	0f 90       	pop	r0
    15aa:	1f 90       	pop	r1
    15ac:	18 95       	reti

000015ae <__vector_43>:
//war auskommentiert
//ISR (PORTD_INT0_vect)  {	PORTD_INTFLAGS |= 0x01;		if(mcu_int_io_callback[6])	((void(*)(void))mcu_int_io_callback[6])();		}	/**< IO Interrupt D0 ausführen und Callback aufrufen */
//ISR (PORTD_INT1_vect)  {	PORTD_INTFLAGS |= 0x02;		if(mcu_int_io_callback[7])	((void(*)(void))mcu_int_io_callback[7])();		}	/**< IO Interrupt D1 ausführen und Callback aufrufen */
ISR (PORTE_INT0_vect)  {	PORTE_INTFLAGS |= 0x01;		if(mcu_int_io_callback[8])	((void(*)(void))mcu_int_io_callback[8])();		}	/**< IO Interrupt E0 ausführen und Callback aufrufen */
    15ae:	1f 92       	push	r1
    15b0:	0f 92       	push	r0
    15b2:	0f b6       	in	r0, 0x3f	; 63
    15b4:	0f 92       	push	r0
    15b6:	08 b6       	in	r0, 0x38	; 56
    15b8:	0f 92       	push	r0
    15ba:	09 b6       	in	r0, 0x39	; 57
    15bc:	0f 92       	push	r0
    15be:	0b b6       	in	r0, 0x3b	; 59
    15c0:	0f 92       	push	r0
    15c2:	11 24       	eor	r1, r1
    15c4:	2f 93       	push	r18
    15c6:	3f 93       	push	r19
    15c8:	4f 93       	push	r20
    15ca:	5f 93       	push	r21
    15cc:	6f 93       	push	r22
    15ce:	7f 93       	push	r23
    15d0:	8f 93       	push	r24
    15d2:	9f 93       	push	r25
    15d4:	af 93       	push	r26
    15d6:	bf 93       	push	r27
    15d8:	ef 93       	push	r30
    15da:	ff 93       	push	r31
    15dc:	80 91 8c 06 	lds	r24, 0x068C
    15e0:	81 60       	ori	r24, 0x01	; 1
    15e2:	80 93 8c 06 	sts	0x068C, r24
    15e6:	e0 91 e4 20 	lds	r30, 0x20E4
    15ea:	f0 91 e5 20 	lds	r31, 0x20E5
    15ee:	30 97       	sbiw	r30, 0x00	; 0
    15f0:	09 f0       	breq	.+2      	; 0x15f4 <__vector_43+0x46>
    15f2:	19 95       	eicall
    15f4:	ff 91       	pop	r31
    15f6:	ef 91       	pop	r30
    15f8:	bf 91       	pop	r27
    15fa:	af 91       	pop	r26
    15fc:	9f 91       	pop	r25
    15fe:	8f 91       	pop	r24
    1600:	7f 91       	pop	r23
    1602:	6f 91       	pop	r22
    1604:	5f 91       	pop	r21
    1606:	4f 91       	pop	r20
    1608:	3f 91       	pop	r19
    160a:	2f 91       	pop	r18
    160c:	0f 90       	pop	r0
    160e:	0b be       	out	0x3b, r0	; 59
    1610:	0f 90       	pop	r0
    1612:	09 be       	out	0x39, r0	; 57
    1614:	0f 90       	pop	r0
    1616:	08 be       	out	0x38, r0	; 56
    1618:	0f 90       	pop	r0
    161a:	0f be       	out	0x3f, r0	; 63
    161c:	0f 90       	pop	r0
    161e:	1f 90       	pop	r1
    1620:	18 95       	reti

00001622 <__vector_44>:
ISR (PORTE_INT1_vect)  {	PORTE_INTFLAGS |= 0x02;		if(mcu_int_io_callback[9])	((void(*)(void))mcu_int_io_callback[9])();		}	/**< IO Interrupt E1 ausführen und Callback aufrufen */
    1622:	1f 92       	push	r1
    1624:	0f 92       	push	r0
    1626:	0f b6       	in	r0, 0x3f	; 63
    1628:	0f 92       	push	r0
    162a:	08 b6       	in	r0, 0x38	; 56
    162c:	0f 92       	push	r0
    162e:	09 b6       	in	r0, 0x39	; 57
    1630:	0f 92       	push	r0
    1632:	0b b6       	in	r0, 0x3b	; 59
    1634:	0f 92       	push	r0
    1636:	11 24       	eor	r1, r1
    1638:	2f 93       	push	r18
    163a:	3f 93       	push	r19
    163c:	4f 93       	push	r20
    163e:	5f 93       	push	r21
    1640:	6f 93       	push	r22
    1642:	7f 93       	push	r23
    1644:	8f 93       	push	r24
    1646:	9f 93       	push	r25
    1648:	af 93       	push	r26
    164a:	bf 93       	push	r27
    164c:	ef 93       	push	r30
    164e:	ff 93       	push	r31
    1650:	80 91 8c 06 	lds	r24, 0x068C
    1654:	82 60       	ori	r24, 0x02	; 2
    1656:	80 93 8c 06 	sts	0x068C, r24
    165a:	e0 91 e6 20 	lds	r30, 0x20E6
    165e:	f0 91 e7 20 	lds	r31, 0x20E7
    1662:	30 97       	sbiw	r30, 0x00	; 0
    1664:	09 f0       	breq	.+2      	; 0x1668 <__vector_44+0x46>
    1666:	19 95       	eicall
    1668:	ff 91       	pop	r31
    166a:	ef 91       	pop	r30
    166c:	bf 91       	pop	r27
    166e:	af 91       	pop	r26
    1670:	9f 91       	pop	r25
    1672:	8f 91       	pop	r24
    1674:	7f 91       	pop	r23
    1676:	6f 91       	pop	r22
    1678:	5f 91       	pop	r21
    167a:	4f 91       	pop	r20
    167c:	3f 91       	pop	r19
    167e:	2f 91       	pop	r18
    1680:	0f 90       	pop	r0
    1682:	0b be       	out	0x3b, r0	; 59
    1684:	0f 90       	pop	r0
    1686:	09 be       	out	0x39, r0	; 57
    1688:	0f 90       	pop	r0
    168a:	08 be       	out	0x38, r0	; 56
    168c:	0f 90       	pop	r0
    168e:	0f be       	out	0x3f, r0	; 63
    1690:	0f 90       	pop	r0
    1692:	1f 90       	pop	r1
    1694:	18 95       	reti

00001696 <__vector_104>:
ISR (PORTF_INT0_vect)  {	PORTF_INTFLAGS |= 0x01;		if(mcu_int_io_callback[10])	((void(*)(void))mcu_int_io_callback[10])();		}	/**< IO Interrupt F0 ausführen und Callback aufrufen */
    1696:	1f 92       	push	r1
    1698:	0f 92       	push	r0
    169a:	0f b6       	in	r0, 0x3f	; 63
    169c:	0f 92       	push	r0
    169e:	08 b6       	in	r0, 0x38	; 56
    16a0:	0f 92       	push	r0
    16a2:	09 b6       	in	r0, 0x39	; 57
    16a4:	0f 92       	push	r0
    16a6:	0b b6       	in	r0, 0x3b	; 59
    16a8:	0f 92       	push	r0
    16aa:	11 24       	eor	r1, r1
    16ac:	2f 93       	push	r18
    16ae:	3f 93       	push	r19
    16b0:	4f 93       	push	r20
    16b2:	5f 93       	push	r21
    16b4:	6f 93       	push	r22
    16b6:	7f 93       	push	r23
    16b8:	8f 93       	push	r24
    16ba:	9f 93       	push	r25
    16bc:	af 93       	push	r26
    16be:	bf 93       	push	r27
    16c0:	ef 93       	push	r30
    16c2:	ff 93       	push	r31
    16c4:	80 91 ac 06 	lds	r24, 0x06AC
    16c8:	81 60       	ori	r24, 0x01	; 1
    16ca:	80 93 ac 06 	sts	0x06AC, r24
    16ce:	e0 91 e8 20 	lds	r30, 0x20E8
    16d2:	f0 91 e9 20 	lds	r31, 0x20E9
    16d6:	30 97       	sbiw	r30, 0x00	; 0
    16d8:	09 f0       	breq	.+2      	; 0x16dc <__vector_104+0x46>
    16da:	19 95       	eicall
    16dc:	ff 91       	pop	r31
    16de:	ef 91       	pop	r30
    16e0:	bf 91       	pop	r27
    16e2:	af 91       	pop	r26
    16e4:	9f 91       	pop	r25
    16e6:	8f 91       	pop	r24
    16e8:	7f 91       	pop	r23
    16ea:	6f 91       	pop	r22
    16ec:	5f 91       	pop	r21
    16ee:	4f 91       	pop	r20
    16f0:	3f 91       	pop	r19
    16f2:	2f 91       	pop	r18
    16f4:	0f 90       	pop	r0
    16f6:	0b be       	out	0x3b, r0	; 59
    16f8:	0f 90       	pop	r0
    16fa:	09 be       	out	0x39, r0	; 57
    16fc:	0f 90       	pop	r0
    16fe:	08 be       	out	0x38, r0	; 56
    1700:	0f 90       	pop	r0
    1702:	0f be       	out	0x3f, r0	; 63
    1704:	0f 90       	pop	r0
    1706:	1f 90       	pop	r1
    1708:	18 95       	reti

0000170a <__vector_105>:
ISR (PORTF_INT1_vect)  {	PORTF_INTFLAGS |= 0x02;		if(mcu_int_io_callback[11])	((void(*)(void))mcu_int_io_callback[11])();		}	/**< IO Interrupt F1 ausführen und Callback aufrufen */
    170a:	1f 92       	push	r1
    170c:	0f 92       	push	r0
    170e:	0f b6       	in	r0, 0x3f	; 63
    1710:	0f 92       	push	r0
    1712:	08 b6       	in	r0, 0x38	; 56
    1714:	0f 92       	push	r0
    1716:	09 b6       	in	r0, 0x39	; 57
    1718:	0f 92       	push	r0
    171a:	0b b6       	in	r0, 0x3b	; 59
    171c:	0f 92       	push	r0
    171e:	11 24       	eor	r1, r1
    1720:	2f 93       	push	r18
    1722:	3f 93       	push	r19
    1724:	4f 93       	push	r20
    1726:	5f 93       	push	r21
    1728:	6f 93       	push	r22
    172a:	7f 93       	push	r23
    172c:	8f 93       	push	r24
    172e:	9f 93       	push	r25
    1730:	af 93       	push	r26
    1732:	bf 93       	push	r27
    1734:	ef 93       	push	r30
    1736:	ff 93       	push	r31
    1738:	80 91 ac 06 	lds	r24, 0x06AC
    173c:	82 60       	ori	r24, 0x02	; 2
    173e:	80 93 ac 06 	sts	0x06AC, r24
    1742:	e0 91 ea 20 	lds	r30, 0x20EA
    1746:	f0 91 eb 20 	lds	r31, 0x20EB
    174a:	30 97       	sbiw	r30, 0x00	; 0
    174c:	09 f0       	breq	.+2      	; 0x1750 <__vector_105+0x46>
    174e:	19 95       	eicall
    1750:	ff 91       	pop	r31
    1752:	ef 91       	pop	r30
    1754:	bf 91       	pop	r27
    1756:	af 91       	pop	r26
    1758:	9f 91       	pop	r25
    175a:	8f 91       	pop	r24
    175c:	7f 91       	pop	r23
    175e:	6f 91       	pop	r22
    1760:	5f 91       	pop	r21
    1762:	4f 91       	pop	r20
    1764:	3f 91       	pop	r19
    1766:	2f 91       	pop	r18
    1768:	0f 90       	pop	r0
    176a:	0b be       	out	0x3b, r0	; 59
    176c:	0f 90       	pop	r0
    176e:	09 be       	out	0x39, r0	; 57
    1770:	0f 90       	pop	r0
    1772:	08 be       	out	0x38, r0	; 56
    1774:	0f 90       	pop	r0
    1776:	0f be       	out	0x3f, r0	; 63
    1778:	0f 90       	pop	r0
    177a:	1f 90       	pop	r1
    177c:	18 95       	reti

0000177e <__vector_96>:
ISR (PORTH_INT0_vect)  {	PORTH_INTFLAGS |= 0x01;		if(mcu_int_io_callback[12])	((void(*)(void))mcu_int_io_callback[12])();		}	/**< IO Interrupt H0 ausführen und Callback aufrufen */
    177e:	1f 92       	push	r1
    1780:	0f 92       	push	r0
    1782:	0f b6       	in	r0, 0x3f	; 63
    1784:	0f 92       	push	r0
    1786:	08 b6       	in	r0, 0x38	; 56
    1788:	0f 92       	push	r0
    178a:	09 b6       	in	r0, 0x39	; 57
    178c:	0f 92       	push	r0
    178e:	0b b6       	in	r0, 0x3b	; 59
    1790:	0f 92       	push	r0
    1792:	11 24       	eor	r1, r1
    1794:	2f 93       	push	r18
    1796:	3f 93       	push	r19
    1798:	4f 93       	push	r20
    179a:	5f 93       	push	r21
    179c:	6f 93       	push	r22
    179e:	7f 93       	push	r23
    17a0:	8f 93       	push	r24
    17a2:	9f 93       	push	r25
    17a4:	af 93       	push	r26
    17a6:	bf 93       	push	r27
    17a8:	ef 93       	push	r30
    17aa:	ff 93       	push	r31
    17ac:	80 91 ec 06 	lds	r24, 0x06EC
    17b0:	81 60       	ori	r24, 0x01	; 1
    17b2:	80 93 ec 06 	sts	0x06EC, r24
    17b6:	e0 91 ec 20 	lds	r30, 0x20EC
    17ba:	f0 91 ed 20 	lds	r31, 0x20ED
    17be:	30 97       	sbiw	r30, 0x00	; 0
    17c0:	09 f0       	breq	.+2      	; 0x17c4 <__vector_96+0x46>
    17c2:	19 95       	eicall
    17c4:	ff 91       	pop	r31
    17c6:	ef 91       	pop	r30
    17c8:	bf 91       	pop	r27
    17ca:	af 91       	pop	r26
    17cc:	9f 91       	pop	r25
    17ce:	8f 91       	pop	r24
    17d0:	7f 91       	pop	r23
    17d2:	6f 91       	pop	r22
    17d4:	5f 91       	pop	r21
    17d6:	4f 91       	pop	r20
    17d8:	3f 91       	pop	r19
    17da:	2f 91       	pop	r18
    17dc:	0f 90       	pop	r0
    17de:	0b be       	out	0x3b, r0	; 59
    17e0:	0f 90       	pop	r0
    17e2:	09 be       	out	0x39, r0	; 57
    17e4:	0f 90       	pop	r0
    17e6:	08 be       	out	0x38, r0	; 56
    17e8:	0f 90       	pop	r0
    17ea:	0f be       	out	0x3f, r0	; 63
    17ec:	0f 90       	pop	r0
    17ee:	1f 90       	pop	r1
    17f0:	18 95       	reti

000017f2 <__vector_97>:
ISR (PORTH_INT1_vect)  {	PORTH_INTFLAGS |= 0x02;		if(mcu_int_io_callback[13])	((void(*)(void))mcu_int_io_callback[13])();		}	/**< IO Interrupt H1 ausführen und Callback aufrufen */
    17f2:	1f 92       	push	r1
    17f4:	0f 92       	push	r0
    17f6:	0f b6       	in	r0, 0x3f	; 63
    17f8:	0f 92       	push	r0
    17fa:	08 b6       	in	r0, 0x38	; 56
    17fc:	0f 92       	push	r0
    17fe:	09 b6       	in	r0, 0x39	; 57
    1800:	0f 92       	push	r0
    1802:	0b b6       	in	r0, 0x3b	; 59
    1804:	0f 92       	push	r0
    1806:	11 24       	eor	r1, r1
    1808:	2f 93       	push	r18
    180a:	3f 93       	push	r19
    180c:	4f 93       	push	r20
    180e:	5f 93       	push	r21
    1810:	6f 93       	push	r22
    1812:	7f 93       	push	r23
    1814:	8f 93       	push	r24
    1816:	9f 93       	push	r25
    1818:	af 93       	push	r26
    181a:	bf 93       	push	r27
    181c:	ef 93       	push	r30
    181e:	ff 93       	push	r31
    1820:	80 91 ec 06 	lds	r24, 0x06EC
    1824:	82 60       	ori	r24, 0x02	; 2
    1826:	80 93 ec 06 	sts	0x06EC, r24
    182a:	e0 91 ee 20 	lds	r30, 0x20EE
    182e:	f0 91 ef 20 	lds	r31, 0x20EF
    1832:	30 97       	sbiw	r30, 0x00	; 0
    1834:	09 f0       	breq	.+2      	; 0x1838 <__vector_97+0x46>
    1836:	19 95       	eicall
    1838:	ff 91       	pop	r31
    183a:	ef 91       	pop	r30
    183c:	bf 91       	pop	r27
    183e:	af 91       	pop	r26
    1840:	9f 91       	pop	r25
    1842:	8f 91       	pop	r24
    1844:	7f 91       	pop	r23
    1846:	6f 91       	pop	r22
    1848:	5f 91       	pop	r21
    184a:	4f 91       	pop	r20
    184c:	3f 91       	pop	r19
    184e:	2f 91       	pop	r18
    1850:	0f 90       	pop	r0
    1852:	0b be       	out	0x3b, r0	; 59
    1854:	0f 90       	pop	r0
    1856:	09 be       	out	0x39, r0	; 57
    1858:	0f 90       	pop	r0
    185a:	08 be       	out	0x38, r0	; 56
    185c:	0f 90       	pop	r0
    185e:	0f be       	out	0x3f, r0	; 63
    1860:	0f 90       	pop	r0
    1862:	1f 90       	pop	r1
    1864:	18 95       	reti

00001866 <__vector_98>:
ISR (PORTJ_INT0_vect)  {	PORTJ_INTFLAGS |= 0x01;		if(mcu_int_io_callback[14])	((void(*)(void))mcu_int_io_callback[14])();		}	/**< IO Interrupt J0 ausführen und Callback aufrufen */
    1866:	1f 92       	push	r1
    1868:	0f 92       	push	r0
    186a:	0f b6       	in	r0, 0x3f	; 63
    186c:	0f 92       	push	r0
    186e:	08 b6       	in	r0, 0x38	; 56
    1870:	0f 92       	push	r0
    1872:	09 b6       	in	r0, 0x39	; 57
    1874:	0f 92       	push	r0
    1876:	0b b6       	in	r0, 0x3b	; 59
    1878:	0f 92       	push	r0
    187a:	11 24       	eor	r1, r1
    187c:	2f 93       	push	r18
    187e:	3f 93       	push	r19
    1880:	4f 93       	push	r20
    1882:	5f 93       	push	r21
    1884:	6f 93       	push	r22
    1886:	7f 93       	push	r23
    1888:	8f 93       	push	r24
    188a:	9f 93       	push	r25
    188c:	af 93       	push	r26
    188e:	bf 93       	push	r27
    1890:	ef 93       	push	r30
    1892:	ff 93       	push	r31
    1894:	80 91 0c 07 	lds	r24, 0x070C
    1898:	81 60       	ori	r24, 0x01	; 1
    189a:	80 93 0c 07 	sts	0x070C, r24
    189e:	e0 91 f0 20 	lds	r30, 0x20F0
    18a2:	f0 91 f1 20 	lds	r31, 0x20F1
    18a6:	30 97       	sbiw	r30, 0x00	; 0
    18a8:	09 f0       	breq	.+2      	; 0x18ac <__vector_98+0x46>
    18aa:	19 95       	eicall
    18ac:	ff 91       	pop	r31
    18ae:	ef 91       	pop	r30
    18b0:	bf 91       	pop	r27
    18b2:	af 91       	pop	r26
    18b4:	9f 91       	pop	r25
    18b6:	8f 91       	pop	r24
    18b8:	7f 91       	pop	r23
    18ba:	6f 91       	pop	r22
    18bc:	5f 91       	pop	r21
    18be:	4f 91       	pop	r20
    18c0:	3f 91       	pop	r19
    18c2:	2f 91       	pop	r18
    18c4:	0f 90       	pop	r0
    18c6:	0b be       	out	0x3b, r0	; 59
    18c8:	0f 90       	pop	r0
    18ca:	09 be       	out	0x39, r0	; 57
    18cc:	0f 90       	pop	r0
    18ce:	08 be       	out	0x38, r0	; 56
    18d0:	0f 90       	pop	r0
    18d2:	0f be       	out	0x3f, r0	; 63
    18d4:	0f 90       	pop	r0
    18d6:	1f 90       	pop	r1
    18d8:	18 95       	reti

000018da <__vector_99>:
ISR (PORTJ_INT1_vect)  {	PORTJ_INTFLAGS |= 0x02;		if(mcu_int_io_callback[15])	((void(*)(void))mcu_int_io_callback[15])();		}	/**< IO Interrupt J1 ausführen und Callback aufrufen */
    18da:	1f 92       	push	r1
    18dc:	0f 92       	push	r0
    18de:	0f b6       	in	r0, 0x3f	; 63
    18e0:	0f 92       	push	r0
    18e2:	08 b6       	in	r0, 0x38	; 56
    18e4:	0f 92       	push	r0
    18e6:	09 b6       	in	r0, 0x39	; 57
    18e8:	0f 92       	push	r0
    18ea:	0b b6       	in	r0, 0x3b	; 59
    18ec:	0f 92       	push	r0
    18ee:	11 24       	eor	r1, r1
    18f0:	2f 93       	push	r18
    18f2:	3f 93       	push	r19
    18f4:	4f 93       	push	r20
    18f6:	5f 93       	push	r21
    18f8:	6f 93       	push	r22
    18fa:	7f 93       	push	r23
    18fc:	8f 93       	push	r24
    18fe:	9f 93       	push	r25
    1900:	af 93       	push	r26
    1902:	bf 93       	push	r27
    1904:	ef 93       	push	r30
    1906:	ff 93       	push	r31
    1908:	80 91 0c 07 	lds	r24, 0x070C
    190c:	82 60       	ori	r24, 0x02	; 2
    190e:	80 93 0c 07 	sts	0x070C, r24
    1912:	e0 91 f2 20 	lds	r30, 0x20F2
    1916:	f0 91 f3 20 	lds	r31, 0x20F3
    191a:	30 97       	sbiw	r30, 0x00	; 0
    191c:	09 f0       	breq	.+2      	; 0x1920 <__vector_99+0x46>
    191e:	19 95       	eicall
    1920:	ff 91       	pop	r31
    1922:	ef 91       	pop	r30
    1924:	bf 91       	pop	r27
    1926:	af 91       	pop	r26
    1928:	9f 91       	pop	r25
    192a:	8f 91       	pop	r24
    192c:	7f 91       	pop	r23
    192e:	6f 91       	pop	r22
    1930:	5f 91       	pop	r21
    1932:	4f 91       	pop	r20
    1934:	3f 91       	pop	r19
    1936:	2f 91       	pop	r18
    1938:	0f 90       	pop	r0
    193a:	0b be       	out	0x3b, r0	; 59
    193c:	0f 90       	pop	r0
    193e:	09 be       	out	0x39, r0	; 57
    1940:	0f 90       	pop	r0
    1942:	08 be       	out	0x38, r0	; 56
    1944:	0f 90       	pop	r0
    1946:	0f be       	out	0x3f, r0	; 63
    1948:	0f 90       	pop	r0
    194a:	1f 90       	pop	r1
    194c:	18 95       	reti

0000194e <__vector_100>:
ISR (PORTK_INT0_vect)  {	PORTK_INTFLAGS |= 0x01;		if(mcu_int_io_callback[16])	((void(*)(void))mcu_int_io_callback[16])();		}	/**< IO Interrupt K0 ausführen und Callback aufrufen */
    194e:	1f 92       	push	r1
    1950:	0f 92       	push	r0
    1952:	0f b6       	in	r0, 0x3f	; 63
    1954:	0f 92       	push	r0
    1956:	08 b6       	in	r0, 0x38	; 56
    1958:	0f 92       	push	r0
    195a:	09 b6       	in	r0, 0x39	; 57
    195c:	0f 92       	push	r0
    195e:	0b b6       	in	r0, 0x3b	; 59
    1960:	0f 92       	push	r0
    1962:	11 24       	eor	r1, r1
    1964:	2f 93       	push	r18
    1966:	3f 93       	push	r19
    1968:	4f 93       	push	r20
    196a:	5f 93       	push	r21
    196c:	6f 93       	push	r22
    196e:	7f 93       	push	r23
    1970:	8f 93       	push	r24
    1972:	9f 93       	push	r25
    1974:	af 93       	push	r26
    1976:	bf 93       	push	r27
    1978:	ef 93       	push	r30
    197a:	ff 93       	push	r31
    197c:	80 91 2c 07 	lds	r24, 0x072C
    1980:	81 60       	ori	r24, 0x01	; 1
    1982:	80 93 2c 07 	sts	0x072C, r24
    1986:	e0 91 f4 20 	lds	r30, 0x20F4
    198a:	f0 91 f5 20 	lds	r31, 0x20F5
    198e:	30 97       	sbiw	r30, 0x00	; 0
    1990:	09 f0       	breq	.+2      	; 0x1994 <__vector_100+0x46>
    1992:	19 95       	eicall
    1994:	ff 91       	pop	r31
    1996:	ef 91       	pop	r30
    1998:	bf 91       	pop	r27
    199a:	af 91       	pop	r26
    199c:	9f 91       	pop	r25
    199e:	8f 91       	pop	r24
    19a0:	7f 91       	pop	r23
    19a2:	6f 91       	pop	r22
    19a4:	5f 91       	pop	r21
    19a6:	4f 91       	pop	r20
    19a8:	3f 91       	pop	r19
    19aa:	2f 91       	pop	r18
    19ac:	0f 90       	pop	r0
    19ae:	0b be       	out	0x3b, r0	; 59
    19b0:	0f 90       	pop	r0
    19b2:	09 be       	out	0x39, r0	; 57
    19b4:	0f 90       	pop	r0
    19b6:	08 be       	out	0x38, r0	; 56
    19b8:	0f 90       	pop	r0
    19ba:	0f be       	out	0x3f, r0	; 63
    19bc:	0f 90       	pop	r0
    19be:	1f 90       	pop	r1
    19c0:	18 95       	reti

000019c2 <__vector_101>:
ISR (PORTK_INT1_vect)  {	PORTK_INTFLAGS |= 0x02;		if(mcu_int_io_callback[17])	((void(*)(void))mcu_int_io_callback[17])();		}	/**< IO Interrupt K1 ausführen und Callback aufrufen */
    19c2:	1f 92       	push	r1
    19c4:	0f 92       	push	r0
    19c6:	0f b6       	in	r0, 0x3f	; 63
    19c8:	0f 92       	push	r0
    19ca:	08 b6       	in	r0, 0x38	; 56
    19cc:	0f 92       	push	r0
    19ce:	09 b6       	in	r0, 0x39	; 57
    19d0:	0f 92       	push	r0
    19d2:	0b b6       	in	r0, 0x3b	; 59
    19d4:	0f 92       	push	r0
    19d6:	11 24       	eor	r1, r1
    19d8:	2f 93       	push	r18
    19da:	3f 93       	push	r19
    19dc:	4f 93       	push	r20
    19de:	5f 93       	push	r21
    19e0:	6f 93       	push	r22
    19e2:	7f 93       	push	r23
    19e4:	8f 93       	push	r24
    19e6:	9f 93       	push	r25
    19e8:	af 93       	push	r26
    19ea:	bf 93       	push	r27
    19ec:	ef 93       	push	r30
    19ee:	ff 93       	push	r31
    19f0:	80 91 2c 07 	lds	r24, 0x072C
    19f4:	82 60       	ori	r24, 0x02	; 2
    19f6:	80 93 2c 07 	sts	0x072C, r24
    19fa:	e0 91 f6 20 	lds	r30, 0x20F6
    19fe:	f0 91 f7 20 	lds	r31, 0x20F7
    1a02:	30 97       	sbiw	r30, 0x00	; 0
    1a04:	09 f0       	breq	.+2      	; 0x1a08 <__vector_101+0x46>
    1a06:	19 95       	eicall
    1a08:	ff 91       	pop	r31
    1a0a:	ef 91       	pop	r30
    1a0c:	bf 91       	pop	r27
    1a0e:	af 91       	pop	r26
    1a10:	9f 91       	pop	r25
    1a12:	8f 91       	pop	r24
    1a14:	7f 91       	pop	r23
    1a16:	6f 91       	pop	r22
    1a18:	5f 91       	pop	r21
    1a1a:	4f 91       	pop	r20
    1a1c:	3f 91       	pop	r19
    1a1e:	2f 91       	pop	r18
    1a20:	0f 90       	pop	r0
    1a22:	0b be       	out	0x3b, r0	; 59
    1a24:	0f 90       	pop	r0
    1a26:	09 be       	out	0x39, r0	; 57
    1a28:	0f 90       	pop	r0
    1a2a:	08 be       	out	0x38, r0	; 56
    1a2c:	0f 90       	pop	r0
    1a2e:	0f be       	out	0x3f, r0	; 63
    1a30:	0f 90       	pop	r0
    1a32:	1f 90       	pop	r1
    1a34:	18 95       	reti

00001a36 <__vector_94>:
ISR (PORTQ_INT0_vect)  {	PORTQ_INTFLAGS |= 0x01;		if(mcu_int_io_callback[18])	((void(*)(void))mcu_int_io_callback[18])();		}	/**< IO Interrupt Q0 ausführen und Callback aufrufen */
    1a36:	1f 92       	push	r1
    1a38:	0f 92       	push	r0
    1a3a:	0f b6       	in	r0, 0x3f	; 63
    1a3c:	0f 92       	push	r0
    1a3e:	08 b6       	in	r0, 0x38	; 56
    1a40:	0f 92       	push	r0
    1a42:	09 b6       	in	r0, 0x39	; 57
    1a44:	0f 92       	push	r0
    1a46:	0b b6       	in	r0, 0x3b	; 59
    1a48:	0f 92       	push	r0
    1a4a:	11 24       	eor	r1, r1
    1a4c:	2f 93       	push	r18
    1a4e:	3f 93       	push	r19
    1a50:	4f 93       	push	r20
    1a52:	5f 93       	push	r21
    1a54:	6f 93       	push	r22
    1a56:	7f 93       	push	r23
    1a58:	8f 93       	push	r24
    1a5a:	9f 93       	push	r25
    1a5c:	af 93       	push	r26
    1a5e:	bf 93       	push	r27
    1a60:	ef 93       	push	r30
    1a62:	ff 93       	push	r31
    1a64:	80 91 cc 07 	lds	r24, 0x07CC
    1a68:	81 60       	ori	r24, 0x01	; 1
    1a6a:	80 93 cc 07 	sts	0x07CC, r24
    1a6e:	e0 91 f8 20 	lds	r30, 0x20F8
    1a72:	f0 91 f9 20 	lds	r31, 0x20F9
    1a76:	30 97       	sbiw	r30, 0x00	; 0
    1a78:	09 f0       	breq	.+2      	; 0x1a7c <__vector_94+0x46>
    1a7a:	19 95       	eicall
    1a7c:	ff 91       	pop	r31
    1a7e:	ef 91       	pop	r30
    1a80:	bf 91       	pop	r27
    1a82:	af 91       	pop	r26
    1a84:	9f 91       	pop	r25
    1a86:	8f 91       	pop	r24
    1a88:	7f 91       	pop	r23
    1a8a:	6f 91       	pop	r22
    1a8c:	5f 91       	pop	r21
    1a8e:	4f 91       	pop	r20
    1a90:	3f 91       	pop	r19
    1a92:	2f 91       	pop	r18
    1a94:	0f 90       	pop	r0
    1a96:	0b be       	out	0x3b, r0	; 59
    1a98:	0f 90       	pop	r0
    1a9a:	09 be       	out	0x39, r0	; 57
    1a9c:	0f 90       	pop	r0
    1a9e:	08 be       	out	0x38, r0	; 56
    1aa0:	0f 90       	pop	r0
    1aa2:	0f be       	out	0x3f, r0	; 63
    1aa4:	0f 90       	pop	r0
    1aa6:	1f 90       	pop	r1
    1aa8:	18 95       	reti

00001aaa <__vector_95>:
ISR (PORTQ_INT1_vect)  {	PORTQ_INTFLAGS |= 0x02;		if(mcu_int_io_callback[19])	((void(*)(void))mcu_int_io_callback[19])();		}	/**< IO Interrupt Q1 ausführen und Callback aufrufen */
    1aaa:	1f 92       	push	r1
    1aac:	0f 92       	push	r0
    1aae:	0f b6       	in	r0, 0x3f	; 63
    1ab0:	0f 92       	push	r0
    1ab2:	08 b6       	in	r0, 0x38	; 56
    1ab4:	0f 92       	push	r0
    1ab6:	09 b6       	in	r0, 0x39	; 57
    1ab8:	0f 92       	push	r0
    1aba:	0b b6       	in	r0, 0x3b	; 59
    1abc:	0f 92       	push	r0
    1abe:	11 24       	eor	r1, r1
    1ac0:	2f 93       	push	r18
    1ac2:	3f 93       	push	r19
    1ac4:	4f 93       	push	r20
    1ac6:	5f 93       	push	r21
    1ac8:	6f 93       	push	r22
    1aca:	7f 93       	push	r23
    1acc:	8f 93       	push	r24
    1ace:	9f 93       	push	r25
    1ad0:	af 93       	push	r26
    1ad2:	bf 93       	push	r27
    1ad4:	ef 93       	push	r30
    1ad6:	ff 93       	push	r31
    1ad8:	80 91 cc 07 	lds	r24, 0x07CC
    1adc:	82 60       	ori	r24, 0x02	; 2
    1ade:	80 93 cc 07 	sts	0x07CC, r24
    1ae2:	e0 91 fa 20 	lds	r30, 0x20FA
    1ae6:	f0 91 fb 20 	lds	r31, 0x20FB
    1aea:	30 97       	sbiw	r30, 0x00	; 0
    1aec:	09 f0       	breq	.+2      	; 0x1af0 <__vector_95+0x46>
    1aee:	19 95       	eicall
    1af0:	ff 91       	pop	r31
    1af2:	ef 91       	pop	r30
    1af4:	bf 91       	pop	r27
    1af6:	af 91       	pop	r26
    1af8:	9f 91       	pop	r25
    1afa:	8f 91       	pop	r24
    1afc:	7f 91       	pop	r23
    1afe:	6f 91       	pop	r22
    1b00:	5f 91       	pop	r21
    1b02:	4f 91       	pop	r20
    1b04:	3f 91       	pop	r19
    1b06:	2f 91       	pop	r18
    1b08:	0f 90       	pop	r0
    1b0a:	0b be       	out	0x3b, r0	; 59
    1b0c:	0f 90       	pop	r0
    1b0e:	09 be       	out	0x39, r0	; 57
    1b10:	0f 90       	pop	r0
    1b12:	08 be       	out	0x38, r0	; 56
    1b14:	0f 90       	pop	r0
    1b16:	0f be       	out	0x3f, r0	; 63
    1b18:	0f 90       	pop	r0
    1b1a:	1f 90       	pop	r1
    1b1c:	18 95       	reti

00001b1e <__vector_4>:
ISR (PORTR_INT0_vect)  {	PORTR_INTFLAGS |= 0x01;		if(mcu_int_io_callback[20])	((void(*)(void))mcu_int_io_callback[20])();		}	/**< IO Interrupt R0 ausführen und Callback aufrufen */
    1b1e:	1f 92       	push	r1
    1b20:	0f 92       	push	r0
    1b22:	0f b6       	in	r0, 0x3f	; 63
    1b24:	0f 92       	push	r0
    1b26:	08 b6       	in	r0, 0x38	; 56
    1b28:	0f 92       	push	r0
    1b2a:	09 b6       	in	r0, 0x39	; 57
    1b2c:	0f 92       	push	r0
    1b2e:	0b b6       	in	r0, 0x3b	; 59
    1b30:	0f 92       	push	r0
    1b32:	11 24       	eor	r1, r1
    1b34:	2f 93       	push	r18
    1b36:	3f 93       	push	r19
    1b38:	4f 93       	push	r20
    1b3a:	5f 93       	push	r21
    1b3c:	6f 93       	push	r22
    1b3e:	7f 93       	push	r23
    1b40:	8f 93       	push	r24
    1b42:	9f 93       	push	r25
    1b44:	af 93       	push	r26
    1b46:	bf 93       	push	r27
    1b48:	ef 93       	push	r30
    1b4a:	ff 93       	push	r31
    1b4c:	80 91 ec 07 	lds	r24, 0x07EC
    1b50:	81 60       	ori	r24, 0x01	; 1
    1b52:	80 93 ec 07 	sts	0x07EC, r24
    1b56:	e0 91 fc 20 	lds	r30, 0x20FC
    1b5a:	f0 91 fd 20 	lds	r31, 0x20FD
    1b5e:	30 97       	sbiw	r30, 0x00	; 0
    1b60:	09 f0       	breq	.+2      	; 0x1b64 <__vector_4+0x46>
    1b62:	19 95       	eicall
    1b64:	ff 91       	pop	r31
    1b66:	ef 91       	pop	r30
    1b68:	bf 91       	pop	r27
    1b6a:	af 91       	pop	r26
    1b6c:	9f 91       	pop	r25
    1b6e:	8f 91       	pop	r24
    1b70:	7f 91       	pop	r23
    1b72:	6f 91       	pop	r22
    1b74:	5f 91       	pop	r21
    1b76:	4f 91       	pop	r20
    1b78:	3f 91       	pop	r19
    1b7a:	2f 91       	pop	r18
    1b7c:	0f 90       	pop	r0
    1b7e:	0b be       	out	0x3b, r0	; 59
    1b80:	0f 90       	pop	r0
    1b82:	09 be       	out	0x39, r0	; 57
    1b84:	0f 90       	pop	r0
    1b86:	08 be       	out	0x38, r0	; 56
    1b88:	0f 90       	pop	r0
    1b8a:	0f be       	out	0x3f, r0	; 63
    1b8c:	0f 90       	pop	r0
    1b8e:	1f 90       	pop	r1
    1b90:	18 95       	reti

00001b92 <__vector_5>:
ISR (PORTR_INT1_vect)  {	PORTR_INTFLAGS |= 0x02;		if(mcu_int_io_callback[21])	((void(*)(void))mcu_int_io_callback[21])();		}	/**< IO Interrupt R1 ausführen und Callback aufrufen */
    1b92:	1f 92       	push	r1
    1b94:	0f 92       	push	r0
    1b96:	0f b6       	in	r0, 0x3f	; 63
    1b98:	0f 92       	push	r0
    1b9a:	08 b6       	in	r0, 0x38	; 56
    1b9c:	0f 92       	push	r0
    1b9e:	09 b6       	in	r0, 0x39	; 57
    1ba0:	0f 92       	push	r0
    1ba2:	0b b6       	in	r0, 0x3b	; 59
    1ba4:	0f 92       	push	r0
    1ba6:	11 24       	eor	r1, r1
    1ba8:	2f 93       	push	r18
    1baa:	3f 93       	push	r19
    1bac:	4f 93       	push	r20
    1bae:	5f 93       	push	r21
    1bb0:	6f 93       	push	r22
    1bb2:	7f 93       	push	r23
    1bb4:	8f 93       	push	r24
    1bb6:	9f 93       	push	r25
    1bb8:	af 93       	push	r26
    1bba:	bf 93       	push	r27
    1bbc:	ef 93       	push	r30
    1bbe:	ff 93       	push	r31
    1bc0:	80 91 ec 07 	lds	r24, 0x07EC
    1bc4:	82 60       	ori	r24, 0x02	; 2
    1bc6:	80 93 ec 07 	sts	0x07EC, r24
    1bca:	e0 91 fe 20 	lds	r30, 0x20FE
    1bce:	f0 91 ff 20 	lds	r31, 0x20FF
    1bd2:	30 97       	sbiw	r30, 0x00	; 0
    1bd4:	09 f0       	breq	.+2      	; 0x1bd8 <__vector_5+0x46>
    1bd6:	19 95       	eicall
    1bd8:	ff 91       	pop	r31
    1bda:	ef 91       	pop	r30
    1bdc:	bf 91       	pop	r27
    1bde:	af 91       	pop	r26
    1be0:	9f 91       	pop	r25
    1be2:	8f 91       	pop	r24
    1be4:	7f 91       	pop	r23
    1be6:	6f 91       	pop	r22
    1be8:	5f 91       	pop	r21
    1bea:	4f 91       	pop	r20
    1bec:	3f 91       	pop	r19
    1bee:	2f 91       	pop	r18
    1bf0:	0f 90       	pop	r0
    1bf2:	0b be       	out	0x3b, r0	; 59
    1bf4:	0f 90       	pop	r0
    1bf6:	09 be       	out	0x39, r0	; 57
    1bf8:	0f 90       	pop	r0
    1bfa:	08 be       	out	0x38, r0	; 56
    1bfc:	0f 90       	pop	r0
    1bfe:	0f be       	out	0x3f, r0	; 63
    1c00:	0f 90       	pop	r0
    1c02:	1f 90       	pop	r1
    1c04:	18 95       	reti

00001c06 <mcu_io_interrupt_init>:

MCU_RESULT mcu_io_interrupt_init(MCU_IO_INT_NUM num, MCU_IO_PIN pin, void (*f)(void), MCU_INT_LVL lvl, MCU_IO_INT_EDGE edge)
{
    1c06:	0f 93       	push	r16
    1c08:	1f 93       	push	r17
    1c0a:	cf 93       	push	r28
    1c0c:	df 93       	push	r29
    1c0e:	00 d0       	rcall	.+0      	; 0x1c10 <mcu_io_interrupt_init+0xa>
    1c10:	cd b7       	in	r28, 0x3d	; 61
    1c12:	de b7       	in	r29, 0x3e	; 62
    1c14:	38 2f       	mov	r19, r24
    1c16:	76 2f       	mov	r23, r22
	uint8_t pin_val;
	if(num==MCU_IO_INT_NUM_NONE)return MCU_OK;						// Es ist gewollt, dass der Interrupt nicht benutzt wird
    1c18:	8f 3f       	cpi	r24, 0xFF	; 255
    1c1a:	c9 f0       	breq	.+50     	; 0x1c4e <mcu_io_interrupt_init+0x48>
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
    1c1c:	6f 3f       	cpi	r22, 0xFF	; 255
    1c1e:	b9 f0       	breq	.+46     	; 0x1c4e <mcu_io_interrupt_init+0x48>
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
    1c20:	24 30       	cpi	r18, 0x04	; 4
    1c22:	70 f0       	brcs	.+28     	; 0x1c40 <mcu_io_interrupt_init+0x3a>
    1c24:	00 e1       	ldi	r16, 0x10	; 16
    1c26:	10 e0       	ldi	r17, 0x00	; 0
    1c28:	20 e0       	ldi	r18, 0x00	; 0
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
	}
	mcu_io_int_set_intctrl(num, false, 0x03);	// Interrupt Level Bits löschen
	mcu_io_int_set_intctrl(num, true, lvl);		// Interrupt Level Bits setzen

	return MCU_OK;
}
    1c2c:	b8 01       	movw	r22, r16
    1c2e:	c9 01       	movw	r24, r18
    1c30:	23 96       	adiw	r28, 0x03	; 3
    1c32:	cd bf       	out	0x3d, r28	; 61
    1c34:	de bf       	out	0x3e, r29	; 62
    1c36:	df 91       	pop	r29
    1c38:	cf 91       	pop	r28
    1c3a:	1f 91       	pop	r17
    1c3c:	0f 91       	pop	r16
    1c3e:	08 95       	ret
{
	uint8_t pin_val;
	if(num==MCU_IO_INT_NUM_NONE)return MCU_OK;						// Es ist gewollt, dass der Interrupt nicht benutzt wird
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
    1c40:	03 30       	cpi	r16, 0x03	; 3
    1c42:	48 f0       	brcs	.+18     	; 0x1c56 <mcu_io_interrupt_init+0x50>
    1c44:	00 e2       	ldi	r16, 0x20	; 32
    1c46:	10 e0       	ldi	r17, 0x00	; 0
    1c48:	20 e0       	ldi	r18, 0x00	; 0
    1c4a:	30 e0       	ldi	r19, 0x00	; 0
    1c4c:	ef cf       	rjmp	.-34     	; 0x1c2c <mcu_io_interrupt_init+0x26>

MCU_RESULT mcu_io_interrupt_init(MCU_IO_INT_NUM num, MCU_IO_PIN pin, void (*f)(void), MCU_INT_LVL lvl, MCU_IO_INT_EDGE edge)
{
	uint8_t pin_val;
	if(num==MCU_IO_INT_NUM_NONE)return MCU_OK;						// Es ist gewollt, dass der Interrupt nicht benutzt wird
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
    1c4e:	00 e0       	ldi	r16, 0x00	; 0
    1c50:	10 e0       	ldi	r17, 0x00	; 0
    1c52:	98 01       	movw	r18, r16
    1c54:	eb cf       	rjmp	.-42     	; 0x1c2c <mcu_io_interrupt_init+0x26>
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
	if(num>=MCU_IO_INT_NUM_MAX)	return MCU_ERROR_IO_INT_NUM_INVALID;	// Der Interrupt ist falsch
    1c56:	86 31       	cpi	r24, 0x16	; 22
    1c58:	28 f0       	brcs	.+10     	; 0x1c64 <mcu_io_interrupt_init+0x5e>
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	PORTQ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PQ_INT1:	PORTQ_INT1MASK = pin_val;	break;

		default: 					return MCU_ERROR_IO_INT_NUM_INVALID;	// Theoretisch oben durch die ifs bereits abgedeckt
    1c5a:	08 e0       	ldi	r16, 0x08	; 8
    1c5c:	10 e0       	ldi	r17, 0x00	; 0
    1c5e:	20 e0       	ldi	r18, 0x00	; 0
    1c60:	30 e0       	ldi	r19, 0x00	; 0
    1c62:	e4 cf       	rjmp	.-56     	; 0x1c2c <mcu_io_interrupt_init+0x26>
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
	if(num>=MCU_IO_INT_NUM_MAX)	return MCU_ERROR_IO_INT_NUM_INVALID;	// Der Interrupt ist falsch

	mcu_int_io_callback[num] = (void*)f;
    1c64:	e8 2f       	mov	r30, r24
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	ee 0f       	add	r30, r30
    1c6a:	ff 1f       	adc	r31, r31
    1c6c:	ec 52       	subi	r30, 0x2C	; 44
    1c6e:	ff 4d       	sbci	r31, 0xDF	; 223
    1c70:	40 83       	st	Z, r20
    1c72:	51 83       	std	Z+1, r21	; 0x01
	mcu_io_set_dir(pin, MCU_IO_DIR_IN);			// Interrupt Pin auf Eingang setzen
    1c74:	87 2f       	mov	r24, r23
    1c76:	60 e0       	ldi	r22, 0x00	; 0
    1c78:	2b 83       	std	Y+3, r18	; 0x03
    1c7a:	3a 83       	std	Y+2, r19	; 0x02
    1c7c:	79 83       	std	Y+1, r23	; 0x01
    1c7e:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    1c82:	79 81       	ldd	r23, Y+1	; 0x01
    1c84:	87 2f       	mov	r24, r23
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	8f 70       	andi	r24, 0x0F	; 15
    1c8a:	90 70       	andi	r25, 0x00	; 0
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
	if(num>=MCU_IO_INT_NUM_MAX)	return MCU_ERROR_IO_INT_NUM_INVALID;	// Der Interrupt ist falsch

	mcu_int_io_callback[num] = (void*)f;
	mcu_io_set_dir(pin, MCU_IO_DIR_IN);			// Interrupt Pin auf Eingang setzen
    1c8c:	2b 81       	ldd	r18, Y+3	; 0x03
    1c8e:	3a 81       	ldd	r19, Y+2	; 0x02
    1c90:	88 30       	cpi	r24, 0x08	; 8
    1c92:	91 05       	cpc	r25, r1
    1c94:	08 f0       	brcs	.+2      	; 0x1c98 <mcu_io_interrupt_init+0x92>
    1c96:	6e c0       	rjmp	.+220    	; 0x1d74 <mcu_io_interrupt_init+0x16e>
    1c98:	87 5e       	subi	r24, 0xE7	; 231
    1c9a:	9f 4d       	sbci	r25, 0xDF	; 223
    1c9c:	dc 01       	movw	r26, r24
    1c9e:	1c 91       	ld	r17, X
	pin_val = mcu_io_get_pin_bin(pin);			// Die Binäre Pin Nummer laden
	mcu_set_port_pinnctrl(pin, false, 0x07);	// ISC Bits löschen [1] Seite 143
    1ca0:	87 2f       	mov	r24, r23
    1ca2:	60 e0       	ldi	r22, 0x00	; 0
    1ca4:	47 e0       	ldi	r20, 0x07	; 7
    1ca6:	2b 83       	std	Y+3, r18	; 0x03
    1ca8:	3a 83       	std	Y+2, r19	; 0x02
    1caa:	79 83       	std	Y+1, r23	; 0x01
    1cac:	0e 94 23 06 	call	0xc46	; 0xc46 <mcu_set_port_pinnctrl>
	mcu_set_port_pinnctrl(pin, true, edge);		// Edge in die ISC Bits einfügen
    1cb0:	79 81       	ldd	r23, Y+1	; 0x01
    1cb2:	87 2f       	mov	r24, r23
    1cb4:	61 e0       	ldi	r22, 0x01	; 1
    1cb6:	40 2f       	mov	r20, r16
    1cb8:	0e 94 23 06 	call	0xc46	; 0xc46 <mcu_set_port_pinnctrl>
	switch(num)
    1cbc:	3a 81       	ldd	r19, Y+2	; 0x02
    1cbe:	e3 2f       	mov	r30, r19
    1cc0:	f0 e0       	ldi	r31, 0x00	; 0
    1cc2:	2b 81       	ldd	r18, Y+3	; 0x03
    1cc4:	e4 31       	cpi	r30, 0x14	; 20
    1cc6:	f1 05       	cpc	r31, r1
    1cc8:	40 f6       	brcc	.-112    	; 0x1c5a <mcu_io_interrupt_init+0x54>
    1cca:	e2 5f       	subi	r30, 0xF2	; 242
    1ccc:	fe 4f       	sbci	r31, 0xFE	; 254
    1cce:	ee 0f       	add	r30, r30
    1cd0:	ff 1f       	adc	r31, r31
    1cd2:	05 90       	lpm	r0, Z+
    1cd4:	f4 91       	lpm	r31, Z
    1cd6:	e0 2d       	mov	r30, r0
    1cd8:	19 94       	eijmp
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	PORTQ_INT0MASK = pin_val;	break;
    1cda:	10 93 ca 07 	sts	0x07CA, r17
		case MCU_IO_INT_NUM_PQ_INT1:	PORTQ_INT1MASK = pin_val;	break;

		default: 					return MCU_ERROR_IO_INT_NUM_INVALID;	// Theoretisch oben durch die ifs bereits abgedeckt
	}
	mcu_io_int_set_intctrl(num, false, 0x03);	// Interrupt Level Bits löschen
    1cde:	83 2f       	mov	r24, r19
    1ce0:	60 e0       	ldi	r22, 0x00	; 0
    1ce2:	43 e0       	ldi	r20, 0x03	; 3
    1ce4:	2b 83       	std	Y+3, r18	; 0x03
    1ce6:	3a 83       	std	Y+2, r19	; 0x02
    1ce8:	0e 94 ad 06 	call	0xd5a	; 0xd5a <mcu_io_int_set_intctrl>
	mcu_io_int_set_intctrl(num, true, lvl);		// Interrupt Level Bits setzen
    1cec:	3a 81       	ldd	r19, Y+2	; 0x02
    1cee:	83 2f       	mov	r24, r19
    1cf0:	61 e0       	ldi	r22, 0x01	; 1
    1cf2:	2b 81       	ldd	r18, Y+3	; 0x03
    1cf4:	42 2f       	mov	r20, r18
    1cf6:	0e 94 ad 06 	call	0xd5a	; 0xd5a <mcu_io_int_set_intctrl>

	return MCU_OK;
    1cfa:	00 e0       	ldi	r16, 0x00	; 0
    1cfc:	10 e0       	ldi	r17, 0x00	; 0
    1cfe:	98 01       	movw	r18, r16
    1d00:	95 cf       	rjmp	.-214    	; 0x1c2c <mcu_io_interrupt_init+0x26>

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;
    1d02:	10 93 2b 07 	sts	0x072B, r17
    1d06:	eb cf       	rjmp	.-42     	; 0x1cde <mcu_io_interrupt_init+0xd8>
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
    1d08:	10 93 2a 07 	sts	0x072A, r17
    1d0c:	e8 cf       	rjmp	.-48     	; 0x1cde <mcu_io_interrupt_init+0xd8>

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;
    1d0e:	10 93 0b 07 	sts	0x070B, r17
    1d12:	e5 cf       	rjmp	.-54     	; 0x1cde <mcu_io_interrupt_init+0xd8>
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
    1d14:	10 93 0a 07 	sts	0x070A, r17
    1d18:	e2 cf       	rjmp	.-60     	; 0x1cde <mcu_io_interrupt_init+0xd8>

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;
    1d1a:	10 93 eb 06 	sts	0x06EB, r17
    1d1e:	df cf       	rjmp	.-66     	; 0x1cde <mcu_io_interrupt_init+0xd8>
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
    1d20:	10 93 ea 06 	sts	0x06EA, r17
    1d24:	dc cf       	rjmp	.-72     	; 0x1cde <mcu_io_interrupt_init+0xd8>

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;
    1d26:	10 93 ab 06 	sts	0x06AB, r17
    1d2a:	d9 cf       	rjmp	.-78     	; 0x1cde <mcu_io_interrupt_init+0xd8>
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
    1d2c:	10 93 aa 06 	sts	0x06AA, r17
    1d30:	d6 cf       	rjmp	.-84     	; 0x1cde <mcu_io_interrupt_init+0xd8>

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;
    1d32:	10 93 8b 06 	sts	0x068B, r17
    1d36:	d3 cf       	rjmp	.-90     	; 0x1cde <mcu_io_interrupt_init+0xd8>
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
    1d38:	10 93 8a 06 	sts	0x068A, r17
    1d3c:	d0 cf       	rjmp	.-96     	; 0x1cde <mcu_io_interrupt_init+0xd8>

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;
    1d3e:	10 93 6b 06 	sts	0x066B, r17
    1d42:	cd cf       	rjmp	.-102    	; 0x1cde <mcu_io_interrupt_init+0xd8>
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
    1d44:	10 93 6a 06 	sts	0x066A, r17
    1d48:	ca cf       	rjmp	.-108    	; 0x1cde <mcu_io_interrupt_init+0xd8>

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;
    1d4a:	10 93 4b 06 	sts	0x064B, r17
    1d4e:	c7 cf       	rjmp	.-114    	; 0x1cde <mcu_io_interrupt_init+0xd8>
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
    1d50:	10 93 4a 06 	sts	0x064A, r17
    1d54:	c4 cf       	rjmp	.-120    	; 0x1cde <mcu_io_interrupt_init+0xd8>
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;
    1d56:	10 93 2b 06 	sts	0x062B, r17
    1d5a:	c1 cf       	rjmp	.-126    	; 0x1cde <mcu_io_interrupt_init+0xd8>
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
    1d5c:	10 93 2a 06 	sts	0x062A, r17
    1d60:	be cf       	rjmp	.-132    	; 0x1cde <mcu_io_interrupt_init+0xd8>
	mcu_set_port_pinnctrl(pin, false, 0x07);	// ISC Bits löschen [1] Seite 143
	mcu_set_port_pinnctrl(pin, true, edge);		// Edge in die ISC Bits einfügen
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;
    1d62:	10 93 0b 06 	sts	0x060B, r17
    1d66:	bb cf       	rjmp	.-138    	; 0x1cde <mcu_io_interrupt_init+0xd8>
	pin_val = mcu_io_get_pin_bin(pin);			// Die Binäre Pin Nummer laden
	mcu_set_port_pinnctrl(pin, false, 0x07);	// ISC Bits löschen [1] Seite 143
	mcu_set_port_pinnctrl(pin, true, edge);		// Edge in die ISC Bits einfügen
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
    1d68:	10 93 0a 06 	sts	0x060A, r17
    1d6c:	b8 cf       	rjmp	.-144    	; 0x1cde <mcu_io_interrupt_init+0xd8>

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	PORTQ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PQ_INT1:	PORTQ_INT1MASK = pin_val;	break;
    1d6e:	10 93 cb 07 	sts	0x07CB, r17
    1d72:	b5 cf       	rjmp	.-150    	; 0x1cde <mcu_io_interrupt_init+0xd8>
    1d74:	10 e0       	ldi	r17, 0x00	; 0
    1d76:	94 cf       	rjmp	.-216    	; 0x1ca0 <mcu_io_interrupt_init+0x9a>

00001d78 <mcu_io_interrupt_disable>:
	return MCU_OK;
}

void mcu_io_interrupt_disable(MCU_IO_INT_NUM num)
{
	mcu_io_int_set_intctrl(num, false, 0x03);
    1d78:	60 e0       	ldi	r22, 0x00	; 0
    1d7a:	43 e0       	ldi	r20, 0x03	; 3
    1d7c:	0e 94 ad 06 	call	0xd5a	; 0xd5a <mcu_io_int_set_intctrl>
}
    1d80:	08 95       	ret

00001d82 <mcu_io_interrupt_enable>:

void mcu_io_interrupt_enable(MCU_IO_INT_NUM num, MCU_INT_LVL lvl)
{
    1d82:	cf 93       	push	r28
    1d84:	df 93       	push	r29
    1d86:	c8 2f       	mov	r28, r24
    1d88:	d6 2f       	mov	r29, r22
	mcu_io_int_set_intctrl(num, false, 0x03);
    1d8a:	60 e0       	ldi	r22, 0x00	; 0
    1d8c:	43 e0       	ldi	r20, 0x03	; 3
    1d8e:	0e 94 ad 06 	call	0xd5a	; 0xd5a <mcu_io_int_set_intctrl>
	mcu_io_int_set_intctrl(num, true, lvl);
    1d92:	8c 2f       	mov	r24, r28
    1d94:	61 e0       	ldi	r22, 0x01	; 1
    1d96:	4d 2f       	mov	r20, r29
    1d98:	0e 94 ad 06 	call	0xd5a	; 0xd5a <mcu_io_int_set_intctrl>
}
    1d9c:	df 91       	pop	r29
    1d9e:	cf 91       	pop	r28
    1da0:	08 95       	ret

00001da2 <__vector_77>:
static uint8_t mcu_timer_interrupt_lvl[MCU_TIMER_NUM_MAX];		/**< Enthält die Level der Timer Interrupts */
static uint16_t mcu_timer_frq[MCU_TIMER_NUM_MAX];				/**< Enthält die wirklich eingestellte Frequenz des Timers. */

//ISR (TCC0_OVF_vect)  {	if(mcu_timer_interrupt_callback[0])	((void(*)(void))mcu_timer_interrupt_callback[0])();		}	/**< Timer Interrupt C0 ausführen und Callback aufrufen */
//ISR (TCC1_OVF_vect)  {	if(mcu_timer_interrupt_callback[1])	((void(*)(void))mcu_timer_interrupt_callback[1])();		}	/**< Timer Interrupt C1 ausführen und Callback aufrufen */
ISR (TCD0_OVF_vect)  {	if(mcu_timer_interrupt_callback[2])	((void(*)(void))mcu_timer_interrupt_callback[2])();		}	/**< Timer Interrupt D0 ausführen und Callback aufrufen */
    1da2:	1f 92       	push	r1
    1da4:	0f 92       	push	r0
    1da6:	0f b6       	in	r0, 0x3f	; 63
    1da8:	0f 92       	push	r0
    1daa:	08 b6       	in	r0, 0x38	; 56
    1dac:	0f 92       	push	r0
    1dae:	09 b6       	in	r0, 0x39	; 57
    1db0:	0f 92       	push	r0
    1db2:	0b b6       	in	r0, 0x3b	; 59
    1db4:	0f 92       	push	r0
    1db6:	11 24       	eor	r1, r1
    1db8:	2f 93       	push	r18
    1dba:	3f 93       	push	r19
    1dbc:	4f 93       	push	r20
    1dbe:	5f 93       	push	r21
    1dc0:	6f 93       	push	r22
    1dc2:	7f 93       	push	r23
    1dc4:	8f 93       	push	r24
    1dc6:	9f 93       	push	r25
    1dc8:	af 93       	push	r26
    1dca:	bf 93       	push	r27
    1dcc:	ef 93       	push	r30
    1dce:	ff 93       	push	r31
    1dd0:	e0 91 04 21 	lds	r30, 0x2104
    1dd4:	f0 91 05 21 	lds	r31, 0x2105
    1dd8:	30 97       	sbiw	r30, 0x00	; 0
    1dda:	09 f0       	breq	.+2      	; 0x1dde <__vector_77+0x3c>
    1ddc:	19 95       	eicall
    1dde:	ff 91       	pop	r31
    1de0:	ef 91       	pop	r30
    1de2:	bf 91       	pop	r27
    1de4:	af 91       	pop	r26
    1de6:	9f 91       	pop	r25
    1de8:	8f 91       	pop	r24
    1dea:	7f 91       	pop	r23
    1dec:	6f 91       	pop	r22
    1dee:	5f 91       	pop	r21
    1df0:	4f 91       	pop	r20
    1df2:	3f 91       	pop	r19
    1df4:	2f 91       	pop	r18
    1df6:	0f 90       	pop	r0
    1df8:	0b be       	out	0x3b, r0	; 59
    1dfa:	0f 90       	pop	r0
    1dfc:	09 be       	out	0x39, r0	; 57
    1dfe:	0f 90       	pop	r0
    1e00:	08 be       	out	0x38, r0	; 56
    1e02:	0f 90       	pop	r0
    1e04:	0f be       	out	0x3f, r0	; 63
    1e06:	0f 90       	pop	r0
    1e08:	1f 90       	pop	r1
    1e0a:	18 95       	reti

00001e0c <__vector_83>:
ISR (TCD1_OVF_vect)  {	if(mcu_timer_interrupt_callback[3])	((void(*)(void))mcu_timer_interrupt_callback[3])();		}	/**< Timer Interrupt D1 ausführen und Callback aufrufen */
    1e0c:	1f 92       	push	r1
    1e0e:	0f 92       	push	r0
    1e10:	0f b6       	in	r0, 0x3f	; 63
    1e12:	0f 92       	push	r0
    1e14:	08 b6       	in	r0, 0x38	; 56
    1e16:	0f 92       	push	r0
    1e18:	09 b6       	in	r0, 0x39	; 57
    1e1a:	0f 92       	push	r0
    1e1c:	0b b6       	in	r0, 0x3b	; 59
    1e1e:	0f 92       	push	r0
    1e20:	11 24       	eor	r1, r1
    1e22:	2f 93       	push	r18
    1e24:	3f 93       	push	r19
    1e26:	4f 93       	push	r20
    1e28:	5f 93       	push	r21
    1e2a:	6f 93       	push	r22
    1e2c:	7f 93       	push	r23
    1e2e:	8f 93       	push	r24
    1e30:	9f 93       	push	r25
    1e32:	af 93       	push	r26
    1e34:	bf 93       	push	r27
    1e36:	ef 93       	push	r30
    1e38:	ff 93       	push	r31
    1e3a:	e0 91 06 21 	lds	r30, 0x2106
    1e3e:	f0 91 07 21 	lds	r31, 0x2107
    1e42:	30 97       	sbiw	r30, 0x00	; 0
    1e44:	09 f0       	breq	.+2      	; 0x1e48 <__vector_83+0x3c>
    1e46:	19 95       	eicall
    1e48:	ff 91       	pop	r31
    1e4a:	ef 91       	pop	r30
    1e4c:	bf 91       	pop	r27
    1e4e:	af 91       	pop	r26
    1e50:	9f 91       	pop	r25
    1e52:	8f 91       	pop	r24
    1e54:	7f 91       	pop	r23
    1e56:	6f 91       	pop	r22
    1e58:	5f 91       	pop	r21
    1e5a:	4f 91       	pop	r20
    1e5c:	3f 91       	pop	r19
    1e5e:	2f 91       	pop	r18
    1e60:	0f 90       	pop	r0
    1e62:	0b be       	out	0x3b, r0	; 59
    1e64:	0f 90       	pop	r0
    1e66:	09 be       	out	0x39, r0	; 57
    1e68:	0f 90       	pop	r0
    1e6a:	08 be       	out	0x38, r0	; 56
    1e6c:	0f 90       	pop	r0
    1e6e:	0f be       	out	0x3f, r0	; 63
    1e70:	0f 90       	pop	r0
    1e72:	1f 90       	pop	r1
    1e74:	18 95       	reti

00001e76 <__vector_47>:
ISR (TCE0_OVF_vect)  {	if(mcu_timer_interrupt_callback[4])	((void(*)(void))mcu_timer_interrupt_callback[4])();		}	/**< Timer Interrupt E0 ausführen und Callback aufrufen */
    1e76:	1f 92       	push	r1
    1e78:	0f 92       	push	r0
    1e7a:	0f b6       	in	r0, 0x3f	; 63
    1e7c:	0f 92       	push	r0
    1e7e:	08 b6       	in	r0, 0x38	; 56
    1e80:	0f 92       	push	r0
    1e82:	09 b6       	in	r0, 0x39	; 57
    1e84:	0f 92       	push	r0
    1e86:	0b b6       	in	r0, 0x3b	; 59
    1e88:	0f 92       	push	r0
    1e8a:	11 24       	eor	r1, r1
    1e8c:	2f 93       	push	r18
    1e8e:	3f 93       	push	r19
    1e90:	4f 93       	push	r20
    1e92:	5f 93       	push	r21
    1e94:	6f 93       	push	r22
    1e96:	7f 93       	push	r23
    1e98:	8f 93       	push	r24
    1e9a:	9f 93       	push	r25
    1e9c:	af 93       	push	r26
    1e9e:	bf 93       	push	r27
    1ea0:	ef 93       	push	r30
    1ea2:	ff 93       	push	r31
    1ea4:	e0 91 08 21 	lds	r30, 0x2108
    1ea8:	f0 91 09 21 	lds	r31, 0x2109
    1eac:	30 97       	sbiw	r30, 0x00	; 0
    1eae:	09 f0       	breq	.+2      	; 0x1eb2 <__vector_47+0x3c>
    1eb0:	19 95       	eicall
    1eb2:	ff 91       	pop	r31
    1eb4:	ef 91       	pop	r30
    1eb6:	bf 91       	pop	r27
    1eb8:	af 91       	pop	r26
    1eba:	9f 91       	pop	r25
    1ebc:	8f 91       	pop	r24
    1ebe:	7f 91       	pop	r23
    1ec0:	6f 91       	pop	r22
    1ec2:	5f 91       	pop	r21
    1ec4:	4f 91       	pop	r20
    1ec6:	3f 91       	pop	r19
    1ec8:	2f 91       	pop	r18
    1eca:	0f 90       	pop	r0
    1ecc:	0b be       	out	0x3b, r0	; 59
    1ece:	0f 90       	pop	r0
    1ed0:	09 be       	out	0x39, r0	; 57
    1ed2:	0f 90       	pop	r0
    1ed4:	08 be       	out	0x38, r0	; 56
    1ed6:	0f 90       	pop	r0
    1ed8:	0f be       	out	0x3f, r0	; 63
    1eda:	0f 90       	pop	r0
    1edc:	1f 90       	pop	r1
    1ede:	18 95       	reti

00001ee0 <__vector_53>:
ISR (TCE1_OVF_vect)  {	if(mcu_timer_interrupt_callback[5])	((void(*)(void))mcu_timer_interrupt_callback[5])();		}	/**< Timer Interrupt E1 ausführen und Callback aufrufen */
    1ee0:	1f 92       	push	r1
    1ee2:	0f 92       	push	r0
    1ee4:	0f b6       	in	r0, 0x3f	; 63
    1ee6:	0f 92       	push	r0
    1ee8:	08 b6       	in	r0, 0x38	; 56
    1eea:	0f 92       	push	r0
    1eec:	09 b6       	in	r0, 0x39	; 57
    1eee:	0f 92       	push	r0
    1ef0:	0b b6       	in	r0, 0x3b	; 59
    1ef2:	0f 92       	push	r0
    1ef4:	11 24       	eor	r1, r1
    1ef6:	2f 93       	push	r18
    1ef8:	3f 93       	push	r19
    1efa:	4f 93       	push	r20
    1efc:	5f 93       	push	r21
    1efe:	6f 93       	push	r22
    1f00:	7f 93       	push	r23
    1f02:	8f 93       	push	r24
    1f04:	9f 93       	push	r25
    1f06:	af 93       	push	r26
    1f08:	bf 93       	push	r27
    1f0a:	ef 93       	push	r30
    1f0c:	ff 93       	push	r31
    1f0e:	e0 91 0a 21 	lds	r30, 0x210A
    1f12:	f0 91 0b 21 	lds	r31, 0x210B
    1f16:	30 97       	sbiw	r30, 0x00	; 0
    1f18:	09 f0       	breq	.+2      	; 0x1f1c <__vector_53+0x3c>
    1f1a:	19 95       	eicall
    1f1c:	ff 91       	pop	r31
    1f1e:	ef 91       	pop	r30
    1f20:	bf 91       	pop	r27
    1f22:	af 91       	pop	r26
    1f24:	9f 91       	pop	r25
    1f26:	8f 91       	pop	r24
    1f28:	7f 91       	pop	r23
    1f2a:	6f 91       	pop	r22
    1f2c:	5f 91       	pop	r21
    1f2e:	4f 91       	pop	r20
    1f30:	3f 91       	pop	r19
    1f32:	2f 91       	pop	r18
    1f34:	0f 90       	pop	r0
    1f36:	0b be       	out	0x3b, r0	; 59
    1f38:	0f 90       	pop	r0
    1f3a:	09 be       	out	0x39, r0	; 57
    1f3c:	0f 90       	pop	r0
    1f3e:	08 be       	out	0x38, r0	; 56
    1f40:	0f 90       	pop	r0
    1f42:	0f be       	out	0x3f, r0	; 63
    1f44:	0f 90       	pop	r0
    1f46:	1f 90       	pop	r1
    1f48:	18 95       	reti

00001f4a <__vector_108>:
ISR (TCF0_OVF_vect)  {	if(mcu_timer_interrupt_callback[6])	((void(*)(void))mcu_timer_interrupt_callback[6])();		}	/**< Timer Interrupt F0 ausführen und Callback aufrufen */
    1f4a:	1f 92       	push	r1
    1f4c:	0f 92       	push	r0
    1f4e:	0f b6       	in	r0, 0x3f	; 63
    1f50:	0f 92       	push	r0
    1f52:	08 b6       	in	r0, 0x38	; 56
    1f54:	0f 92       	push	r0
    1f56:	09 b6       	in	r0, 0x39	; 57
    1f58:	0f 92       	push	r0
    1f5a:	0b b6       	in	r0, 0x3b	; 59
    1f5c:	0f 92       	push	r0
    1f5e:	11 24       	eor	r1, r1
    1f60:	2f 93       	push	r18
    1f62:	3f 93       	push	r19
    1f64:	4f 93       	push	r20
    1f66:	5f 93       	push	r21
    1f68:	6f 93       	push	r22
    1f6a:	7f 93       	push	r23
    1f6c:	8f 93       	push	r24
    1f6e:	9f 93       	push	r25
    1f70:	af 93       	push	r26
    1f72:	bf 93       	push	r27
    1f74:	ef 93       	push	r30
    1f76:	ff 93       	push	r31
    1f78:	e0 91 0c 21 	lds	r30, 0x210C
    1f7c:	f0 91 0d 21 	lds	r31, 0x210D
    1f80:	30 97       	sbiw	r30, 0x00	; 0
    1f82:	09 f0       	breq	.+2      	; 0x1f86 <__vector_108+0x3c>
    1f84:	19 95       	eicall
    1f86:	ff 91       	pop	r31
    1f88:	ef 91       	pop	r30
    1f8a:	bf 91       	pop	r27
    1f8c:	af 91       	pop	r26
    1f8e:	9f 91       	pop	r25
    1f90:	8f 91       	pop	r24
    1f92:	7f 91       	pop	r23
    1f94:	6f 91       	pop	r22
    1f96:	5f 91       	pop	r21
    1f98:	4f 91       	pop	r20
    1f9a:	3f 91       	pop	r19
    1f9c:	2f 91       	pop	r18
    1f9e:	0f 90       	pop	r0
    1fa0:	0b be       	out	0x3b, r0	; 59
    1fa2:	0f 90       	pop	r0
    1fa4:	09 be       	out	0x39, r0	; 57
    1fa6:	0f 90       	pop	r0
    1fa8:	08 be       	out	0x38, r0	; 56
    1faa:	0f 90       	pop	r0
    1fac:	0f be       	out	0x3f, r0	; 63
    1fae:	0f 90       	pop	r0
    1fb0:	1f 90       	pop	r1
    1fb2:	18 95       	reti

00001fb4 <__vector_114>:
ISR (TCF1_OVF_vect)  {	if(mcu_timer_interrupt_callback[7])	((void(*)(void))mcu_timer_interrupt_callback[7])();		}	/**< Timer Interrupt F1 ausführen und Callback aufrufen */
    1fb4:	1f 92       	push	r1
    1fb6:	0f 92       	push	r0
    1fb8:	0f b6       	in	r0, 0x3f	; 63
    1fba:	0f 92       	push	r0
    1fbc:	08 b6       	in	r0, 0x38	; 56
    1fbe:	0f 92       	push	r0
    1fc0:	09 b6       	in	r0, 0x39	; 57
    1fc2:	0f 92       	push	r0
    1fc4:	0b b6       	in	r0, 0x3b	; 59
    1fc6:	0f 92       	push	r0
    1fc8:	11 24       	eor	r1, r1
    1fca:	2f 93       	push	r18
    1fcc:	3f 93       	push	r19
    1fce:	4f 93       	push	r20
    1fd0:	5f 93       	push	r21
    1fd2:	6f 93       	push	r22
    1fd4:	7f 93       	push	r23
    1fd6:	8f 93       	push	r24
    1fd8:	9f 93       	push	r25
    1fda:	af 93       	push	r26
    1fdc:	bf 93       	push	r27
    1fde:	ef 93       	push	r30
    1fe0:	ff 93       	push	r31
    1fe2:	e0 91 0e 21 	lds	r30, 0x210E
    1fe6:	f0 91 0f 21 	lds	r31, 0x210F
    1fea:	30 97       	sbiw	r30, 0x00	; 0
    1fec:	09 f0       	breq	.+2      	; 0x1ff0 <__vector_114+0x3c>
    1fee:	19 95       	eicall
    1ff0:	ff 91       	pop	r31
    1ff2:	ef 91       	pop	r30
    1ff4:	bf 91       	pop	r27
    1ff6:	af 91       	pop	r26
    1ff8:	9f 91       	pop	r25
    1ffa:	8f 91       	pop	r24
    1ffc:	7f 91       	pop	r23
    1ffe:	6f 91       	pop	r22
    2000:	5f 91       	pop	r21
    2002:	4f 91       	pop	r20
    2004:	3f 91       	pop	r19
    2006:	2f 91       	pop	r18
    2008:	0f 90       	pop	r0
    200a:	0b be       	out	0x3b, r0	; 59
    200c:	0f 90       	pop	r0
    200e:	09 be       	out	0x39, r0	; 57
    2010:	0f 90       	pop	r0
    2012:	08 be       	out	0x38, r0	; 56
    2014:	0f 90       	pop	r0
    2016:	0f be       	out	0x3f, r0	; 63
    2018:	0f 90       	pop	r0
    201a:	1f 90       	pop	r1
    201c:	18 95       	reti

0000201e <mcu_timer_init>:


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
    201e:	2f 92       	push	r2
    2020:	3f 92       	push	r3
    2022:	4f 92       	push	r4
    2024:	5f 92       	push	r5
    2026:	6f 92       	push	r6
    2028:	7f 92       	push	r7
    202a:	8f 92       	push	r8
    202c:	9f 92       	push	r9
    202e:	af 92       	push	r10
    2030:	bf 92       	push	r11
    2032:	cf 92       	push	r12
    2034:	df 92       	push	r13
    2036:	ef 92       	push	r14
    2038:	ff 92       	push	r15
    203a:	0f 93       	push	r16
    203c:	1f 93       	push	r17
    203e:	cf 93       	push	r28
    2040:	df 93       	push	r29
    2042:	cd b7       	in	r28, 0x3d	; 61
    2044:	de b7       	in	r29, 0x3e	; 62
    2046:	68 97       	sbiw	r28, 0x18	; 24
    2048:	cd bf       	out	0x3d, r28	; 61
    204a:	de bf       	out	0x3e, r29	; 62
    204c:	a8 2e       	mov	r10, r24
    204e:	b6 2e       	mov	r11, r22
    2050:	48 01       	movw	r8, r16
    2052:	1e 2d       	mov	r17, r14
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
    2054:	40 90 c7 20 	lds	r4, 0x20C7
    2058:	50 90 c8 20 	lds	r5, 0x20C8
    205c:	60 90 c9 20 	lds	r6, 0x20C9
    2060:	70 90 ca 20 	lds	r7, 0x20CA
    2064:	c3 01       	movw	r24, r6
    2066:	b2 01       	movw	r22, r4
    2068:	0e 94 88 1c 	call	0x3910	; 0x3910 <__udivmodsi4>
    206c:	69 01       	movw	r12, r18
    206e:	7a 01       	movw	r14, r20
    2070:	08 94       	sec
    2072:	c1 08       	sbc	r12, r1
    2074:	d1 08       	sbc	r13, r1
    2076:	e1 08       	sbc	r14, r1
    2078:	f1 08       	sbc	r15, r1
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
	uint8_t timer_div = 0x01;
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
    207a:	de 01       	movw	r26, r28
    207c:	11 96       	adiw	r26, 0x01	; 1
    207e:	e0 e0       	ldi	r30, 0x00	; 0
    2080:	f0 e2       	ldi	r31, 0x20	; 32
    2082:	80 e1       	ldi	r24, 0x10	; 16
    2084:	01 90       	ld	r0, Z+
    2086:	0d 92       	st	X+, r0
    2088:	81 50       	subi	r24, 0x01	; 1
    208a:	e1 f7       	brne	.-8      	; 0x2084 <mcu_timer_init+0x66>
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
    208c:	2f ef       	ldi	r18, 0xFF	; 255
    208e:	a2 16       	cp	r10, r18
    2090:	39 f1       	breq	.+78     	; 0x20e0 <mcu_timer_init+0xc2>
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
    2092:	33 e0       	ldi	r19, 0x03	; 3
    2094:	3b 15       	cp	r19, r11
    2096:	e0 f4       	brcc	.+56     	; 0x20d0 <mcu_timer_init+0xb2>
    2098:	00 e8       	ldi	r16, 0x80	; 128
    209a:	10 e0       	ldi	r17, 0x00	; 0
    209c:	20 e0       	ldi	r18, 0x00	; 0
    209e:	30 e0       	ldi	r19, 0x00	; 0
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
	}

	return MCU_OK;
}
    20a0:	b8 01       	movw	r22, r16
    20a2:	c9 01       	movw	r24, r18
    20a4:	68 96       	adiw	r28, 0x18	; 24
    20a6:	cd bf       	out	0x3d, r28	; 61
    20a8:	de bf       	out	0x3e, r29	; 62
    20aa:	df 91       	pop	r29
    20ac:	cf 91       	pop	r28
    20ae:	1f 91       	pop	r17
    20b0:	0f 91       	pop	r16
    20b2:	ff 90       	pop	r15
    20b4:	ef 90       	pop	r14
    20b6:	df 90       	pop	r13
    20b8:	cf 90       	pop	r12
    20ba:	bf 90       	pop	r11
    20bc:	af 90       	pop	r10
    20be:	9f 90       	pop	r9
    20c0:	8f 90       	pop	r8
    20c2:	7f 90       	pop	r7
    20c4:	6f 90       	pop	r6
    20c6:	5f 90       	pop	r5
    20c8:	4f 90       	pop	r4
    20ca:	3f 90       	pop	r3
    20cc:	2f 90       	pop	r2
    20ce:	08 95       	ret
	TC1_t *tcN1 = NULL;
	uint8_t timer_div = 0x01;
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;
    20d0:	47 e0       	ldi	r20, 0x07	; 7
    20d2:	4a 15       	cp	r20, r10
    20d4:	48 f4       	brcc	.+18     	; 0x20e8 <mcu_timer_init+0xca>
    20d6:	00 e4       	ldi	r16, 0x40	; 64
    20d8:	10 e0       	ldi	r17, 0x00	; 0
    20da:	20 e0       	ldi	r18, 0x00	; 0
    20dc:	30 e0       	ldi	r19, 0x00	; 0
    20de:	e0 cf       	rjmp	.-64     	; 0x20a0 <mcu_timer_init+0x82>
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
	uint8_t timer_div = 0x01;
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
    20e0:	00 e0       	ldi	r16, 0x00	; 0
    20e2:	10 e0       	ldi	r17, 0x00	; 0
    20e4:	98 01       	movw	r18, r16
    20e6:	dc cf       	rjmp	.-72     	; 0x20a0 <mcu_timer_init+0x82>
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;
    20e8:	b3 e0       	ldi	r27, 0x03	; 3
    20ea:	2b 2e       	mov	r2, r27
    20ec:	31 2c       	mov	r3, r1
    20ee:	2c 0e       	add	r2, r28
    20f0:	3d 1e       	adc	r3, r29
    20f2:	01 e0       	ldi	r16, 0x01	; 1

	for(timer_div=1; timer_div<sizeof(timer_divider); timer_div++)
	{
		if((timer_value/timer_divider[timer_div])>0xFFFF)	continue;
    20f4:	f1 01       	movw	r30, r2
    20f6:	81 91       	ld	r24, Z+
    20f8:	91 91       	ld	r25, Z+
    20fa:	1f 01       	movw	r2, r30
    20fc:	9c 01       	movw	r18, r24
    20fe:	40 e0       	ldi	r20, 0x00	; 0
    2100:	50 e0       	ldi	r21, 0x00	; 0
    2102:	29 8b       	std	Y+17, r18	; 0x11
    2104:	3a 8b       	std	Y+18, r19	; 0x12
    2106:	4b 8b       	std	Y+19, r20	; 0x13
    2108:	5c 8b       	std	Y+20, r21	; 0x14
    210a:	c7 01       	movw	r24, r14
    210c:	b6 01       	movw	r22, r12
    210e:	0e 94 88 1c 	call	0x3910	; 0x3910 <__udivmodsi4>
    2112:	20 30       	cpi	r18, 0x00	; 0
    2114:	80 e0       	ldi	r24, 0x00	; 0
    2116:	38 07       	cpc	r19, r24
    2118:	81 e0       	ldi	r24, 0x01	; 1
    211a:	48 07       	cpc	r20, r24
    211c:	80 e0       	ldi	r24, 0x00	; 0
    211e:	58 07       	cpc	r21, r24
    2120:	40 f0       	brcs	.+16     	; 0x2132 <mcu_timer_init+0x114>
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;

	for(timer_div=1; timer_div<sizeof(timer_divider); timer_div++)
    2122:	0f 5f       	subi	r16, 0xFF	; 255
    2124:	00 31       	cpi	r16, 0x10	; 16
    2126:	31 f7       	brne	.-52     	; 0x20f4 <mcu_timer_init+0xd6>
	{
		if((timer_value/timer_divider[timer_div])>0xFFFF)	continue;
		else{	timer_value/=timer_divider[timer_div];		break;}
	}
	if(timer_value>0xFFFF || timer_div==sizeof(timer_divider))			// Übergebene Frequenz kann nicht gesetzt werden
		return MCU_ERROR_TMR_FRQ_INVALID;
    2128:	00 e0       	ldi	r16, 0x00	; 0
    212a:	11 e0       	ldi	r17, 0x01	; 1
    212c:	20 e0       	ldi	r18, 0x00	; 0
    212e:	30 e0       	ldi	r19, 0x00	; 0
    2130:	b7 cf       	rjmp	.-146    	; 0x20a0 <mcu_timer_init+0x82>
    2132:	2d 8b       	std	Y+21, r18	; 0x15
    2134:	3e 8b       	std	Y+22, r19	; 0x16
    2136:	4f 8b       	std	Y+23, r20	; 0x17
    2138:	58 8f       	std	Y+24, r21	; 0x18

	mcu_timer_interrupt_callback[num] = f;
    213a:	ca 2c       	mov	r12, r10
    213c:	dd 24       	eor	r13, r13
    213e:	c6 01       	movw	r24, r12
    2140:	88 0f       	add	r24, r24
    2142:	99 1f       	adc	r25, r25
    2144:	fc 01       	movw	r30, r24
    2146:	e0 50       	subi	r30, 0x00	; 0
    2148:	ff 4d       	sbci	r31, 0xDF	; 223
    214a:	80 82       	st	Z, r8
    214c:	91 82       	std	Z+1, r9	; 0x01
	mcu_timer_interrupt_lvl[num] = lvl;
    214e:	f6 01       	movw	r30, r12
    2150:	e0 5f       	subi	r30, 0xF0	; 240
    2152:	fe 4d       	sbci	r31, 0xDE	; 222
    2154:	b0 82       	st	Z, r11

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);
    2156:	a8 e1       	ldi	r26, 0x18	; 24
    2158:	8a 2e       	mov	r8, r26
    215a:	a1 e2       	ldi	r26, 0x21	; 33
    215c:	9a 2e       	mov	r9, r26
    215e:	88 0e       	add	r8, r24
    2160:	99 1e       	adc	r9, r25
    2162:	ca 01       	movw	r24, r20
    2164:	b9 01       	movw	r22, r18
    2166:	29 89       	ldd	r18, Y+17	; 0x11
    2168:	3a 89       	ldd	r19, Y+18	; 0x12
    216a:	4b 89       	ldd	r20, Y+19	; 0x13
    216c:	5c 89       	ldd	r21, Y+20	; 0x14
    216e:	0e 94 42 1c 	call	0x3884	; 0x3884 <__mulsi3>
    2172:	9b 01       	movw	r18, r22
    2174:	ac 01       	movw	r20, r24
    2176:	2f 5f       	subi	r18, 0xFF	; 255
    2178:	3f 4f       	sbci	r19, 0xFF	; 255
    217a:	4f 4f       	sbci	r20, 0xFF	; 255
    217c:	5f 4f       	sbci	r21, 0xFF	; 255
    217e:	c3 01       	movw	r24, r6
    2180:	b2 01       	movw	r22, r4
    2182:	0e 94 88 1c 	call	0x3910	; 0x3910 <__udivmodsi4>
    2186:	f4 01       	movw	r30, r8
    2188:	20 83       	st	Z, r18
    218a:	31 83       	std	Z+1, r19	; 0x01

	switch(num )		// Register in Pointer zwischenspeichern
    218c:	f4 e0       	ldi	r31, 0x04	; 4
    218e:	af 16       	cp	r10, r31
    2190:	09 f4       	brne	.+2      	; 0x2194 <mcu_timer_init+0x176>
    2192:	5d c0       	rjmp	.+186    	; 0x224e <mcu_timer_init+0x230>
    2194:	fa 15       	cp	r31, r10
    2196:	d8 f0       	brcs	.+54     	; 0x21ce <mcu_timer_init+0x1b0>
    2198:	22 e0       	ldi	r18, 0x02	; 2
    219a:	a2 16       	cp	r10, r18
    219c:	09 f4       	brne	.+2      	; 0x21a0 <mcu_timer_init+0x182>
    219e:	52 c0       	rjmp	.+164    	; 0x2244 <mcu_timer_init+0x226>
    21a0:	2a 15       	cp	r18, r10
    21a2:	f8 f4       	brcc	.+62     	; 0x21e2 <mcu_timer_init+0x1c4>
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
    21a4:	a0 e4       	ldi	r26, 0x40	; 64
    21a6:	b9 e0       	ldi	r27, 0x09	; 9


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
    21a8:	e0 e0       	ldi	r30, 0x00	; 0
    21aa:	f0 e0       	ldi	r31, 0x00	; 0
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
		case MCU_TIMER_NUM_F1:	tcN1 = &TCF1;	break;
		default:								return MCU_ERROR_TMR_NUM_INVALID;
	}

	switch(num&0x01)	// Register einstellen
    21ac:	c0 fc       	sbrc	r12, 0
    21ae:	2e c0       	rjmp	.+92     	; 0x220c <mcu_timer_init+0x1ee>
	{
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
    21b0:	10 a2       	lds	r17, 0x90
    21b2:	11 a2       	lds	r17, 0x91
    21b4:	8d 89       	ldd	r24, Y+21	; 0x15
    21b6:	9e 89       	ldd	r25, Y+22	; 0x16
    21b8:	86 a3       	lds	r24, 0x56
    21ba:	97 a3       	lds	r25, 0x57
    21bc:	00 83       	st	Z, r16
    21be:	11 23       	and	r17, r17
    21c0:	09 f4       	brne	.+2      	; 0x21c4 <mcu_timer_init+0x1a6>
    21c2:	bb 24       	eor	r11, r11
    21c4:	b6 82       	std	Z+6, r11	; 0x06
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
	}

	return MCU_OK;
    21c6:	00 e0       	ldi	r16, 0x00	; 0
    21c8:	10 e0       	ldi	r17, 0x00	; 0
    21ca:	98 01       	movw	r18, r16
		default:								return MCU_ERROR_TMR_NUM_INVALID;
	}

	switch(num&0x01)	// Register einstellen
	{
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
    21cc:	69 cf       	rjmp	.-302    	; 0x20a0 <mcu_timer_init+0x82>
	mcu_timer_interrupt_callback[num] = f;
	mcu_timer_interrupt_lvl[num] = lvl;

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
    21ce:	46 e0       	ldi	r20, 0x06	; 6
    21d0:	a4 16       	cp	r10, r20
    21d2:	99 f1       	breq	.+102    	; 0x223a <mcu_timer_init+0x21c>
    21d4:	a4 16       	cp	r10, r20
    21d6:	68 f4       	brcc	.+26     	; 0x21f2 <mcu_timer_init+0x1d4>
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
    21d8:	a0 e4       	ldi	r26, 0x40	; 64
    21da:	ba e0       	ldi	r27, 0x0A	; 10


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
    21dc:	e0 e0       	ldi	r30, 0x00	; 0
    21de:	f0 e0       	ldi	r31, 0x00	; 0
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
    21e0:	e5 cf       	rjmp	.-54     	; 0x21ac <mcu_timer_init+0x18e>
	mcu_timer_interrupt_callback[num] = f;
	mcu_timer_interrupt_lvl[num] = lvl;

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
    21e2:	31 e0       	ldi	r19, 0x01	; 1
    21e4:	a3 16       	cp	r10, r19
    21e6:	69 f0       	breq	.+26     	; 0x2202 <mcu_timer_init+0x1e4>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    21e8:	a0 e0       	ldi	r26, 0x00	; 0
    21ea:	b0 e0       	ldi	r27, 0x00	; 0

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
    21ec:	e0 e0       	ldi	r30, 0x00	; 0
    21ee:	f8 e0       	ldi	r31, 0x08	; 8
    21f0:	dd cf       	rjmp	.-70     	; 0x21ac <mcu_timer_init+0x18e>
	mcu_timer_interrupt_callback[num] = f;
	mcu_timer_interrupt_lvl[num] = lvl;

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
    21f2:	57 e0       	ldi	r21, 0x07	; 7
    21f4:	a5 16       	cp	r10, r21
    21f6:	c1 f7       	brne	.-16     	; 0x21e8 <mcu_timer_init+0x1ca>
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
		case MCU_TIMER_NUM_F1:	tcN1 = &TCF1;	break;
    21f8:	a0 e4       	ldi	r26, 0x40	; 64
    21fa:	bb e0       	ldi	r27, 0x0B	; 11


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
    21fc:	e0 e0       	ldi	r30, 0x00	; 0
    21fe:	f0 e0       	ldi	r31, 0x00	; 0
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
		case MCU_TIMER_NUM_F1:	tcN1 = &TCF1;	break;
    2200:	d5 cf       	rjmp	.-86     	; 0x21ac <mcu_timer_init+0x18e>
	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
    2202:	a0 e4       	ldi	r26, 0x40	; 64
    2204:	b8 e0       	ldi	r27, 0x08	; 8


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
    2206:	e0 e0       	ldi	r30, 0x00	; 0
    2208:	f0 e0       	ldi	r31, 0x00	; 0
    220a:	d0 cf       	rjmp	.-96     	; 0x21ac <mcu_timer_init+0x18e>
	}

	switch(num&0x01)	// Register einstellen
	{
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
    220c:	90 96       	adiw	r26, 0x20	; 32
    220e:	1d 92       	st	X+, r1
    2210:	1c 92       	st	X, r1
    2212:	91 97       	sbiw	r26, 0x21	; 33
    2214:	ed 89       	ldd	r30, Y+21	; 0x15
    2216:	fe 89       	ldd	r31, Y+22	; 0x16
    2218:	96 96       	adiw	r26, 0x26	; 38
    221a:	ed 93       	st	X+, r30
    221c:	fc 93       	st	X, r31
    221e:	97 97       	sbiw	r26, 0x27	; 39
    2220:	0c 93       	st	X, r16
    2222:	11 23       	and	r17, r17
    2224:	41 f4       	brne	.+16     	; 0x2236 <mcu_timer_init+0x218>
    2226:	80 e0       	ldi	r24, 0x00	; 0
    2228:	16 96       	adiw	r26, 0x06	; 6
    222a:	8c 93       	st	X, r24
    222c:	16 97       	sbiw	r26, 0x06	; 6
	}

	return MCU_OK;
    222e:	00 e0       	ldi	r16, 0x00	; 0
    2230:	10 e0       	ldi	r17, 0x00	; 0
    2232:	98 01       	movw	r18, r16
	}

	switch(num&0x01)	// Register einstellen
	{
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
    2234:	35 cf       	rjmp	.-406    	; 0x20a0 <mcu_timer_init+0x82>
    2236:	8b 2d       	mov	r24, r11
    2238:	f7 cf       	rjmp	.-18     	; 0x2228 <mcu_timer_init+0x20a>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    223a:	a0 e0       	ldi	r26, 0x00	; 0
    223c:	b0 e0       	ldi	r27, 0x00	; 0
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
    223e:	e0 e0       	ldi	r30, 0x00	; 0
    2240:	fb e0       	ldi	r31, 0x0B	; 11
    2242:	b4 cf       	rjmp	.-152    	; 0x21ac <mcu_timer_init+0x18e>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    2244:	a0 e0       	ldi	r26, 0x00	; 0
    2246:	b0 e0       	ldi	r27, 0x00	; 0

	switch(num )		// Register in Pointer zwischenspeichern
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
    2248:	e0 e0       	ldi	r30, 0x00	; 0
    224a:	f9 e0       	ldi	r31, 0x09	; 9
    224c:	af cf       	rjmp	.-162    	; 0x21ac <mcu_timer_init+0x18e>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    224e:	a0 e0       	ldi	r26, 0x00	; 0
    2250:	b0 e0       	ldi	r27, 0x00	; 0
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
    2252:	e0 e0       	ldi	r30, 0x00	; 0
    2254:	fa e0       	ldi	r31, 0x0A	; 10
    2256:	aa cf       	rjmp	.-172    	; 0x21ac <mcu_timer_init+0x18e>

00002258 <mcu_timer_start>:

void mcu_timer_stop(MCU_TIMER_NUM num){		mcu_timer_set_start(num, false);	}

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;
    2258:	88 30       	cpi	r24, 0x08	; 8
    225a:	08 f0       	brcs	.+2      	; 0x225e <mcu_timer_start+0x6>
    225c:	08 95       	ret
    225e:	61 e0       	ldi	r22, 0x01	; 1
    2260:	0e 94 45 07 	call	0xe8a	; 0xe8a <mcu_timer_set_start.part.0>
    2264:	08 95       	ret

00002266 <mcu_timer_stop>:
    2266:	88 30       	cpi	r24, 0x08	; 8
    2268:	08 f0       	brcs	.+2      	; 0x226c <mcu_timer_stop+0x6>
    226a:	08 95       	ret
    226c:	60 e0       	ldi	r22, 0x00	; 0
    226e:	0e 94 45 07 	call	0xe8a	; 0xe8a <mcu_timer_set_start.part.0>
    2272:	08 95       	ret

00002274 <mcu_timer_get_frq>:
	}
}

uint16_t mcu_timer_get_frq(MCU_TIMER_NUM num)
{
	if(num>=MCU_TIMER_NUM_MAX)	return 0;
    2274:	88 30       	cpi	r24, 0x08	; 8
    2276:	48 f4       	brcc	.+18     	; 0x228a <mcu_timer_get_frq+0x16>
	return mcu_timer_frq[num];
    2278:	e8 2f       	mov	r30, r24
    227a:	f0 e0       	ldi	r31, 0x00	; 0
    227c:	ee 0f       	add	r30, r30
    227e:	ff 1f       	adc	r31, r31
    2280:	e8 5e       	subi	r30, 0xE8	; 232
    2282:	fe 4d       	sbci	r31, 0xDE	; 222
    2284:	80 81       	ld	r24, Z
    2286:	91 81       	ldd	r25, Z+1	; 0x01
    2288:	08 95       	ret
	}
}

uint16_t mcu_timer_get_frq(MCU_TIMER_NUM num)
{
	if(num>=MCU_TIMER_NUM_MAX)	return 0;
    228a:	80 e0       	ldi	r24, 0x00	; 0
    228c:	90 e0       	ldi	r25, 0x00	; 0
	return mcu_timer_frq[num];
}
    228e:	08 95       	ret

00002290 <mcu_uart_set_buffer>:

	return baud_set;
}

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
    2290:	0f 93       	push	r16
    2292:	1f 93       	push	r17
    2294:	cf 93       	push	r28
    2296:	df 93       	push	r29
    2298:	c8 2f       	mov	r28, r24
    229a:	d6 2f       	mov	r29, r22
    229c:	f9 01       	movw	r30, r18
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    229e:	8f 3f       	cpi	r24, 0xFF	; 255
    22a0:	09 f4       	brne	.+2      	; 0x22a4 <mcu_uart_set_buffer+0x14>
    22a2:	44 c0       	rjmp	.+136    	; 0x232c <mcu_uart_set_buffer+0x9c>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    22a4:	88 30       	cpi	r24, 0x08	; 8
    22a6:	58 f0       	brcs	.+22     	; 0x22be <mcu_uart_set_buffer+0x2e>
    22a8:	00 e0       	ldi	r16, 0x00	; 0
    22aa:	12 e0       	ldi	r17, 0x02	; 2
    22ac:	20 e0       	ldi	r18, 0x00	; 0
    22ae:	30 e0       	ldi	r19, 0x00	; 0
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
	fifo_init(&mcu_uart_buf[num], 1, data, len);
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    22b0:	b8 01       	movw	r22, r16
    22b2:	c9 01       	movw	r24, r18
    22b4:	df 91       	pop	r29
    22b6:	cf 91       	pop	r28
    22b8:	1f 91       	pop	r17
    22ba:	0f 91       	pop	r16
    22bc:	08 95       	ret

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
    22be:	41 15       	cp	r20, r1
    22c0:	51 05       	cpc	r21, r1
    22c2:	49 f1       	breq	.+82     	; 0x2316 <mcu_uart_set_buffer+0x86>
	fifo_init(&mcu_uart_buf[num], 1, data, len);
    22c4:	28 2f       	mov	r18, r24
    22c6:	30 e0       	ldi	r19, 0x00	; 0
    22c8:	22 0f       	add	r18, r18
    22ca:	33 1f       	adc	r19, r19
    22cc:	c9 01       	movw	r24, r18
    22ce:	88 0f       	add	r24, r24
    22d0:	99 1f       	adc	r25, r25
    22d2:	88 0f       	add	r24, r24
    22d4:	99 1f       	adc	r25, r25
    22d6:	88 0f       	add	r24, r24
    22d8:	99 1f       	adc	r25, r25
    22da:	82 1b       	sub	r24, r18
    22dc:	93 0b       	sbc	r25, r19
    22de:	88 5d       	subi	r24, 0xD8	; 216
    22e0:	9e 4d       	sbci	r25, 0xDE	; 222
    22e2:	61 e0       	ldi	r22, 0x01	; 1
    22e4:	9f 01       	movw	r18, r30
    22e6:	0e 94 b9 02 	call	0x572	; 0x572 <fifo_init>
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
    22ea:	ec 2f       	mov	r30, r28
    22ec:	f0 e0       	ldi	r31, 0x00	; 0
    22ee:	ee 0f       	add	r30, r30
    22f0:	ff 1f       	adc	r31, r31
    22f2:	ef 5d       	subi	r30, 0xDF	; 223
    22f4:	ff 4d       	sbci	r31, 0xDF	; 223
    22f6:	01 90       	ld	r0, Z+
    22f8:	f0 81       	ld	r31, Z
    22fa:	e0 2d       	mov	r30, r0
    22fc:	d2 95       	swap	r29
    22fe:	d0 7f       	andi	r29, 0xF0	; 240
    2300:	d3 83       	std	Z+3, r29	; 0x03
	return MCU_OK;
    2302:	00 e0       	ldi	r16, 0x00	; 0
    2304:	10 e0       	ldi	r17, 0x00	; 0
    2306:	98 01       	movw	r18, r16
}
    2308:	b8 01       	movw	r22, r16
    230a:	c9 01       	movw	r24, r18
    230c:	df 91       	pop	r29
    230e:	cf 91       	pop	r28
    2310:	1f 91       	pop	r17
    2312:	0f 91       	pop	r16
    2314:	08 95       	ret

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
    2316:	00 e0       	ldi	r16, 0x00	; 0
    2318:	10 e4       	ldi	r17, 0x40	; 64
    231a:	20 e0       	ldi	r18, 0x00	; 0
    231c:	30 e0       	ldi	r19, 0x00	; 0
	fifo_init(&mcu_uart_buf[num], 1, data, len);
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    231e:	b8 01       	movw	r22, r16
    2320:	c9 01       	movw	r24, r18
    2322:	df 91       	pop	r29
    2324:	cf 91       	pop	r28
    2326:	1f 91       	pop	r17
    2328:	0f 91       	pop	r16
    232a:	08 95       	ret
	return baud_set;
}

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    232c:	00 e0       	ldi	r16, 0x00	; 0
    232e:	10 e0       	ldi	r17, 0x00	; 0
    2330:	98 01       	movw	r18, r16
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
	fifo_init(&mcu_uart_buf[num], 1, data, len);
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    2332:	b8 01       	movw	r22, r16
    2334:	c9 01       	movw	r24, r18
    2336:	df 91       	pop	r29
    2338:	cf 91       	pop	r28
    233a:	1f 91       	pop	r17
    233c:	0f 91       	pop	r16
    233e:	08 95       	ret

00002340 <mcu_uart_set_alternate_receive>:

MCU_RESULT mcu_uart_set_alternate_receive(MCU_UART_NUM num, MCU_INT_LVL lvl, void (*f)(uint8_t))
{
    2340:	0f 93       	push	r16
    2342:	1f 93       	push	r17
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2344:	8f 3f       	cpi	r24, 0xFF	; 255
    2346:	21 f1       	breq	.+72     	; 0x2390 <mcu_uart_set_alternate_receive+0x50>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    2348:	88 30       	cpi	r24, 0x08	; 8
    234a:	48 f0       	brcs	.+18     	; 0x235e <mcu_uart_set_alternate_receive+0x1e>
    234c:	00 e0       	ldi	r16, 0x00	; 0
    234e:	12 e0       	ldi	r17, 0x02	; 2
    2350:	20 e0       	ldi	r18, 0x00	; 0
    2352:	30 e0       	ldi	r19, 0x00	; 0
	mcu_uart_alternative_receive[num] = (void*)f;
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    2354:	b8 01       	movw	r22, r16
    2356:	c9 01       	movw	r24, r18
    2358:	1f 91       	pop	r17
    235a:	0f 91       	pop	r16
    235c:	08 95       	ret

MCU_RESULT mcu_uart_set_alternate_receive(MCU_UART_NUM num, MCU_INT_LVL lvl, void (*f)(uint8_t))
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	mcu_uart_alternative_receive[num] = (void*)f;
    235e:	90 e0       	ldi	r25, 0x00	; 0
    2360:	88 0f       	add	r24, r24
    2362:	99 1f       	adc	r25, r25
    2364:	fc 01       	movw	r30, r24
    2366:	e8 56       	subi	r30, 0x68	; 104
    2368:	fe 4d       	sbci	r31, 0xDE	; 222
    236a:	40 83       	st	Z, r20
    236c:	51 83       	std	Z+1, r21	; 0x01
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
    236e:	8f 5d       	subi	r24, 0xDF	; 223
    2370:	9f 4d       	sbci	r25, 0xDF	; 223
    2372:	dc 01       	movw	r26, r24
    2374:	ed 91       	ld	r30, X+
    2376:	fc 91       	ld	r31, X
    2378:	11 97       	sbiw	r26, 0x01	; 1
    237a:	62 95       	swap	r22
    237c:	60 7f       	andi	r22, 0xF0	; 240
    237e:	63 83       	std	Z+3, r22	; 0x03
	return MCU_OK;
    2380:	00 e0       	ldi	r16, 0x00	; 0
    2382:	10 e0       	ldi	r17, 0x00	; 0
    2384:	98 01       	movw	r18, r16
}
    2386:	b8 01       	movw	r22, r16
    2388:	c9 01       	movw	r24, r18
    238a:	1f 91       	pop	r17
    238c:	0f 91       	pop	r16
    238e:	08 95       	ret
	return MCU_OK;
}

MCU_RESULT mcu_uart_set_alternate_receive(MCU_UART_NUM num, MCU_INT_LVL lvl, void (*f)(uint8_t))
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2390:	00 e0       	ldi	r16, 0x00	; 0
    2392:	10 e0       	ldi	r17, 0x00	; 0
    2394:	98 01       	movw	r18, r16
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	mcu_uart_alternative_receive[num] = (void*)f;
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    2396:	b8 01       	movw	r22, r16
    2398:	c9 01       	movw	r24, r18
    239a:	1f 91       	pop	r17
    239c:	0f 91       	pop	r16
    239e:	08 95       	ret

000023a0 <mcu_uart_set_baudrate>:

MCU_RESULT mcu_uart_set_baudrate(MCU_UART_NUM num, uint32_t baud)
{
    23a0:	0f 93       	push	r16
    23a2:	1f 93       	push	r17
    23a4:	cf 93       	push	r28
    23a6:	df 93       	push	r29
    23a8:	c8 2f       	mov	r28, r24
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    23aa:	8f 3f       	cpi	r24, 0xFF	; 255
    23ac:	09 f4       	brne	.+2      	; 0x23b0 <mcu_uart_set_baudrate+0x10>
    23ae:	7f c0       	rjmp	.+254    	; 0x24ae <mcu_uart_set_baudrate+0x10e>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    23b0:	88 30       	cpi	r24, 0x08	; 8
    23b2:	58 f0       	brcs	.+22     	; 0x23ca <mcu_uart_set_baudrate+0x2a>
    23b4:	00 e0       	ldi	r16, 0x00	; 0
    23b6:	12 e0       	ldi	r17, 0x02	; 2
    23b8:	20 e0       	ldi	r18, 0x00	; 0
    23ba:	30 e0       	ldi	r19, 0x00	; 0
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);

	return MCU_OK;
}
    23bc:	b8 01       	movw	r22, r16
    23be:	c9 01       	movw	r24, r18
    23c0:	df 91       	pop	r29
    23c2:	cf 91       	pop	r28
    23c4:	1f 91       	pop	r17
    23c6:	0f 91       	pop	r16
    23c8:	08 95       	ret

MCU_RESULT mcu_uart_set_baudrate(MCU_UART_NUM num, uint32_t baud)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	uint32_t bsel = (uint32_t)(mcu_frq_peripheral_hz /(16 * baud)) - 1;
    23ca:	9a 01       	movw	r18, r20
    23cc:	ab 01       	movw	r20, r22
    23ce:	22 0f       	add	r18, r18
    23d0:	33 1f       	adc	r19, r19
    23d2:	44 1f       	adc	r20, r20
    23d4:	55 1f       	adc	r21, r21
    23d6:	22 0f       	add	r18, r18
    23d8:	33 1f       	adc	r19, r19
    23da:	44 1f       	adc	r20, r20
    23dc:	55 1f       	adc	r21, r21
    23de:	22 0f       	add	r18, r18
    23e0:	33 1f       	adc	r19, r19
    23e2:	44 1f       	adc	r20, r20
    23e4:	55 1f       	adc	r21, r21
    23e6:	22 0f       	add	r18, r18
    23e8:	33 1f       	adc	r19, r19
    23ea:	44 1f       	adc	r20, r20
    23ec:	55 1f       	adc	r21, r21
    23ee:	60 91 c7 20 	lds	r22, 0x20C7
    23f2:	70 91 c8 20 	lds	r23, 0x20C8
    23f6:	80 91 c9 20 	lds	r24, 0x20C9
    23fa:	90 91 ca 20 	lds	r25, 0x20CA
    23fe:	0e 94 88 1c 	call	0x3910	; 0x3910 <__udivmodsi4>
    2402:	89 01       	movw	r16, r18
    2404:	9a 01       	movw	r18, r20
    2406:	b9 01       	movw	r22, r18
    2408:	a8 01       	movw	r20, r16
    240a:	41 50       	subi	r20, 0x01	; 1
    240c:	50 40       	sbci	r21, 0x00	; 0
    240e:	60 40       	sbci	r22, 0x00	; 0
    2410:	70 40       	sbci	r23, 0x00	; 0

	if(bsel>0x0FFF)	return MCU_ERROR_UART_BAUDRATE_INVALID;
    2412:	40 30       	cpi	r20, 0x00	; 0
    2414:	80 e1       	ldi	r24, 0x10	; 16
    2416:	58 07       	cpc	r21, r24
    2418:	80 e0       	ldi	r24, 0x00	; 0
    241a:	68 07       	cpc	r22, r24
    241c:	80 e0       	ldi	r24, 0x00	; 0
    241e:	78 07       	cpc	r23, r24
    2420:	58 f0       	brcs	.+22     	; 0x2438 <mcu_uart_set_baudrate+0x98>
    2422:	00 e0       	ldi	r16, 0x00	; 0
    2424:	10 e2       	ldi	r17, 0x20	; 32
    2426:	20 e0       	ldi	r18, 0x00	; 0
    2428:	30 e0       	ldi	r19, 0x00	; 0
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);

	return MCU_OK;
}
    242a:	b8 01       	movw	r22, r16
    242c:	c9 01       	movw	r24, r18
    242e:	df 91       	pop	r29
    2430:	cf 91       	pop	r28
    2432:	1f 91       	pop	r17
    2434:	0f 91       	pop	r16
    2436:	08 95       	ret
	sei();
}

void mcu_disable_interrupt(void)
{
	cli();
    2438:	f8 94       	cli
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	uint32_t bsel = (uint32_t)(mcu_frq_peripheral_hz /(16 * baud)) - 1;

	if(bsel>0x0FFF)	return MCU_ERROR_UART_BAUDRATE_INVALID;
	mcu_disable_interrupt();
	mcu_uart_usartxn[num]->BAUDCTRLA = bsel & 0xFF;
    243a:	d0 e0       	ldi	r29, 0x00	; 0
    243c:	fe 01       	movw	r30, r28
    243e:	ee 0f       	add	r30, r30
    2440:	ff 1f       	adc	r31, r31
    2442:	ef 5d       	subi	r30, 0xDF	; 223
    2444:	ff 4d       	sbci	r31, 0xDF	; 223
    2446:	01 90       	ld	r0, Z+
    2448:	f0 81       	ld	r31, Z
    244a:	e0 2d       	mov	r30, r0
    244c:	46 83       	std	Z+6, r20	; 0x06
	mcu_uart_usartxn[num]->BAUDCTRLB = (bsel >> 8) & 0x0F;
    244e:	45 2f       	mov	r20, r21
    2450:	56 2f       	mov	r21, r22
    2452:	67 2f       	mov	r22, r23
    2454:	77 27       	eor	r23, r23
    2456:	47 83       	std	Z+7, r20	; 0x07
	return MCU_OK;
}

void mcu_enable_interrupt(void)
{
	sei();
    2458:	78 94       	sei
	mcu_disable_interrupt();
	mcu_uart_usartxn[num]->BAUDCTRLA = bsel & 0xFF;
	mcu_uart_usartxn[num]->BAUDCTRLB = (bsel >> 8) & 0x0F;
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);
    245a:	cc 0f       	add	r28, r28
    245c:	dd 1f       	adc	r29, r29
    245e:	cc 0f       	add	r28, r28
    2460:	dd 1f       	adc	r29, r29
    2462:	c8 55       	subi	r28, 0x58	; 88
    2464:	de 4d       	sbci	r29, 0xDE	; 222
    2466:	00 0f       	add	r16, r16
    2468:	11 1f       	adc	r17, r17
    246a:	22 1f       	adc	r18, r18
    246c:	33 1f       	adc	r19, r19
    246e:	00 0f       	add	r16, r16
    2470:	11 1f       	adc	r17, r17
    2472:	22 1f       	adc	r18, r18
    2474:	33 1f       	adc	r19, r19
    2476:	00 0f       	add	r16, r16
    2478:	11 1f       	adc	r17, r17
    247a:	22 1f       	adc	r18, r18
    247c:	33 1f       	adc	r19, r19
    247e:	00 0f       	add	r16, r16
    2480:	11 1f       	adc	r17, r17
    2482:	22 1f       	adc	r18, r18
    2484:	33 1f       	adc	r19, r19
    2486:	60 91 c7 20 	lds	r22, 0x20C7
    248a:	70 91 c8 20 	lds	r23, 0x20C8
    248e:	80 91 c9 20 	lds	r24, 0x20C9
    2492:	90 91 ca 20 	lds	r25, 0x20CA
    2496:	a9 01       	movw	r20, r18
    2498:	98 01       	movw	r18, r16
    249a:	0e 94 88 1c 	call	0x3910	; 0x3910 <__udivmodsi4>
    249e:	28 83       	st	Y, r18
    24a0:	39 83       	std	Y+1, r19	; 0x01
    24a2:	4a 83       	std	Y+2, r20	; 0x02
    24a4:	5b 83       	std	Y+3, r21	; 0x03

	return MCU_OK;
    24a6:	00 e0       	ldi	r16, 0x00	; 0
    24a8:	10 e0       	ldi	r17, 0x00	; 0
    24aa:	98 01       	movw	r18, r16
    24ac:	87 cf       	rjmp	.-242    	; 0x23bc <mcu_uart_set_baudrate+0x1c>
	return MCU_OK;
}

MCU_RESULT mcu_uart_set_baudrate(MCU_UART_NUM num, uint32_t baud)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    24ae:	00 e0       	ldi	r16, 0x00	; 0
    24b0:	10 e0       	ldi	r17, 0x00	; 0
    24b2:	98 01       	movw	r18, r16
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);

	return MCU_OK;
}
    24b4:	b8 01       	movw	r22, r16
    24b6:	c9 01       	movw	r24, r18
    24b8:	df 91       	pop	r29
    24ba:	cf 91       	pop	r28
    24bc:	1f 91       	pop	r17
    24be:	0f 91       	pop	r16
    24c0:	08 95       	ret

000024c2 <mcu_uart_init>:

/** Ringbuffer Strukturen für jede UART */
static fifo_struct mcu_uart_buf[MCU_UART_TOTAL_NUMBER];

MCU_RESULT mcu_uart_init(MCU_UART_NUM num, uint32_t baud, uint8_t databits, uint8_t parity, uint8_t stopbits)
{
    24c2:	8f 92       	push	r8
    24c4:	9f 92       	push	r9
    24c6:	af 92       	push	r10
    24c8:	bf 92       	push	r11
    24ca:	cf 92       	push	r12
    24cc:	df 92       	push	r13
    24ce:	ef 92       	push	r14
    24d0:	ff 92       	push	r15
    24d2:	0f 93       	push	r16
    24d4:	1f 93       	push	r17
    24d6:	cf 93       	push	r28
    24d8:	df 93       	push	r29
    24da:	c8 2f       	mov	r28, r24
    24dc:	4a 01       	movw	r8, r20
    24de:	5b 01       	movw	r10, r22
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    24e0:	8f 3f       	cpi	r24, 0xFF	; 255
    24e2:	91 f1       	breq	.+100    	; 0x2548 <mcu_uart_init+0x86>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    24e4:	88 30       	cpi	r24, 0x08	; 8
    24e6:	a0 f0       	brcs	.+40     	; 0x2510 <mcu_uart_init+0x4e>
    24e8:	c1 2c       	mov	r12, r1
    24ea:	d2 e0       	ldi	r29, 0x02	; 2
    24ec:	dd 2e       	mov	r13, r29
    24ee:	e1 2c       	mov	r14, r1
    24f0:	f1 2c       	mov	r15, r1
	mcu_uart_usartxn[num]->CTRLB = 0x18;							// Receive und Transmit aktivieren

	fifo_init(&mcu_uart_buf[num], 1, NULL, 0);

	return baud_set;
}
    24f2:	b6 01       	movw	r22, r12
    24f4:	c7 01       	movw	r24, r14
    24f6:	df 91       	pop	r29
    24f8:	cf 91       	pop	r28
    24fa:	1f 91       	pop	r17
    24fc:	0f 91       	pop	r16
    24fe:	ff 90       	pop	r15
    2500:	ef 90       	pop	r14
    2502:	df 90       	pop	r13
    2504:	cf 90       	pop	r12
    2506:	bf 90       	pop	r11
    2508:	af 90       	pop	r10
    250a:	9f 90       	pop	r9
    250c:	8f 90       	pop	r8
    250e:	08 95       	ret
{
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
    2510:	26 30       	cpi	r18, 0x06	; 6
    2512:	61 f0       	breq	.+24     	; 0x252c <mcu_uart_init+0x6a>
    2514:	27 30       	cpi	r18, 0x07	; 7
    2516:	08 f0       	brcs	.+2      	; 0x251a <mcu_uart_init+0x58>
    2518:	62 c0       	rjmp	.+196    	; 0x25de <mcu_uart_init+0x11c>
    251a:	25 30       	cpi	r18, 0x05	; 5
    251c:	09 f4       	brne	.+2      	; 0x2520 <mcu_uart_init+0x5e>
    251e:	68 c0       	rjmp	.+208    	; 0x25f0 <mcu_uart_init+0x12e>
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
		default:	return MCU_ERROR_UART_DATABITS_INVALID;
    2520:	c1 2c       	mov	r12, r1
    2522:	c4 e0       	ldi	r28, 0x04	; 4
    2524:	dc 2e       	mov	r13, r28
    2526:	e1 2c       	mov	r14, r1
    2528:	f1 2c       	mov	r15, r1
    252a:	e3 cf       	rjmp	.-58     	; 0x24f2 <mcu_uart_init+0x30>
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
    252c:	d1 e0       	ldi	r29, 0x01	; 1
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
		default:	return MCU_ERROR_UART_DATABITS_INVALID;
	}
	switch(parity)
    252e:	0e 34       	cpi	r16, 0x4E	; 78
    2530:	81 f0       	breq	.+32     	; 0x2552 <mcu_uart_init+0x90>
    2532:	0f 34       	cpi	r16, 0x4F	; 79
    2534:	09 f4       	brne	.+2      	; 0x2538 <mcu_uart_init+0x76>
    2536:	5e c0       	rjmp	.+188    	; 0x25f4 <mcu_uart_init+0x132>
    2538:	05 34       	cpi	r16, 0x45	; 69
    253a:	51 f0       	breq	.+20     	; 0x2550 <mcu_uart_init+0x8e>
	{
		case 'N':	usart_ctrlc |= USART_PMODE_DISABLED_gc;	break;	// Parität None
		case 'O':	usart_ctrlc |= USART_PMODE_ODD_gc; 		break;	// Parität Odd
		case 'E':	usart_ctrlc |= USART_PMODE_EVEN_gc; 	break;	// Parität Even
		default:	return MCU_ERROR_UART_PARITY_INVALID;
    253c:	c1 2c       	mov	r12, r1
    253e:	b8 e0       	ldi	r27, 0x08	; 8
    2540:	db 2e       	mov	r13, r27
    2542:	e1 2c       	mov	r14, r1
    2544:	f1 2c       	mov	r15, r1
    2546:	d5 cf       	rjmp	.-86     	; 0x24f2 <mcu_uart_init+0x30>

MCU_RESULT mcu_uart_init(MCU_UART_NUM num, uint32_t baud, uint8_t databits, uint8_t parity, uint8_t stopbits)
{
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2548:	cc 24       	eor	r12, r12
    254a:	dd 24       	eor	r13, r13
    254c:	76 01       	movw	r14, r12
    254e:	d1 cf       	rjmp	.-94     	; 0x24f2 <mcu_uart_init+0x30>
	}
	switch(parity)
	{
		case 'N':	usart_ctrlc |= USART_PMODE_DISABLED_gc;	break;	// Parität None
		case 'O':	usart_ctrlc |= USART_PMODE_ODD_gc; 		break;	// Parität Odd
		case 'E':	usart_ctrlc |= USART_PMODE_EVEN_gc; 	break;	// Parität Even
    2550:	d0 62       	ori	r29, 0x20	; 32
		default:	return MCU_ERROR_UART_PARITY_INVALID;
	}
	switch(stopbits)
    2552:	81 e0       	ldi	r24, 0x01	; 1
    2554:	e8 16       	cp	r14, r24
    2556:	51 f0       	breq	.+20     	; 0x256c <mcu_uart_init+0xaa>
    2558:	e2 e0       	ldi	r30, 0x02	; 2
    255a:	ee 16       	cp	r14, r30
    255c:	31 f0       	breq	.+12     	; 0x256a <mcu_uart_init+0xa8>
	{
		case 1:		usart_ctrlc |= 0x00; 					break;	// 1 Stopbit
		case 2:		usart_ctrlc |= 0x08; 					break;	// 2 Stopbit
		default:	return MCU_ERROR_UART_STOPBITS_INVALID;
    255e:	c1 2c       	mov	r12, r1
    2560:	a0 e1       	ldi	r26, 0x10	; 16
    2562:	da 2e       	mov	r13, r26
    2564:	e1 2c       	mov	r14, r1
    2566:	f1 2c       	mov	r15, r1
    2568:	c4 cf       	rjmp	.-120    	; 0x24f2 <mcu_uart_init+0x30>
		default:	return MCU_ERROR_UART_PARITY_INVALID;
	}
	switch(stopbits)
	{
		case 1:		usart_ctrlc |= 0x00; 					break;	// 1 Stopbit
		case 2:		usart_ctrlc |= 0x08; 					break;	// 2 Stopbit
    256a:	d8 60       	ori	r29, 0x08	; 8
		default:	return MCU_ERROR_UART_STOPBITS_INVALID;
	}

	mcu_uart_usartxn[num]->CTRLA = 0x00; 							// Interrupts deaktivieren
    256c:	8c 2f       	mov	r24, r28
    256e:	90 e0       	ldi	r25, 0x00	; 0
    2570:	fc 01       	movw	r30, r24
    2572:	ee 0f       	add	r30, r30
    2574:	ff 1f       	adc	r31, r31
    2576:	ef 5d       	subi	r30, 0xDF	; 223
    2578:	ff 4d       	sbci	r31, 0xDF	; 223
    257a:	00 81       	ld	r16, Z
    257c:	11 81       	ldd	r17, Z+1	; 0x01
    257e:	f8 01       	movw	r30, r16
    2580:	13 82       	std	Z+3, r1	; 0x03
	mcu_io_set(mcu_uart_tx_pin[num], 1);							// TXD Pin auf 1 setzen
    2582:	fc 01       	movw	r30, r24
    2584:	ef 5c       	subi	r30, 0xCF	; 207
    2586:	ff 4d       	sbci	r31, 0xDF	; 223
    2588:	c0 80       	ld	r12, Z
    258a:	8c 2d       	mov	r24, r12
    258c:	61 e0       	ldi	r22, 0x01	; 1
    258e:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
	mcu_io_set_dir(mcu_uart_tx_pin[num], MCU_IO_DIR_OUT);			// TXD Pin als Ausgang setzen
    2592:	8c 2d       	mov	r24, r12
    2594:	61 e0       	ldi	r22, 0x01	; 1
    2596:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
	baud_set = mcu_uart_set_baudrate(num, baud);					// Baudrate setzen
    259a:	8c 2f       	mov	r24, r28
    259c:	b5 01       	movw	r22, r10
    259e:	a4 01       	movw	r20, r8
    25a0:	0e 94 d0 11 	call	0x23a0	; 0x23a0 <mcu_uart_set_baudrate>
    25a4:	6b 01       	movw	r12, r22
    25a6:	7c 01       	movw	r14, r24
	mcu_uart_usartxn[num]->CTRLC = usart_ctrlc;
    25a8:	f8 01       	movw	r30, r16
    25aa:	d5 83       	std	Z+5, r29	; 0x05
	mcu_uart_usartxn[num]->CTRLB = 0x18;							// Receive und Transmit aktivieren
    25ac:	88 e1       	ldi	r24, 0x18	; 24
    25ae:	84 83       	std	Z+4, r24	; 0x04

	fifo_init(&mcu_uart_buf[num], 1, NULL, 0);
    25b0:	2c 2f       	mov	r18, r28
    25b2:	30 e0       	ldi	r19, 0x00	; 0
    25b4:	22 0f       	add	r18, r18
    25b6:	33 1f       	adc	r19, r19
    25b8:	c9 01       	movw	r24, r18
    25ba:	88 0f       	add	r24, r24
    25bc:	99 1f       	adc	r25, r25
    25be:	88 0f       	add	r24, r24
    25c0:	99 1f       	adc	r25, r25
    25c2:	88 0f       	add	r24, r24
    25c4:	99 1f       	adc	r25, r25
    25c6:	82 1b       	sub	r24, r18
    25c8:	93 0b       	sbc	r25, r19
    25ca:	88 5d       	subi	r24, 0xD8	; 216
    25cc:	9e 4d       	sbci	r25, 0xDE	; 222
    25ce:	61 e0       	ldi	r22, 0x01	; 1
    25d0:	40 e0       	ldi	r20, 0x00	; 0
    25d2:	50 e0       	ldi	r21, 0x00	; 0
    25d4:	20 e0       	ldi	r18, 0x00	; 0
    25d6:	30 e0       	ldi	r19, 0x00	; 0
    25d8:	0e 94 b9 02 	call	0x572	; 0x572 <fifo_init>

	return baud_set;
    25dc:	8a cf       	rjmp	.-236    	; 0x24f2 <mcu_uart_init+0x30>
{
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
    25de:	27 30       	cpi	r18, 0x07	; 7
    25e0:	29 f0       	breq	.+10     	; 0x25ec <mcu_uart_init+0x12a>
    25e2:	28 30       	cpi	r18, 0x08	; 8
    25e4:	09 f0       	breq	.+2      	; 0x25e8 <mcu_uart_init+0x126>
    25e6:	9c cf       	rjmp	.-200    	; 0x2520 <mcu_uart_init+0x5e>
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
    25e8:	d3 e0       	ldi	r29, 0x03	; 3
    25ea:	a1 cf       	rjmp	.-190    	; 0x252e <mcu_uart_init+0x6c>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
    25ec:	d2 e0       	ldi	r29, 0x02	; 2
    25ee:	9f cf       	rjmp	.-194    	; 0x252e <mcu_uart_init+0x6c>
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
    25f0:	d0 e0       	ldi	r29, 0x00	; 0
    25f2:	9d cf       	rjmp	.-198    	; 0x252e <mcu_uart_init+0x6c>
		default:	return MCU_ERROR_UART_DATABITS_INVALID;
	}
	switch(parity)
	{
		case 'N':	usart_ctrlc |= USART_PMODE_DISABLED_gc;	break;	// Parität None
		case 'O':	usart_ctrlc |= USART_PMODE_ODD_gc; 		break;	// Parität Odd
    25f4:	d0 63       	ori	r29, 0x30	; 48
    25f6:	ad cf       	rjmp	.-166    	; 0x2552 <mcu_uart_init+0x90>

000025f8 <mcu_uart_get_baud>:

	return MCU_OK;
}

uint32_t mcu_uart_get_baud(MCU_UART_NUM num)
{
    25f8:	0f 93       	push	r16
    25fa:	1f 93       	push	r17
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;
    25fc:	88 30       	cpi	r24, 0x08	; 8
    25fe:	88 f4       	brcc	.+34     	; 0x2622 <mcu_uart_get_baud+0x2a>
	return mcu_uart_baud[num];
    2600:	e8 2f       	mov	r30, r24
    2602:	f0 e0       	ldi	r31, 0x00	; 0
    2604:	ee 0f       	add	r30, r30
    2606:	ff 1f       	adc	r31, r31
    2608:	ee 0f       	add	r30, r30
    260a:	ff 1f       	adc	r31, r31
    260c:	e8 55       	subi	r30, 0x58	; 88
    260e:	fe 4d       	sbci	r31, 0xDE	; 222
    2610:	00 81       	ld	r16, Z
    2612:	11 81       	ldd	r17, Z+1	; 0x01
    2614:	22 81       	ldd	r18, Z+2	; 0x02
    2616:	33 81       	ldd	r19, Z+3	; 0x03
}
    2618:	b8 01       	movw	r22, r16
    261a:	c9 01       	movw	r24, r18
    261c:	1f 91       	pop	r17
    261e:	0f 91       	pop	r16
    2620:	08 95       	ret
	return MCU_OK;
}

uint32_t mcu_uart_get_baud(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;
    2622:	00 e0       	ldi	r16, 0x00	; 0
    2624:	10 e0       	ldi	r17, 0x00	; 0
    2626:	98 01       	movw	r18, r16
	return mcu_uart_baud[num];
}
    2628:	b8 01       	movw	r22, r16
    262a:	c9 01       	movw	r24, r18
    262c:	1f 91       	pop	r17
    262e:	0f 91       	pop	r16
    2630:	08 95       	ret

00002632 <mcu_uart_putc>:

void mcu_uart_putc(MCU_UART_NUM num, uint8_t data)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return;						// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    2632:	88 30       	cpi	r24, 0x08	; 8
    2634:	68 f4       	brcc	.+26     	; 0x2650 <mcu_uart_putc+0x1e>
    2636:	e8 2f       	mov	r30, r24
    2638:	f0 e0       	ldi	r31, 0x00	; 0
    263a:	ee 0f       	add	r30, r30
    263c:	ff 1f       	adc	r31, r31
    263e:	ef 5d       	subi	r30, 0xDF	; 223
    2640:	ff 4d       	sbci	r31, 0xDF	; 223
    2642:	01 90       	ld	r0, Z+
    2644:	f0 81       	ld	r31, Z
    2646:	e0 2d       	mov	r30, r0
	while(!(mcu_uart_usartxn[num]->STATUS & USART_DREIF_bm));	// Warte bis das Register leer ist
    2648:	81 81       	ldd	r24, Z+1	; 0x01
    264a:	85 ff       	sbrs	r24, 5
    264c:	fd cf       	rjmp	.-6      	; 0x2648 <mcu_uart_putc+0x16>
	mcu_uart_usartxn[num]->DATA = data;							// Schreibe Daten in das Senderegister
    264e:	60 83       	st	Z, r22
    2650:	08 95       	ret

00002652 <mcu_uart_available>:
}

uint16_t mcu_uart_available(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    2652:	88 30       	cpi	r24, 0x08	; 8
    2654:	18 f0       	brcs	.+6      	; 0x265c <mcu_uart_available+0xa>
    2656:	80 e0       	ldi	r24, 0x00	; 0
    2658:	90 e0       	ldi	r25, 0x00	; 0
	return fifo_data_available(&mcu_uart_buf[num]);
}
    265a:	08 95       	ret
}

uint16_t mcu_uart_available(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
	return fifo_data_available(&mcu_uart_buf[num]);
    265c:	28 2f       	mov	r18, r24
    265e:	30 e0       	ldi	r19, 0x00	; 0
    2660:	22 0f       	add	r18, r18
    2662:	33 1f       	adc	r19, r19
    2664:	c9 01       	movw	r24, r18
    2666:	88 0f       	add	r24, r24
    2668:	99 1f       	adc	r25, r25
    266a:	88 0f       	add	r24, r24
    266c:	99 1f       	adc	r25, r25
    266e:	88 0f       	add	r24, r24
    2670:	99 1f       	adc	r25, r25
    2672:	82 1b       	sub	r24, r18
    2674:	93 0b       	sbc	r25, r19
    2676:	88 5d       	subi	r24, 0xD8	; 216
    2678:	9e 4d       	sbci	r25, 0xDE	; 222
    267a:	0e 94 de 03 	call	0x7bc	; 0x7bc <fifo_data_available>
    267e:	08 95       	ret

00002680 <mcu_uart_getc>:
}

uint8_t mcu_uart_getc(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    2680:	88 30       	cpi	r24, 0x08	; 8
    2682:	10 f0       	brcs	.+4      	; 0x2688 <mcu_uart_getc+0x8>
    2684:	80 e0       	ldi	r24, 0x00	; 0
	return fifo_get8(&mcu_uart_buf[num]);
}
    2686:	08 95       	ret
}

uint8_t mcu_uart_getc(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
	return fifo_get8(&mcu_uart_buf[num]);
    2688:	28 2f       	mov	r18, r24
    268a:	30 e0       	ldi	r19, 0x00	; 0
    268c:	22 0f       	add	r18, r18
    268e:	33 1f       	adc	r19, r19
    2690:	c9 01       	movw	r24, r18
    2692:	88 0f       	add	r24, r24
    2694:	99 1f       	adc	r25, r25
    2696:	88 0f       	add	r24, r24
    2698:	99 1f       	adc	r25, r25
    269a:	88 0f       	add	r24, r24
    269c:	99 1f       	adc	r25, r25
    269e:	82 1b       	sub	r24, r18
    26a0:	93 0b       	sbc	r25, r19
    26a2:	88 5d       	subi	r24, 0xD8	; 216
    26a4:	9e 4d       	sbci	r25, 0xDE	; 222
    26a6:	0e 94 a1 03 	call	0x742	; 0x742 <fifo_get8>
    26aa:	08 95       	ret

000026ac <mcu_uart_clear_rx>:
}

MCU_RESULT mcu_uart_clear_rx(MCU_UART_NUM num)
{
    26ac:	0f 93       	push	r16
    26ae:	1f 93       	push	r17
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    26b0:	8f 3f       	cpi	r24, 0xFF	; 255
    26b2:	59 f0       	breq	.+22     	; 0x26ca <mcu_uart_clear_rx+0x1e>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    26b4:	88 30       	cpi	r24, 0x08	; 8
    26b6:	88 f0       	brcs	.+34     	; 0x26da <mcu_uart_clear_rx+0x2e>
    26b8:	00 e0       	ldi	r16, 0x00	; 0
    26ba:	12 e0       	ldi	r17, 0x02	; 2
    26bc:	20 e0       	ldi	r18, 0x00	; 0
    26be:	30 e0       	ldi	r19, 0x00	; 0
	fifo_clear(&mcu_uart_buf[num]);
	return MCU_OK;
}
    26c0:	b8 01       	movw	r22, r16
    26c2:	c9 01       	movw	r24, r18
    26c4:	1f 91       	pop	r17
    26c6:	0f 91       	pop	r16
    26c8:	08 95       	ret
	return fifo_get8(&mcu_uart_buf[num]);
}

MCU_RESULT mcu_uart_clear_rx(MCU_UART_NUM num)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    26ca:	00 e0       	ldi	r16, 0x00	; 0
    26cc:	10 e0       	ldi	r17, 0x00	; 0
    26ce:	98 01       	movw	r18, r16
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	fifo_clear(&mcu_uart_buf[num]);
	return MCU_OK;
}
    26d0:	b8 01       	movw	r22, r16
    26d2:	c9 01       	movw	r24, r18
    26d4:	1f 91       	pop	r17
    26d6:	0f 91       	pop	r16
    26d8:	08 95       	ret

MCU_RESULT mcu_uart_clear_rx(MCU_UART_NUM num)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	fifo_clear(&mcu_uart_buf[num]);
    26da:	28 2f       	mov	r18, r24
    26dc:	30 e0       	ldi	r19, 0x00	; 0
    26de:	22 0f       	add	r18, r18
    26e0:	33 1f       	adc	r19, r19
    26e2:	c9 01       	movw	r24, r18
    26e4:	88 0f       	add	r24, r24
    26e6:	99 1f       	adc	r25, r25
    26e8:	88 0f       	add	r24, r24
    26ea:	99 1f       	adc	r25, r25
    26ec:	88 0f       	add	r24, r24
    26ee:	99 1f       	adc	r25, r25
    26f0:	82 1b       	sub	r24, r18
    26f2:	93 0b       	sbc	r25, r19
    26f4:	88 5d       	subi	r24, 0xD8	; 216
    26f6:	9e 4d       	sbci	r25, 0xDE	; 222
    26f8:	0e 94 d6 02 	call	0x5ac	; 0x5ac <fifo_clear>
	return MCU_OK;
    26fc:	00 e0       	ldi	r16, 0x00	; 0
    26fe:	10 e0       	ldi	r17, 0x00	; 0
    2700:	98 01       	movw	r18, r16
}
    2702:	b8 01       	movw	r22, r16
    2704:	c9 01       	movw	r24, r18
    2706:	1f 91       	pop	r17
    2708:	0f 91       	pop	r16
    270a:	08 95       	ret

0000270c <__vector_25>:
	rcv = mcu_uart_usartxn[num]->DATA;
	if(mcu_uart_alternative_receive[num])	((void(*)(uint8_t))mcu_uart_alternative_receive[num])(rcv);	// Wenn Alternativer Empfang gesetzt ist, diesem das Byte übergeben
	else									fifo_put8(&mcu_uart_buf[num], rcv);					// Sonst in Empfangsbuffer kopieren
}

ISR(USARTC0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_C0); } /**< Receive Interrupt von UART C0 */
    270c:	1f 92       	push	r1
    270e:	0f 92       	push	r0
    2710:	0f b6       	in	r0, 0x3f	; 63
    2712:	0f 92       	push	r0
    2714:	08 b6       	in	r0, 0x38	; 56
    2716:	0f 92       	push	r0
    2718:	09 b6       	in	r0, 0x39	; 57
    271a:	0f 92       	push	r0
    271c:	0b b6       	in	r0, 0x3b	; 59
    271e:	0f 92       	push	r0
    2720:	11 24       	eor	r1, r1
    2722:	2f 93       	push	r18
    2724:	3f 93       	push	r19
    2726:	4f 93       	push	r20
    2728:	5f 93       	push	r21
    272a:	6f 93       	push	r22
    272c:	7f 93       	push	r23
    272e:	8f 93       	push	r24
    2730:	9f 93       	push	r25
    2732:	af 93       	push	r26
    2734:	bf 93       	push	r27
    2736:	ef 93       	push	r30
    2738:	ff 93       	push	r31
    273a:	80 e0       	ldi	r24, 0x00	; 0
    273c:	0e 94 cc 07 	call	0xf98	; 0xf98 <mcu_uart_rcv_interrupt>
    2740:	ff 91       	pop	r31
    2742:	ef 91       	pop	r30
    2744:	bf 91       	pop	r27
    2746:	af 91       	pop	r26
    2748:	9f 91       	pop	r25
    274a:	8f 91       	pop	r24
    274c:	7f 91       	pop	r23
    274e:	6f 91       	pop	r22
    2750:	5f 91       	pop	r21
    2752:	4f 91       	pop	r20
    2754:	3f 91       	pop	r19
    2756:	2f 91       	pop	r18
    2758:	0f 90       	pop	r0
    275a:	0b be       	out	0x3b, r0	; 59
    275c:	0f 90       	pop	r0
    275e:	09 be       	out	0x39, r0	; 57
    2760:	0f 90       	pop	r0
    2762:	08 be       	out	0x38, r0	; 56
    2764:	0f 90       	pop	r0
    2766:	0f be       	out	0x3f, r0	; 63
    2768:	0f 90       	pop	r0
    276a:	1f 90       	pop	r1
    276c:	18 95       	reti

0000276e <__vector_28>:
ISR(USARTC1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_C1); } /**< Receive Interrupt von UART C1 */
    276e:	1f 92       	push	r1
    2770:	0f 92       	push	r0
    2772:	0f b6       	in	r0, 0x3f	; 63
    2774:	0f 92       	push	r0
    2776:	08 b6       	in	r0, 0x38	; 56
    2778:	0f 92       	push	r0
    277a:	09 b6       	in	r0, 0x39	; 57
    277c:	0f 92       	push	r0
    277e:	0b b6       	in	r0, 0x3b	; 59
    2780:	0f 92       	push	r0
    2782:	11 24       	eor	r1, r1
    2784:	2f 93       	push	r18
    2786:	3f 93       	push	r19
    2788:	4f 93       	push	r20
    278a:	5f 93       	push	r21
    278c:	6f 93       	push	r22
    278e:	7f 93       	push	r23
    2790:	8f 93       	push	r24
    2792:	9f 93       	push	r25
    2794:	af 93       	push	r26
    2796:	bf 93       	push	r27
    2798:	ef 93       	push	r30
    279a:	ff 93       	push	r31
    279c:	81 e0       	ldi	r24, 0x01	; 1
    279e:	0e 94 cc 07 	call	0xf98	; 0xf98 <mcu_uart_rcv_interrupt>
    27a2:	ff 91       	pop	r31
    27a4:	ef 91       	pop	r30
    27a6:	bf 91       	pop	r27
    27a8:	af 91       	pop	r26
    27aa:	9f 91       	pop	r25
    27ac:	8f 91       	pop	r24
    27ae:	7f 91       	pop	r23
    27b0:	6f 91       	pop	r22
    27b2:	5f 91       	pop	r21
    27b4:	4f 91       	pop	r20
    27b6:	3f 91       	pop	r19
    27b8:	2f 91       	pop	r18
    27ba:	0f 90       	pop	r0
    27bc:	0b be       	out	0x3b, r0	; 59
    27be:	0f 90       	pop	r0
    27c0:	09 be       	out	0x39, r0	; 57
    27c2:	0f 90       	pop	r0
    27c4:	08 be       	out	0x38, r0	; 56
    27c6:	0f 90       	pop	r0
    27c8:	0f be       	out	0x3f, r0	; 63
    27ca:	0f 90       	pop	r0
    27cc:	1f 90       	pop	r1
    27ce:	18 95       	reti

000027d0 <__vector_88>:
ISR(USARTD0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_D0); } /**< Receive Interrupt von UART D0 */
    27d0:	1f 92       	push	r1
    27d2:	0f 92       	push	r0
    27d4:	0f b6       	in	r0, 0x3f	; 63
    27d6:	0f 92       	push	r0
    27d8:	08 b6       	in	r0, 0x38	; 56
    27da:	0f 92       	push	r0
    27dc:	09 b6       	in	r0, 0x39	; 57
    27de:	0f 92       	push	r0
    27e0:	0b b6       	in	r0, 0x3b	; 59
    27e2:	0f 92       	push	r0
    27e4:	11 24       	eor	r1, r1
    27e6:	2f 93       	push	r18
    27e8:	3f 93       	push	r19
    27ea:	4f 93       	push	r20
    27ec:	5f 93       	push	r21
    27ee:	6f 93       	push	r22
    27f0:	7f 93       	push	r23
    27f2:	8f 93       	push	r24
    27f4:	9f 93       	push	r25
    27f6:	af 93       	push	r26
    27f8:	bf 93       	push	r27
    27fa:	ef 93       	push	r30
    27fc:	ff 93       	push	r31
    27fe:	82 e0       	ldi	r24, 0x02	; 2
    2800:	0e 94 cc 07 	call	0xf98	; 0xf98 <mcu_uart_rcv_interrupt>
    2804:	ff 91       	pop	r31
    2806:	ef 91       	pop	r30
    2808:	bf 91       	pop	r27
    280a:	af 91       	pop	r26
    280c:	9f 91       	pop	r25
    280e:	8f 91       	pop	r24
    2810:	7f 91       	pop	r23
    2812:	6f 91       	pop	r22
    2814:	5f 91       	pop	r21
    2816:	4f 91       	pop	r20
    2818:	3f 91       	pop	r19
    281a:	2f 91       	pop	r18
    281c:	0f 90       	pop	r0
    281e:	0b be       	out	0x3b, r0	; 59
    2820:	0f 90       	pop	r0
    2822:	09 be       	out	0x39, r0	; 57
    2824:	0f 90       	pop	r0
    2826:	08 be       	out	0x38, r0	; 56
    2828:	0f 90       	pop	r0
    282a:	0f be       	out	0x3f, r0	; 63
    282c:	0f 90       	pop	r0
    282e:	1f 90       	pop	r1
    2830:	18 95       	reti

00002832 <__vector_91>:
ISR(USARTD1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_D1); } /**< Receive Interrupt von UART D1 */
    2832:	1f 92       	push	r1
    2834:	0f 92       	push	r0
    2836:	0f b6       	in	r0, 0x3f	; 63
    2838:	0f 92       	push	r0
    283a:	08 b6       	in	r0, 0x38	; 56
    283c:	0f 92       	push	r0
    283e:	09 b6       	in	r0, 0x39	; 57
    2840:	0f 92       	push	r0
    2842:	0b b6       	in	r0, 0x3b	; 59
    2844:	0f 92       	push	r0
    2846:	11 24       	eor	r1, r1
    2848:	2f 93       	push	r18
    284a:	3f 93       	push	r19
    284c:	4f 93       	push	r20
    284e:	5f 93       	push	r21
    2850:	6f 93       	push	r22
    2852:	7f 93       	push	r23
    2854:	8f 93       	push	r24
    2856:	9f 93       	push	r25
    2858:	af 93       	push	r26
    285a:	bf 93       	push	r27
    285c:	ef 93       	push	r30
    285e:	ff 93       	push	r31
    2860:	83 e0       	ldi	r24, 0x03	; 3
    2862:	0e 94 cc 07 	call	0xf98	; 0xf98 <mcu_uart_rcv_interrupt>
    2866:	ff 91       	pop	r31
    2868:	ef 91       	pop	r30
    286a:	bf 91       	pop	r27
    286c:	af 91       	pop	r26
    286e:	9f 91       	pop	r25
    2870:	8f 91       	pop	r24
    2872:	7f 91       	pop	r23
    2874:	6f 91       	pop	r22
    2876:	5f 91       	pop	r21
    2878:	4f 91       	pop	r20
    287a:	3f 91       	pop	r19
    287c:	2f 91       	pop	r18
    287e:	0f 90       	pop	r0
    2880:	0b be       	out	0x3b, r0	; 59
    2882:	0f 90       	pop	r0
    2884:	09 be       	out	0x39, r0	; 57
    2886:	0f 90       	pop	r0
    2888:	08 be       	out	0x38, r0	; 56
    288a:	0f 90       	pop	r0
    288c:	0f be       	out	0x3f, r0	; 63
    288e:	0f 90       	pop	r0
    2890:	1f 90       	pop	r1
    2892:	18 95       	reti

00002894 <__vector_58>:
ISR(USARTE0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_E0); } /**< Receive Interrupt von UART E0 */
    2894:	1f 92       	push	r1
    2896:	0f 92       	push	r0
    2898:	0f b6       	in	r0, 0x3f	; 63
    289a:	0f 92       	push	r0
    289c:	08 b6       	in	r0, 0x38	; 56
    289e:	0f 92       	push	r0
    28a0:	09 b6       	in	r0, 0x39	; 57
    28a2:	0f 92       	push	r0
    28a4:	0b b6       	in	r0, 0x3b	; 59
    28a6:	0f 92       	push	r0
    28a8:	11 24       	eor	r1, r1
    28aa:	2f 93       	push	r18
    28ac:	3f 93       	push	r19
    28ae:	4f 93       	push	r20
    28b0:	5f 93       	push	r21
    28b2:	6f 93       	push	r22
    28b4:	7f 93       	push	r23
    28b6:	8f 93       	push	r24
    28b8:	9f 93       	push	r25
    28ba:	af 93       	push	r26
    28bc:	bf 93       	push	r27
    28be:	ef 93       	push	r30
    28c0:	ff 93       	push	r31
    28c2:	84 e0       	ldi	r24, 0x04	; 4
    28c4:	0e 94 cc 07 	call	0xf98	; 0xf98 <mcu_uart_rcv_interrupt>
    28c8:	ff 91       	pop	r31
    28ca:	ef 91       	pop	r30
    28cc:	bf 91       	pop	r27
    28ce:	af 91       	pop	r26
    28d0:	9f 91       	pop	r25
    28d2:	8f 91       	pop	r24
    28d4:	7f 91       	pop	r23
    28d6:	6f 91       	pop	r22
    28d8:	5f 91       	pop	r21
    28da:	4f 91       	pop	r20
    28dc:	3f 91       	pop	r19
    28de:	2f 91       	pop	r18
    28e0:	0f 90       	pop	r0
    28e2:	0b be       	out	0x3b, r0	; 59
    28e4:	0f 90       	pop	r0
    28e6:	09 be       	out	0x39, r0	; 57
    28e8:	0f 90       	pop	r0
    28ea:	08 be       	out	0x38, r0	; 56
    28ec:	0f 90       	pop	r0
    28ee:	0f be       	out	0x3f, r0	; 63
    28f0:	0f 90       	pop	r0
    28f2:	1f 90       	pop	r1
    28f4:	18 95       	reti

000028f6 <__vector_61>:
ISR(USARTE1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_E1); } /**< Receive Interrupt von UART E1 */
    28f6:	1f 92       	push	r1
    28f8:	0f 92       	push	r0
    28fa:	0f b6       	in	r0, 0x3f	; 63
    28fc:	0f 92       	push	r0
    28fe:	08 b6       	in	r0, 0x38	; 56
    2900:	0f 92       	push	r0
    2902:	09 b6       	in	r0, 0x39	; 57
    2904:	0f 92       	push	r0
    2906:	0b b6       	in	r0, 0x3b	; 59
    2908:	0f 92       	push	r0
    290a:	11 24       	eor	r1, r1
    290c:	2f 93       	push	r18
    290e:	3f 93       	push	r19
    2910:	4f 93       	push	r20
    2912:	5f 93       	push	r21
    2914:	6f 93       	push	r22
    2916:	7f 93       	push	r23
    2918:	8f 93       	push	r24
    291a:	9f 93       	push	r25
    291c:	af 93       	push	r26
    291e:	bf 93       	push	r27
    2920:	ef 93       	push	r30
    2922:	ff 93       	push	r31
    2924:	85 e0       	ldi	r24, 0x05	; 5
    2926:	0e 94 cc 07 	call	0xf98	; 0xf98 <mcu_uart_rcv_interrupt>
    292a:	ff 91       	pop	r31
    292c:	ef 91       	pop	r30
    292e:	bf 91       	pop	r27
    2930:	af 91       	pop	r26
    2932:	9f 91       	pop	r25
    2934:	8f 91       	pop	r24
    2936:	7f 91       	pop	r23
    2938:	6f 91       	pop	r22
    293a:	5f 91       	pop	r21
    293c:	4f 91       	pop	r20
    293e:	3f 91       	pop	r19
    2940:	2f 91       	pop	r18
    2942:	0f 90       	pop	r0
    2944:	0b be       	out	0x3b, r0	; 59
    2946:	0f 90       	pop	r0
    2948:	09 be       	out	0x39, r0	; 57
    294a:	0f 90       	pop	r0
    294c:	08 be       	out	0x38, r0	; 56
    294e:	0f 90       	pop	r0
    2950:	0f be       	out	0x3f, r0	; 63
    2952:	0f 90       	pop	r0
    2954:	1f 90       	pop	r1
    2956:	18 95       	reti

00002958 <__vector_119>:
ISR(USARTF0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_F0); } /**< Receive Interrupt von UART F0 */
    2958:	1f 92       	push	r1
    295a:	0f 92       	push	r0
    295c:	0f b6       	in	r0, 0x3f	; 63
    295e:	0f 92       	push	r0
    2960:	08 b6       	in	r0, 0x38	; 56
    2962:	0f 92       	push	r0
    2964:	09 b6       	in	r0, 0x39	; 57
    2966:	0f 92       	push	r0
    2968:	0b b6       	in	r0, 0x3b	; 59
    296a:	0f 92       	push	r0
    296c:	11 24       	eor	r1, r1
    296e:	2f 93       	push	r18
    2970:	3f 93       	push	r19
    2972:	4f 93       	push	r20
    2974:	5f 93       	push	r21
    2976:	6f 93       	push	r22
    2978:	7f 93       	push	r23
    297a:	8f 93       	push	r24
    297c:	9f 93       	push	r25
    297e:	af 93       	push	r26
    2980:	bf 93       	push	r27
    2982:	ef 93       	push	r30
    2984:	ff 93       	push	r31
    2986:	86 e0       	ldi	r24, 0x06	; 6
    2988:	0e 94 cc 07 	call	0xf98	; 0xf98 <mcu_uart_rcv_interrupt>
    298c:	ff 91       	pop	r31
    298e:	ef 91       	pop	r30
    2990:	bf 91       	pop	r27
    2992:	af 91       	pop	r26
    2994:	9f 91       	pop	r25
    2996:	8f 91       	pop	r24
    2998:	7f 91       	pop	r23
    299a:	6f 91       	pop	r22
    299c:	5f 91       	pop	r21
    299e:	4f 91       	pop	r20
    29a0:	3f 91       	pop	r19
    29a2:	2f 91       	pop	r18
    29a4:	0f 90       	pop	r0
    29a6:	0b be       	out	0x3b, r0	; 59
    29a8:	0f 90       	pop	r0
    29aa:	09 be       	out	0x39, r0	; 57
    29ac:	0f 90       	pop	r0
    29ae:	08 be       	out	0x38, r0	; 56
    29b0:	0f 90       	pop	r0
    29b2:	0f be       	out	0x3f, r0	; 63
    29b4:	0f 90       	pop	r0
    29b6:	1f 90       	pop	r1
    29b8:	18 95       	reti

000029ba <__vector_122>:
ISR(USARTF1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_F1); } /**< Receive Interrupt von UART F1 */
    29ba:	1f 92       	push	r1
    29bc:	0f 92       	push	r0
    29be:	0f b6       	in	r0, 0x3f	; 63
    29c0:	0f 92       	push	r0
    29c2:	08 b6       	in	r0, 0x38	; 56
    29c4:	0f 92       	push	r0
    29c6:	09 b6       	in	r0, 0x39	; 57
    29c8:	0f 92       	push	r0
    29ca:	0b b6       	in	r0, 0x3b	; 59
    29cc:	0f 92       	push	r0
    29ce:	11 24       	eor	r1, r1
    29d0:	2f 93       	push	r18
    29d2:	3f 93       	push	r19
    29d4:	4f 93       	push	r20
    29d6:	5f 93       	push	r21
    29d8:	6f 93       	push	r22
    29da:	7f 93       	push	r23
    29dc:	8f 93       	push	r24
    29de:	9f 93       	push	r25
    29e0:	af 93       	push	r26
    29e2:	bf 93       	push	r27
    29e4:	ef 93       	push	r30
    29e6:	ff 93       	push	r31
    29e8:	87 e0       	ldi	r24, 0x07	; 7
    29ea:	0e 94 cc 07 	call	0xf98	; 0xf98 <mcu_uart_rcv_interrupt>
    29ee:	ff 91       	pop	r31
    29f0:	ef 91       	pop	r30
    29f2:	bf 91       	pop	r27
    29f4:	af 91       	pop	r26
    29f6:	9f 91       	pop	r25
    29f8:	8f 91       	pop	r24
    29fa:	7f 91       	pop	r23
    29fc:	6f 91       	pop	r22
    29fe:	5f 91       	pop	r21
    2a00:	4f 91       	pop	r20
    2a02:	3f 91       	pop	r19
    2a04:	2f 91       	pop	r18
    2a06:	0f 90       	pop	r0
    2a08:	0b be       	out	0x3b, r0	; 59
    2a0a:	0f 90       	pop	r0
    2a0c:	09 be       	out	0x39, r0	; 57
    2a0e:	0f 90       	pop	r0
    2a10:	08 be       	out	0x38, r0	; 56
    2a12:	0f 90       	pop	r0
    2a14:	0f be       	out	0x3f, r0	; 63
    2a16:	0f 90       	pop	r0
    2a18:	1f 90       	pop	r1
    2a1a:	18 95       	reti

00002a1c <mcu_spi_set_clock>:
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
}

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
    2a1c:	cf 92       	push	r12
    2a1e:	df 92       	push	r13
    2a20:	ef 92       	push	r14
    2a22:	ff 92       	push	r15
    2a24:	0f 93       	push	r16
    2a26:	1f 93       	push	r17
    2a28:	cf 93       	push	r28
    2a2a:	df 93       	push	r29
    2a2c:	c8 2f       	mov	r28, r24
    2a2e:	8a 01       	movw	r16, r20
    2a30:	9b 01       	movw	r18, r22
/**********************
 * Funktionen
 *********************/
uint32_t mcu_get_frq_external(void){ 			return mcu_frq_ext_hz; }
uint32_t mcu_get_frq_cpu(void){ 				return mcu_frq_cpu_hz; }
uint32_t mcu_get_frq_peripheral(void){ 		return mcu_frq_peripheral_hz; }
    2a32:	c0 90 c7 20 	lds	r12, 0x20C7
    2a36:	d0 90 c8 20 	lds	r13, 0x20C8
    2a3a:	e0 90 c9 20 	lds	r14, 0x20C9
    2a3e:	f0 90 ca 20 	lds	r15, 0x20CA
MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
	uint32_t tmp = mcu_get_frq_peripheral()/frq;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return MCU_ERROR_SPI_NUM_INVALID;
    2a42:	84 30       	cpi	r24, 0x04	; 4
    2a44:	78 f0       	brcs	.+30     	; 0x2a64 <mcu_spi_set_clock+0x48>
    2a46:	00 e0       	ldi	r16, 0x00	; 0
    2a48:	10 e8       	ldi	r17, 0x80	; 128
    2a4a:	20 e0       	ldi	r18, 0x00	; 0
    2a4c:	30 e0       	ldi	r19, 0x00	; 0

	spixn[num]->CTRL &= 0x7C;	// [7] CLK2X und [1:0] PRESCALER zurücksetzen
	spixn[num]->CTRL |= clk_dbl<<6 | prescaler;

	return MCU_OK;
}
    2a4e:	b8 01       	movw	r22, r16
    2a50:	c9 01       	movw	r24, r18
    2a52:	df 91       	pop	r29
    2a54:	cf 91       	pop	r28
    2a56:	1f 91       	pop	r17
    2a58:	0f 91       	pop	r16
    2a5a:	ff 90       	pop	r15
    2a5c:	ef 90       	pop	r14
    2a5e:	df 90       	pop	r13
    2a60:	cf 90       	pop	r12
    2a62:	08 95       	ret

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
	uint32_t tmp = mcu_get_frq_peripheral()/frq;
    2a64:	c7 01       	movw	r24, r14
    2a66:	b6 01       	movw	r22, r12
    2a68:	a9 01       	movw	r20, r18
    2a6a:	98 01       	movw	r18, r16
    2a6c:	0e 94 88 1c 	call	0x3910	; 0x3910 <__udivmodsi4>
    2a70:	89 01       	movw	r16, r18
    2a72:	9a 01       	movw	r18, r20
	if(num>=MCU_SPI_TOTAL_NUMBER)	return MCU_ERROR_SPI_NUM_INVALID;
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;
    2a74:	01 38       	cpi	r16, 0x81	; 129
    2a76:	11 05       	cpc	r17, r1
    2a78:	21 05       	cpc	r18, r1
    2a7a:	31 05       	cpc	r19, r1
    2a7c:	28 f0       	brcs	.+10     	; 0x2a88 <mcu_spi_set_clock+0x6c>
    2a7e:	00 e0       	ldi	r16, 0x00	; 0
    2a80:	10 e0       	ldi	r17, 0x00	; 0
    2a82:	22 e0       	ldi	r18, 0x02	; 2
    2a84:	30 e0       	ldi	r19, 0x00	; 0
    2a86:	e3 cf       	rjmp	.-58     	; 0x2a4e <mcu_spi_set_clock+0x32>

	mcu_spi_frq[num] = mcu_get_frq_peripheral();
    2a88:	d0 e0       	ldi	r29, 0x00	; 0
    2a8a:	fe 01       	movw	r30, r28
    2a8c:	ee 0f       	add	r30, r30
    2a8e:	ff 1f       	adc	r31, r31
    2a90:	ee 0f       	add	r30, r30
    2a92:	ff 1f       	adc	r31, r31
    2a94:	e8 53       	subi	r30, 0x38	; 56
    2a96:	fe 4d       	sbci	r31, 0xDE	; 222
    2a98:	c0 82       	st	Z, r12
    2a9a:	d1 82       	std	Z+1, r13	; 0x01
    2a9c:	e2 82       	std	Z+2, r14	; 0x02
    2a9e:	f3 82       	std	Z+3, r15	; 0x03

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
    2aa0:	01 36       	cpi	r16, 0x61	; 97
    2aa2:	11 05       	cpc	r17, r1
    2aa4:	21 05       	cpc	r18, r1
    2aa6:	31 05       	cpc	r19, r1
    2aa8:	f0 f0       	brcs	.+60     	; 0x2ae6 <mcu_spi_set_clock+0xca>
    2aaa:	27 e0       	ldi	r18, 0x07	; 7
    2aac:	f6 94       	lsr	r15
    2aae:	e7 94       	ror	r14
    2ab0:	d7 94       	ror	r13
    2ab2:	c7 94       	ror	r12
    2ab4:	2a 95       	dec	r18
    2ab6:	d1 f7       	brne	.-12     	; 0x2aac <mcu_spi_set_clock+0x90>
    2ab8:	c0 82       	st	Z, r12
    2aba:	d1 82       	std	Z+1, r13	; 0x01
    2abc:	e2 82       	std	Z+2, r14	; 0x02
    2abe:	f3 82       	std	Z+3, r15	; 0x03
    2ac0:	23 e0       	ldi	r18, 0x03	; 3
    2ac2:	80 e0       	ldi	r24, 0x00	; 0
	else if(tmp>12)	{						prescaler = 0x01;	mcu_spi_frq[num]/=16;}	// Clock / 16
	else if(tmp>6)	{	clk_dbl = 1;		prescaler = 0x01;	mcu_spi_frq[num]/=8;}	// Clock / 8
	else if(tmp>3)	{						prescaler = 0x00;	mcu_spi_frq[num]/=4;}	// Clock / 4
	else			{	clk_dbl = 1;		prescaler = 0x00;	mcu_spi_frq[num]/=2;}	// Clock / 2

	spixn[num]->CTRL &= 0x7C;	// [7] CLK2X und [1:0] PRESCALER zurücksetzen
    2ac4:	cc 0f       	add	r28, r28
    2ac6:	dd 1f       	adc	r29, r29
    2ac8:	c7 5c       	subi	r28, 0xC7	; 199
    2aca:	df 4d       	sbci	r29, 0xDF	; 223
    2acc:	e8 81       	ld	r30, Y
    2ace:	f9 81       	ldd	r31, Y+1	; 0x01
    2ad0:	90 81       	ld	r25, Z
    2ad2:	9c 77       	andi	r25, 0x7C	; 124
    2ad4:	90 83       	st	Z, r25
	spixn[num]->CTRL |= clk_dbl<<6 | prescaler;
    2ad6:	90 81       	ld	r25, Z
    2ad8:	82 2b       	or	r24, r18
    2ada:	89 2b       	or	r24, r25
    2adc:	80 83       	st	Z, r24

	return MCU_OK;
    2ade:	00 e0       	ldi	r16, 0x00	; 0
    2ae0:	10 e0       	ldi	r17, 0x00	; 0
    2ae2:	98 01       	movw	r18, r16
    2ae4:	b4 cf       	rjmp	.-152    	; 0x2a4e <mcu_spi_set_clock+0x32>
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;

	mcu_spi_frq[num] = mcu_get_frq_peripheral();

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
	else if(tmp>48)	{						prescaler = 0x02;	mcu_spi_frq[num]/=64;}	// Clock / 64
    2ae6:	01 33       	cpi	r16, 0x31	; 49
    2ae8:	11 05       	cpc	r17, r1
    2aea:	21 05       	cpc	r18, r1
    2aec:	31 05       	cpc	r19, r1
    2aee:	98 f4       	brcc	.+38     	; 0x2b16 <mcu_spi_set_clock+0xfa>
	else if(tmp>24)	{	clk_dbl = 1;		prescaler = 0x02;	mcu_spi_frq[num]/=32;}	// Clock / 32
    2af0:	09 31       	cpi	r16, 0x19	; 25
    2af2:	11 05       	cpc	r17, r1
    2af4:	21 05       	cpc	r18, r1
    2af6:	31 05       	cpc	r19, r1
    2af8:	e0 f0       	brcs	.+56     	; 0x2b32 <mcu_spi_set_clock+0x116>
    2afa:	85 e0       	ldi	r24, 0x05	; 5
    2afc:	f6 94       	lsr	r15
    2afe:	e7 94       	ror	r14
    2b00:	d7 94       	ror	r13
    2b02:	c7 94       	ror	r12
    2b04:	8a 95       	dec	r24
    2b06:	d1 f7       	brne	.-12     	; 0x2afc <mcu_spi_set_clock+0xe0>
    2b08:	c0 82       	st	Z, r12
    2b0a:	d1 82       	std	Z+1, r13	; 0x01
    2b0c:	e2 82       	std	Z+2, r14	; 0x02
    2b0e:	f3 82       	std	Z+3, r15	; 0x03
    2b10:	22 e0       	ldi	r18, 0x02	; 2
    2b12:	80 e4       	ldi	r24, 0x40	; 64
    2b14:	d7 cf       	rjmp	.-82     	; 0x2ac4 <mcu_spi_set_clock+0xa8>
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;

	mcu_spi_frq[num] = mcu_get_frq_peripheral();

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
	else if(tmp>48)	{						prescaler = 0x02;	mcu_spi_frq[num]/=64;}	// Clock / 64
    2b16:	96 e0       	ldi	r25, 0x06	; 6
    2b18:	f6 94       	lsr	r15
    2b1a:	e7 94       	ror	r14
    2b1c:	d7 94       	ror	r13
    2b1e:	c7 94       	ror	r12
    2b20:	9a 95       	dec	r25
    2b22:	d1 f7       	brne	.-12     	; 0x2b18 <mcu_spi_set_clock+0xfc>
    2b24:	c0 82       	st	Z, r12
    2b26:	d1 82       	std	Z+1, r13	; 0x01
    2b28:	e2 82       	std	Z+2, r14	; 0x02
    2b2a:	f3 82       	std	Z+3, r15	; 0x03
    2b2c:	22 e0       	ldi	r18, 0x02	; 2
    2b2e:	80 e0       	ldi	r24, 0x00	; 0
    2b30:	c9 cf       	rjmp	.-110    	; 0x2ac4 <mcu_spi_set_clock+0xa8>
	else if(tmp>24)	{	clk_dbl = 1;		prescaler = 0x02;	mcu_spi_frq[num]/=32;}	// Clock / 32
	else if(tmp>12)	{						prescaler = 0x01;	mcu_spi_frq[num]/=16;}	// Clock / 16
    2b32:	0d 30       	cpi	r16, 0x0D	; 13
    2b34:	11 05       	cpc	r17, r1
    2b36:	21 05       	cpc	r18, r1
    2b38:	31 05       	cpc	r19, r1
    2b3a:	70 f0       	brcs	.+28     	; 0x2b58 <mcu_spi_set_clock+0x13c>
    2b3c:	04 e0       	ldi	r16, 0x04	; 4
    2b3e:	f6 94       	lsr	r15
    2b40:	e7 94       	ror	r14
    2b42:	d7 94       	ror	r13
    2b44:	c7 94       	ror	r12
    2b46:	0a 95       	dec	r16
    2b48:	d1 f7       	brne	.-12     	; 0x2b3e <mcu_spi_set_clock+0x122>
    2b4a:	c0 82       	st	Z, r12
    2b4c:	d1 82       	std	Z+1, r13	; 0x01
    2b4e:	e2 82       	std	Z+2, r14	; 0x02
    2b50:	f3 82       	std	Z+3, r15	; 0x03
    2b52:	21 e0       	ldi	r18, 0x01	; 1
    2b54:	80 e0       	ldi	r24, 0x00	; 0
    2b56:	b6 cf       	rjmp	.-148    	; 0x2ac4 <mcu_spi_set_clock+0xa8>
	else if(tmp>6)	{	clk_dbl = 1;		prescaler = 0x01;	mcu_spi_frq[num]/=8;}	// Clock / 8
    2b58:	07 30       	cpi	r16, 0x07	; 7
    2b5a:	11 05       	cpc	r17, r1
    2b5c:	21 05       	cpc	r18, r1
    2b5e:	31 05       	cpc	r19, r1
    2b60:	70 f0       	brcs	.+28     	; 0x2b7e <mcu_spi_set_clock+0x162>
    2b62:	13 e0       	ldi	r17, 0x03	; 3
    2b64:	f6 94       	lsr	r15
    2b66:	e7 94       	ror	r14
    2b68:	d7 94       	ror	r13
    2b6a:	c7 94       	ror	r12
    2b6c:	1a 95       	dec	r17
    2b6e:	d1 f7       	brne	.-12     	; 0x2b64 <mcu_spi_set_clock+0x148>
    2b70:	c0 82       	st	Z, r12
    2b72:	d1 82       	std	Z+1, r13	; 0x01
    2b74:	e2 82       	std	Z+2, r14	; 0x02
    2b76:	f3 82       	std	Z+3, r15	; 0x03
    2b78:	21 e0       	ldi	r18, 0x01	; 1
    2b7a:	80 e4       	ldi	r24, 0x40	; 64
    2b7c:	a3 cf       	rjmp	.-186    	; 0x2ac4 <mcu_spi_set_clock+0xa8>
	else if(tmp>3)	{						prescaler = 0x00;	mcu_spi_frq[num]/=4;}	// Clock / 4
    2b7e:	04 30       	cpi	r16, 0x04	; 4
    2b80:	11 05       	cpc	r17, r1
    2b82:	21 05       	cpc	r18, r1
    2b84:	31 05       	cpc	r19, r1
    2b86:	78 f0       	brcs	.+30     	; 0x2ba6 <mcu_spi_set_clock+0x18a>
    2b88:	f6 94       	lsr	r15
    2b8a:	e7 94       	ror	r14
    2b8c:	d7 94       	ror	r13
    2b8e:	c7 94       	ror	r12
    2b90:	f6 94       	lsr	r15
    2b92:	e7 94       	ror	r14
    2b94:	d7 94       	ror	r13
    2b96:	c7 94       	ror	r12
    2b98:	c0 82       	st	Z, r12
    2b9a:	d1 82       	std	Z+1, r13	; 0x01
    2b9c:	e2 82       	std	Z+2, r14	; 0x02
    2b9e:	f3 82       	std	Z+3, r15	; 0x03
    2ba0:	20 e0       	ldi	r18, 0x00	; 0
    2ba2:	80 e0       	ldi	r24, 0x00	; 0
    2ba4:	8f cf       	rjmp	.-226    	; 0x2ac4 <mcu_spi_set_clock+0xa8>
	else			{	clk_dbl = 1;		prescaler = 0x00;	mcu_spi_frq[num]/=2;}	// Clock / 2
    2ba6:	f6 94       	lsr	r15
    2ba8:	e7 94       	ror	r14
    2baa:	d7 94       	ror	r13
    2bac:	c7 94       	ror	r12
    2bae:	c0 82       	st	Z, r12
    2bb0:	d1 82       	std	Z+1, r13	; 0x01
    2bb2:	e2 82       	std	Z+2, r14	; 0x02
    2bb4:	f3 82       	std	Z+3, r15	; 0x03
    2bb6:	20 e0       	ldi	r18, 0x00	; 0
    2bb8:	80 e4       	ldi	r24, 0x40	; 64
    2bba:	84 cf       	rjmp	.-248    	; 0x2ac4 <mcu_spi_set_clock+0xa8>

00002bbc <mcu_spi_init>:
static SPI_t *spixn[MCU_SPI_TOTAL_NUMBER] = {&SPIC, &SPID, &SPIE, &SPIF};	/**< Pointer auf die SPI Register. */

static uint32_t mcu_spi_frq[MCU_SPI_TOTAL_NUMBER];							/**< Enthält die tatsächlich eingestellte SPI Geschwindigkeit. */

MCU_RESULT mcu_spi_init(MCU_SPI_NUM num, MCU_SPI_MODE mode, uint32_t frq)
{
    2bbc:	cf 92       	push	r12
    2bbe:	df 92       	push	r13
    2bc0:	ef 92       	push	r14
    2bc2:	ff 92       	push	r15
    2bc4:	0f 93       	push	r16
    2bc6:	1f 93       	push	r17
    2bc8:	cf 93       	push	r28
    2bca:	08 2f       	mov	r16, r24
    2bcc:	c6 2f       	mov	r28, r22
    2bce:	69 01       	movw	r12, r18
    2bd0:	7a 01       	movw	r14, r20
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
    2bd2:	81 30       	cpi	r24, 0x01	; 1
    2bd4:	09 f4       	brne	.+2      	; 0x2bd8 <mcu_spi_init+0x1c>
    2bd6:	42 c0       	rjmp	.+132    	; 0x2c5c <mcu_spi_init+0xa0>
    2bd8:	81 30       	cpi	r24, 0x01	; 1
    2bda:	c0 f4       	brcc	.+48     	; 0x2c0c <mcu_spi_init+0x50>
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
    2bdc:	85 e2       	ldi	r24, 0x25	; 37
    2bde:	61 e0       	ldi	r22, 0x01	; 1
    2be0:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
    2be4:	87 e2       	ldi	r24, 0x27	; 39
    2be6:	61 e0       	ldi	r22, 0x01	; 1
    2be8:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
    2bec:	c4 30       	cpi	r28, 0x04	; 4
    2bee:	08 f1       	brcs	.+66     	; 0x2c32 <mcu_spi_init+0x76>
    2bf0:	00 e0       	ldi	r16, 0x00	; 0
    2bf2:	10 e0       	ldi	r17, 0x00	; 0
    2bf4:	21 e0       	ldi	r18, 0x01	; 1
    2bf6:	30 e0       	ldi	r19, 0x00	; 0
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
}
    2bf8:	b8 01       	movw	r22, r16
    2bfa:	c9 01       	movw	r24, r18
    2bfc:	cf 91       	pop	r28
    2bfe:	1f 91       	pop	r17
    2c00:	0f 91       	pop	r16
    2c02:	ff 90       	pop	r15
    2c04:	ef 90       	pop	r14
    2c06:	df 90       	pop	r13
    2c08:	cf 90       	pop	r12
    2c0a:	08 95       	ret

static uint32_t mcu_spi_frq[MCU_SPI_TOTAL_NUMBER];							/**< Enthält die tatsächlich eingestellte SPI Geschwindigkeit. */

MCU_RESULT mcu_spi_init(MCU_SPI_NUM num, MCU_SPI_MODE mode, uint32_t frq)
{
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
    2c0c:	82 30       	cpi	r24, 0x02	; 2
    2c0e:	79 f1       	breq	.+94     	; 0x2c6e <mcu_spi_init+0xb2>
    2c10:	83 30       	cpi	r24, 0x03	; 3
    2c12:	29 f0       	breq	.+10     	; 0x2c1e <mcu_spi_init+0x62>
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
    2c14:	00 e0       	ldi	r16, 0x00	; 0
    2c16:	10 e8       	ldi	r17, 0x80	; 128
    2c18:	20 e0       	ldi	r18, 0x00	; 0
    2c1a:	30 e0       	ldi	r19, 0x00	; 0
    2c1c:	ed cf       	rjmp	.-38     	; 0x2bf8 <mcu_spi_init+0x3c>
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
    2c1e:	85 e5       	ldi	r24, 0x55	; 85
    2c20:	61 e0       	ldi	r22, 0x01	; 1
    2c22:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
    2c26:	87 e5       	ldi	r24, 0x57	; 87
    2c28:	61 e0       	ldi	r22, 0x01	; 1
    2c2a:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
    2c2e:	c4 30       	cpi	r28, 0x04	; 4
    2c30:	f8 f6       	brcc	.-66     	; 0x2bf0 <mcu_spi_init+0x34>
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
    2c32:	e0 2f       	mov	r30, r16
    2c34:	f0 e0       	ldi	r31, 0x00	; 0
    2c36:	ee 0f       	add	r30, r30
    2c38:	ff 1f       	adc	r31, r31
    2c3a:	e7 5c       	subi	r30, 0xC7	; 199
    2c3c:	ff 4d       	sbci	r31, 0xDF	; 223
    2c3e:	01 90       	ld	r0, Z+
    2c40:	f0 81       	ld	r31, Z
    2c42:	e0 2d       	mov	r30, r0
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
    2c44:	cc 0f       	add	r28, r28
    2c46:	cc 0f       	add	r28, r28
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
    2c48:	c0 65       	ori	r28, 0x50	; 80
    2c4a:	c0 83       	st	Z, r28
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
    2c4c:	80 2f       	mov	r24, r16
    2c4e:	b7 01       	movw	r22, r14
    2c50:	a6 01       	movw	r20, r12
    2c52:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <mcu_spi_set_clock>
    2c56:	8b 01       	movw	r16, r22
    2c58:	9c 01       	movw	r18, r24
    2c5a:	ce cf       	rjmp	.-100    	; 0x2bf8 <mcu_spi_init+0x3c>
MCU_RESULT mcu_spi_init(MCU_SPI_NUM num, MCU_SPI_MODE mode, uint32_t frq)
{
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
    2c5c:	85 e3       	ldi	r24, 0x35	; 53
    2c5e:	61 e0       	ldi	r22, 0x01	; 1
    2c60:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
    2c64:	87 e3       	ldi	r24, 0x37	; 55
    2c66:	61 e0       	ldi	r22, 0x01	; 1
    2c68:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
    2c6c:	bf cf       	rjmp	.-130    	; 0x2bec <mcu_spi_init+0x30>
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
    2c6e:	85 e4       	ldi	r24, 0x45	; 69
    2c70:	61 e0       	ldi	r22, 0x01	; 1
    2c72:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
    2c76:	87 e4       	ldi	r24, 0x47	; 71
    2c78:	61 e0       	ldi	r22, 0x01	; 1
    2c7a:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>
    2c7e:	b6 cf       	rjmp	.-148    	; 0x2bec <mcu_spi_init+0x30>

00002c80 <mcu_spi_send>:

	return MCU_OK;
}

uint8_t mcu_spi_send(MCU_SPI_NUM num, uint8_t letter, MCU_IO_PIN cs)
{
    2c80:	0f 93       	push	r16
    2c82:	1f 93       	push	r17
    2c84:	cf 93       	push	r28
    2c86:	df 93       	push	r29
    2c88:	0f 92       	push	r0
    2c8a:	cd b7       	in	r28, 0x3d	; 61
    2c8c:	de b7       	in	r29, 0x3e	; 62
    2c8e:	18 2f       	mov	r17, r24
    2c90:	06 2f       	mov	r16, r22
	/// @todo Empfangen testen
	uint8_t spi_read = 0;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2c92:	84 30       	cpi	r24, 0x04	; 4
    2c94:	40 f0       	brcs	.+16     	; 0x2ca6 <mcu_spi_send+0x26>
    2c96:	10 e0       	ldi	r17, 0x00	; 0
	spixn[num]->DATA = letter;
	while((spixn[num]->STATUS&0x80)==0x00);
	spi_read = spixn[num]->DATA;
	mcu_io_set( cs, 1);	// Chip Select Leitung ggf wieder auf 1 zurücksetzen
	return spi_read;
}
    2c98:	81 2f       	mov	r24, r17
    2c9a:	0f 90       	pop	r0
    2c9c:	df 91       	pop	r29
    2c9e:	cf 91       	pop	r28
    2ca0:	1f 91       	pop	r17
    2ca2:	0f 91       	pop	r16
    2ca4:	08 95       	ret
uint8_t mcu_spi_send(MCU_SPI_NUM num, uint8_t letter, MCU_IO_PIN cs)
{
	/// @todo Empfangen testen
	uint8_t spi_read = 0;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
	mcu_io_set( cs, 0);	// Chip Select Leitung ggf auf 0 runterziehen
    2ca6:	84 2f       	mov	r24, r20
    2ca8:	60 e0       	ldi	r22, 0x00	; 0
    2caa:	49 83       	std	Y+1, r20	; 0x01
    2cac:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
	spixn[num]->DATA = letter;
    2cb0:	e1 2f       	mov	r30, r17
    2cb2:	f0 e0       	ldi	r31, 0x00	; 0
    2cb4:	ee 0f       	add	r30, r30
    2cb6:	ff 1f       	adc	r31, r31
    2cb8:	e7 5c       	subi	r30, 0xC7	; 199
    2cba:	ff 4d       	sbci	r31, 0xDF	; 223
    2cbc:	01 90       	ld	r0, Z+
    2cbe:	f0 81       	ld	r31, Z
    2cc0:	e0 2d       	mov	r30, r0
    2cc2:	03 83       	std	Z+3, r16	; 0x03
    2cc4:	49 81       	ldd	r20, Y+1	; 0x01
	while((spixn[num]->STATUS&0x80)==0x00);
    2cc6:	82 81       	ldd	r24, Z+2	; 0x02
    2cc8:	87 ff       	sbrs	r24, 7
    2cca:	fd cf       	rjmp	.-6      	; 0x2cc6 <mcu_spi_send+0x46>
	spi_read = spixn[num]->DATA;
    2ccc:	13 81       	ldd	r17, Z+3	; 0x03
	mcu_io_set( cs, 1);	// Chip Select Leitung ggf wieder auf 1 zurücksetzen
    2cce:	84 2f       	mov	r24, r20
    2cd0:	61 e0       	ldi	r22, 0x01	; 1
    2cd2:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
	return spi_read;
}
    2cd6:	81 2f       	mov	r24, r17
    2cd8:	0f 90       	pop	r0
    2cda:	df 91       	pop	r29
    2cdc:	cf 91       	pop	r28
    2cde:	1f 91       	pop	r17
    2ce0:	0f 91       	pop	r16
    2ce2:	08 95       	ret

00002ce4 <mcu_spi_get_frq>:

uint32_t mcu_spi_get_frq(MCU_SPI_NUM num)
{
    2ce4:	0f 93       	push	r16
    2ce6:	1f 93       	push	r17
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2ce8:	84 30       	cpi	r24, 0x04	; 4
    2cea:	88 f4       	brcc	.+34     	; 0x2d0e <mcu_spi_get_frq+0x2a>
	return mcu_spi_frq[num];
    2cec:	e8 2f       	mov	r30, r24
    2cee:	f0 e0       	ldi	r31, 0x00	; 0
    2cf0:	ee 0f       	add	r30, r30
    2cf2:	ff 1f       	adc	r31, r31
    2cf4:	ee 0f       	add	r30, r30
    2cf6:	ff 1f       	adc	r31, r31
    2cf8:	e8 53       	subi	r30, 0x38	; 56
    2cfa:	fe 4d       	sbci	r31, 0xDE	; 222
    2cfc:	00 81       	ld	r16, Z
    2cfe:	11 81       	ldd	r17, Z+1	; 0x01
    2d00:	22 81       	ldd	r18, Z+2	; 0x02
    2d02:	33 81       	ldd	r19, Z+3	; 0x03
}
    2d04:	b8 01       	movw	r22, r16
    2d06:	c9 01       	movw	r24, r18
    2d08:	1f 91       	pop	r17
    2d0a:	0f 91       	pop	r16
    2d0c:	08 95       	ret
	return spi_read;
}

uint32_t mcu_spi_get_frq(MCU_SPI_NUM num)
{
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2d0e:	00 e0       	ldi	r16, 0x00	; 0
    2d10:	10 e0       	ldi	r17, 0x00	; 0
    2d12:	98 01       	movw	r18, r16
	return mcu_spi_frq[num];
}
    2d14:	b8 01       	movw	r22, r16
    2d16:	c9 01       	movw	r24, r18
    2d18:	1f 91       	pop	r17
    2d1a:	0f 91       	pop	r16
    2d1c:	08 95       	ret

00002d1e <__vector_71>:

static bool mcu_ad_flag_ready[MCU_AD_TOTAL_NUMBER];		/**< Gibt an ob der AD Wandler bereit ist. */
static bool mcu_ad_auto_read[MCU_AD_TOTAL_NUMBER];		/**< Gibt an, ob der AD Wandler im Freerun Modus ist. */
static void *mcu_ad_callback[MCU_AD_TOTAL_NUMBER];			/**< Callback Funktion für den Interrupt. */

ISR(ADCA_CH0_vect){	ADCA.CH0.INTFLAGS |= 0x01;	if(mcu_ad_callback[0]!=NULL)	((void(*)(uint16_t))mcu_ad_callback[0])(ADCA.CH0.RES);	}	/**< Interrupt Channel 0 */
    2d1e:	1f 92       	push	r1
    2d20:	0f 92       	push	r0
    2d22:	0f b6       	in	r0, 0x3f	; 63
    2d24:	0f 92       	push	r0
    2d26:	08 b6       	in	r0, 0x38	; 56
    2d28:	0f 92       	push	r0
    2d2a:	09 b6       	in	r0, 0x39	; 57
    2d2c:	0f 92       	push	r0
    2d2e:	0b b6       	in	r0, 0x3b	; 59
    2d30:	0f 92       	push	r0
    2d32:	11 24       	eor	r1, r1
    2d34:	2f 93       	push	r18
    2d36:	3f 93       	push	r19
    2d38:	4f 93       	push	r20
    2d3a:	5f 93       	push	r21
    2d3c:	6f 93       	push	r22
    2d3e:	7f 93       	push	r23
    2d40:	8f 93       	push	r24
    2d42:	9f 93       	push	r25
    2d44:	af 93       	push	r26
    2d46:	bf 93       	push	r27
    2d48:	ef 93       	push	r30
    2d4a:	ff 93       	push	r31
    2d4c:	80 91 23 02 	lds	r24, 0x0223
    2d50:	81 60       	ori	r24, 0x01	; 1
    2d52:	e0 e0       	ldi	r30, 0x00	; 0
    2d54:	f2 e0       	ldi	r31, 0x02	; 2
    2d56:	83 a3       	lds	r24, 0x53
    2d58:	e0 91 d8 21 	lds	r30, 0x21D8
    2d5c:	f0 91 d9 21 	lds	r31, 0x21D9
    2d60:	30 97       	sbiw	r30, 0x00	; 0
    2d62:	29 f0       	breq	.+10     	; 0x2d6e <__vector_71+0x50>
    2d64:	80 91 24 02 	lds	r24, 0x0224
    2d68:	90 91 25 02 	lds	r25, 0x0225
    2d6c:	19 95       	eicall
    2d6e:	ff 91       	pop	r31
    2d70:	ef 91       	pop	r30
    2d72:	bf 91       	pop	r27
    2d74:	af 91       	pop	r26
    2d76:	9f 91       	pop	r25
    2d78:	8f 91       	pop	r24
    2d7a:	7f 91       	pop	r23
    2d7c:	6f 91       	pop	r22
    2d7e:	5f 91       	pop	r21
    2d80:	4f 91       	pop	r20
    2d82:	3f 91       	pop	r19
    2d84:	2f 91       	pop	r18
    2d86:	0f 90       	pop	r0
    2d88:	0b be       	out	0x3b, r0	; 59
    2d8a:	0f 90       	pop	r0
    2d8c:	09 be       	out	0x39, r0	; 57
    2d8e:	0f 90       	pop	r0
    2d90:	08 be       	out	0x38, r0	; 56
    2d92:	0f 90       	pop	r0
    2d94:	0f be       	out	0x3f, r0	; 63
    2d96:	0f 90       	pop	r0
    2d98:	1f 90       	pop	r1
    2d9a:	18 95       	reti

00002d9c <mcu_ad_init>:

MCU_RESULT mcu_ad_init(MCU_AD_CHANNEL channel, MCU_IO_PIN pin, void (*f)(uint16_t), MCU_INT_LVL lvl, MCU_AD_SIGNEDNESS sign, MCU_AD_RESOLUTION res, bool auto_read)
{
    2d9c:	cf 92       	push	r12
    2d9e:	ef 92       	push	r14
    2da0:	ff 92       	push	r15
    2da2:	0f 93       	push	r16
    2da4:	1f 93       	push	r17
    2da6:	cf 93       	push	r28
    2da8:	df 93       	push	r29
    2daa:	00 d0       	rcall	.+0      	; 0x2dac <mcu_ad_init+0x10>
    2dac:	cd b7       	in	r28, 0x3d	; 61
    2dae:	de b7       	in	r29, 0x3e	; 62
    2db0:	78 2f       	mov	r23, r24
    2db2:	f6 2e       	mov	r15, r22
    2db4:	12 2f       	mov	r17, r18
	/**
	 * @todo Es wird aktuell nur ein Channel benutzt.
	 * @todo Es wird nur der Singleshot Mode unterstützt.
	 * @todo Es wird nur ein Prescaler unterstützt.
	 */
	if(channel>MCU_AD_TOTAL_NUMBER)			return MCU_ERROR_AD_CHANNEL_INVALID;
    2db6:	82 30       	cpi	r24, 0x02	; 2
    2db8:	88 f0       	brcs	.+34     	; 0x2ddc <mcu_ad_init+0x40>
    2dba:	00 e0       	ldi	r16, 0x00	; 0
    2dbc:	10 e0       	ldi	r17, 0x00	; 0
    2dbe:	24 e0       	ldi	r18, 0x04	; 4
    2dc0:	30 e0       	ldi	r19, 0x00	; 0

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.

	return MCU_OK;
}
    2dc2:	b8 01       	movw	r22, r16
    2dc4:	c9 01       	movw	r24, r18
    2dc6:	23 96       	adiw	r28, 0x03	; 3
    2dc8:	cd bf       	out	0x3d, r28	; 61
    2dca:	de bf       	out	0x3e, r29	; 62
    2dcc:	df 91       	pop	r29
    2dce:	cf 91       	pop	r28
    2dd0:	1f 91       	pop	r17
    2dd2:	0f 91       	pop	r16
    2dd4:	ff 90       	pop	r15
    2dd6:	ef 90       	pop	r14
    2dd8:	cf 90       	pop	r12
    2dda:	08 95       	ret
	 * @todo Es wird aktuell nur ein Channel benutzt.
	 * @todo Es wird nur der Singleshot Mode unterstützt.
	 * @todo Es wird nur ein Prescaler unterstützt.
	 */
	if(channel>MCU_AD_TOTAL_NUMBER)			return MCU_ERROR_AD_CHANNEL_INVALID;
	if((pin&0xF0)!=PA_0 || (pin&0x0F)>7)	return MCU_ERROR_AD_IO_PIN_INVALID;	// Nur Port A Pins annehmen
    2ddc:	86 2f       	mov	r24, r22
    2dde:	90 e0       	ldi	r25, 0x00	; 0
    2de0:	9c 01       	movw	r18, r24
    2de2:	20 7f       	andi	r18, 0xF0	; 240
    2de4:	30 70       	andi	r19, 0x00	; 0
    2de6:	21 15       	cp	r18, r1
    2de8:	31 05       	cpc	r19, r1
    2dea:	29 f0       	breq	.+10     	; 0x2df6 <mcu_ad_init+0x5a>
    2dec:	00 e0       	ldi	r16, 0x00	; 0
    2dee:	10 e0       	ldi	r17, 0x00	; 0
    2df0:	28 e0       	ldi	r18, 0x08	; 8
    2df2:	30 e0       	ldi	r19, 0x00	; 0
    2df4:	e6 cf       	rjmp	.-52     	; 0x2dc2 <mcu_ad_init+0x26>
    2df6:	8f 70       	andi	r24, 0x0F	; 15
    2df8:	90 70       	andi	r25, 0x00	; 0
    2dfa:	88 30       	cpi	r24, 0x08	; 8
    2dfc:	91 05       	cpc	r25, r1
    2dfe:	b4 f7       	brge	.-20     	; 0x2dec <mcu_ad_init+0x50>

	mcu_io_set_dir(pin, MCU_IO_DIR_IN);
    2e00:	86 2f       	mov	r24, r22
    2e02:	60 e0       	ldi	r22, 0x00	; 0
    2e04:	4a 83       	std	Y+2, r20	; 0x02
    2e06:	5b 83       	std	Y+3, r21	; 0x03
    2e08:	79 83       	std	Y+1, r23	; 0x01
    2e0a:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <mcu_io_set_dir>

	ADCA.CTRLA 		= 	0x01; 								// [7:6] (00) DMA Off
    2e0e:	e0 e0       	ldi	r30, 0x00	; 0
    2e10:	f2 e0       	ldi	r31, 0x02	; 2
    2e12:	91 e0       	ldi	r25, 0x01	; 1
    2e14:	90 93 00 02 	sts	0x0200, r25
															// [5:2] Channel AD Conversion Start Bit
															// [1]	 Flush
															// [0]	 ADC Enable

	ADCA.CTRLB 		= 	sign|res;							// [4]	 Conversion Mode (0) Unsigned (1) Signed
    2e18:	0e 29       	or	r16, r14
    2e1a:	01 83       	std	Z+1, r16	; 0x01
															// [3]	 Freerun
															// [2:1] Resolution (00) 12 Bit Right (10) 8 Bit (11) 12 Bit Left

	ADCA.REFCTRL 	= 	0x02;								// [5:4] Reference Selection (00) Internal 1V (01) Internal VCC/1.6 (10) AREFA (11) AREFB
    2e1c:	82 e0       	ldi	r24, 0x02	; 2
    2e1e:	82 83       	std	Z+2, r24	; 0x02
															// [1]	 Bandgap
															// [0]	 Temperature Reference Mode

	ADCA.PRESCALER 	=	ADC_PRESCALER_DIV16_gc; 				// [2:0] Prescaler = 2^(x+1) mit x = Register Wert
    2e20:	84 83       	std	Z+4, r24	; 0x04

	switch(channel)
    2e22:	79 81       	ldd	r23, Y+1	; 0x01
    2e24:	4a 81       	ldd	r20, Y+2	; 0x02
    2e26:	5b 81       	ldd	r21, Y+3	; 0x03
    2e28:	77 23       	and	r23, r23
    2e2a:	39 f4       	brne	.+14     	; 0x2e3a <mcu_ad_init+0x9e>
	{
		case MCU_AD_CHANNEL_0:
			ADCA.CH0.CTRL 	=	0x01;								// [7]	 Start Bit
    2e2c:	90 a3       	lds	r25, 0x50
																	// [4:2] Gain Factor = 2^x mit x = Register Wert
																	// [1:0] Input Mode
																	//		-> Unsigned: (00) Internal (01) Single Ended
																	//		-> Signed: (00) Internal (01) Single Ended (10) Diff (11) Diff with Gain

			ADCA.CH0.MUXCTRL=	(pin&0x0F) << 3; 					// [6:3] Mux Pos: IO Pin für Positiven Wert
    2e2e:	8f 2d       	mov	r24, r15
    2e30:	8f 70       	andi	r24, 0x0F	; 15
    2e32:	88 0f       	add	r24, r24
    2e34:	88 0f       	add	r24, r24
    2e36:	88 0f       	add	r24, r24
    2e38:	81 a3       	lds	r24, 0x51
																	// [1:0] Mux Neg: IO Pin für Negativen Wert
		break;
	}


	if(auto_read)
    2e3a:	cc 20       	and	r12, r12
    2e3c:	31 f0       	breq	.+12     	; 0x2e4a <mcu_ad_init+0xae>
	{
		ADCA.CTRLB 	|= 	0x08;	// Freerun Modus aktivieren
    2e3e:	80 91 01 02 	lds	r24, 0x0201
    2e42:	88 60       	ori	r24, 0x08	; 8
    2e44:	e0 e0       	ldi	r30, 0x00	; 0
    2e46:	f2 e0       	ldi	r31, 0x02	; 2
    2e48:	81 83       	std	Z+1, r24	; 0x01
	}

	mcu_ad_callback[channel] = (void*)f;
    2e4a:	87 2f       	mov	r24, r23
    2e4c:	90 e0       	ldi	r25, 0x00	; 0
    2e4e:	fc 01       	movw	r30, r24
    2e50:	ee 0f       	add	r30, r30
    2e52:	ff 1f       	adc	r31, r31
    2e54:	e8 52       	subi	r30, 0x28	; 40
    2e56:	fe 4d       	sbci	r31, 0xDE	; 222
    2e58:	40 83       	st	Z, r20
    2e5a:	51 83       	std	Z+1, r21	; 0x01

	if(mcu_ad_callback[channel]!=NULL)
	{
		mcu_ad_flag_ready[channel] = false;
    2e5c:	fc 01       	movw	r30, r24
    2e5e:	e6 52       	subi	r30, 0x26	; 38
    2e60:	fe 4d       	sbci	r31, 0xDE	; 222
		ADCA.CTRLB 	|= 	0x08;	// Freerun Modus aktivieren
	}

	mcu_ad_callback[channel] = (void*)f;

	if(mcu_ad_callback[channel]!=NULL)
    2e62:	41 15       	cp	r20, r1
    2e64:	51 05       	cpc	r21, r1
    2e66:	41 f0       	breq	.+16     	; 0x2e78 <mcu_ad_init+0xdc>
	{
		mcu_ad_flag_ready[channel] = false;
    2e68:	10 82       	st	Z, r1
		switch(channel)
    2e6a:	77 23       	and	r23, r23
    2e6c:	29 f4       	brne	.+10     	; 0x2e78 <mcu_ad_init+0xdc>
		{
			case MCU_AD_CHANNEL_0:	ADCA.CH0.INTCTRL = lvl; 	break;		// INT Level
    2e6e:	a0 e0       	ldi	r26, 0x00	; 0
    2e70:	b2 e0       	ldi	r27, 0x02	; 2
    2e72:	92 96       	adiw	r26, 0x22	; 34
    2e74:	1c 93       	st	X, r17
    2e76:	92 97       	sbiw	r26, 0x22	; 34
		}
	}

	mcu_ad_flag_ready[channel] = false;
    2e78:	10 82       	st	Z, r1
    2e7a:	80 e0       	ldi	r24, 0x00	; 0
    2e7c:	90 e3       	ldi	r25, 0x30	; 48

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.
    2e7e:	00 00       	nop
    2e80:	01 97       	sbiw	r24, 0x01	; 1
		}
	}

	mcu_ad_flag_ready[channel] = false;

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
    2e82:	e9 f7       	brne	.-6      	; 0x2e7e <mcu_ad_init+0xe2>
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.

	return MCU_OK;
    2e84:	00 e0       	ldi	r16, 0x00	; 0
    2e86:	10 e0       	ldi	r17, 0x00	; 0
    2e88:	98 01       	movw	r18, r16
    2e8a:	9b cf       	rjmp	.-202    	; 0x2dc2 <mcu_ad_init+0x26>

00002e8c <mcu_ad_start>:
}

MCU_RESULT mcu_ad_start(MCU_AD_CHANNEL num)
{
    2e8c:	0f 93       	push	r16
    2e8e:	1f 93       	push	r17
	if(num>MCU_AD_TOTAL_NUMBER)	return MCU_ERROR_AD_CHANNEL_INVALID;
    2e90:	82 30       	cpi	r24, 0x02	; 2
    2e92:	48 f0       	brcs	.+18     	; 0x2ea6 <mcu_ad_start+0x1a>
	mcu_ad_flag_ready[num] = false;
	switch(num)
	{
		case MCU_AD_CHANNEL_0:	ADCA.CH0.CTRL |= ADC_CH_START_bm; 	break;		// Start single conversion
		default:													return MCU_ERROR_AD_CHANNEL_INVALID;
    2e94:	00 e0       	ldi	r16, 0x00	; 0
    2e96:	10 e0       	ldi	r17, 0x00	; 0
    2e98:	24 e0       	ldi	r18, 0x04	; 4
    2e9a:	30 e0       	ldi	r19, 0x00	; 0
	}
	return MCU_OK;
}
    2e9c:	b8 01       	movw	r22, r16
    2e9e:	c9 01       	movw	r24, r18
    2ea0:	1f 91       	pop	r17
    2ea2:	0f 91       	pop	r16
    2ea4:	08 95       	ret
}

MCU_RESULT mcu_ad_start(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return MCU_ERROR_AD_CHANNEL_INVALID;
	mcu_ad_flag_ready[num] = false;
    2ea6:	e8 2f       	mov	r30, r24
    2ea8:	f0 e0       	ldi	r31, 0x00	; 0
    2eaa:	e6 52       	subi	r30, 0x26	; 38
    2eac:	fe 4d       	sbci	r31, 0xDE	; 222
    2eae:	10 82       	st	Z, r1
	switch(num)
    2eb0:	88 23       	and	r24, r24
    2eb2:	81 f7       	brne	.-32     	; 0x2e94 <mcu_ad_start+0x8>
	{
		case MCU_AD_CHANNEL_0:	ADCA.CH0.CTRL |= ADC_CH_START_bm; 	break;		// Start single conversion
    2eb4:	80 91 20 02 	lds	r24, 0x0220
    2eb8:	80 68       	ori	r24, 0x80	; 128
    2eba:	e0 e0       	ldi	r30, 0x00	; 0
    2ebc:	f2 e0       	ldi	r31, 0x02	; 2
    2ebe:	80 a3       	lds	r24, 0x50
		default:													return MCU_ERROR_AD_CHANNEL_INVALID;
	}
	return MCU_OK;
    2ec0:	00 e0       	ldi	r16, 0x00	; 0
    2ec2:	10 e0       	ldi	r17, 0x00	; 0
    2ec4:	98 01       	movw	r18, r16
    2ec6:	ea cf       	rjmp	.-44     	; 0x2e9c <mcu_ad_start+0x10>

00002ec8 <mcu_ad_ready>:
}

bool mcu_ad_ready(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return false;
    2ec8:	82 30       	cpi	r24, 0x02	; 2
    2eca:	10 f0       	brcs	.+4      	; 0x2ed0 <mcu_ad_ready+0x8>
    2ecc:	80 e0       	ldi	r24, 0x00	; 0
	if(mcu_ad_check_complete_flag(num))
		mcu_ad_flag_ready[num] = true;
	return mcu_ad_flag_ready[num];
}
    2ece:	08 95       	ret
	}
}

static bool mcu_ad_check_complete_flag(MCU_AD_CHANNEL num)
{
	switch(num)
    2ed0:	88 23       	and	r24, r24
    2ed2:	79 f4       	brne	.+30     	; 0x2ef2 <mcu_ad_ready+0x2a>
	{
		case MCU_AD_CHANNEL_0:	if(ADCA.CH0.INTFLAGS & 0x01){	ADCA.CH0.INTFLAGS |= 0x01;	return true;	}
    2ed4:	90 91 23 02 	lds	r25, 0x0223
    2ed8:	90 ff       	sbrs	r25, 0
    2eda:	0b c0       	rjmp	.+22     	; 0x2ef2 <mcu_ad_ready+0x2a>
    2edc:	90 91 23 02 	lds	r25, 0x0223
    2ee0:	91 60       	ori	r25, 0x01	; 1
    2ee2:	a0 e0       	ldi	r26, 0x00	; 0
    2ee4:	b2 e0       	ldi	r27, 0x02	; 2
    2ee6:	93 96       	adiw	r26, 0x23	; 35
    2ee8:	9c 93       	st	X, r25
    2eea:	93 97       	sbiw	r26, 0x23	; 35

bool mcu_ad_ready(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return false;
	if(mcu_ad_check_complete_flag(num))
		mcu_ad_flag_ready[num] = true;
    2eec:	91 e0       	ldi	r25, 0x01	; 1
    2eee:	90 93 da 21 	sts	0x21DA, r25
	return mcu_ad_flag_ready[num];
    2ef2:	e8 2f       	mov	r30, r24
    2ef4:	f0 e0       	ldi	r31, 0x00	; 0
    2ef6:	e6 52       	subi	r30, 0x26	; 38
    2ef8:	fe 4d       	sbci	r31, 0xDE	; 222
    2efa:	80 81       	ld	r24, Z
    2efc:	08 95       	ret

00002efe <mcu_ad_read>:
}

int32_t mcu_ad_read(MCU_AD_CHANNEL num)
{
    2efe:	0f 93       	push	r16
    2f00:	1f 93       	push	r17
    2f02:	08 2f       	mov	r16, r24
	if(num>MCU_AD_TOTAL_NUMBER)	return 0;
    2f04:	82 30       	cpi	r24, 0x02	; 2
    2f06:	40 f0       	brcs	.+16     	; 0x2f18 <mcu_ad_read+0x1a>
    2f08:	00 e0       	ldi	r16, 0x00	; 0
    2f0a:	10 e0       	ldi	r17, 0x00	; 0
    2f0c:	98 01       	movw	r18, r16
	else
	{
		while(!mcu_ad_ready(num));
		return mcu_ad_get_res(num);
	}
}
    2f0e:	b8 01       	movw	r22, r16
    2f10:	c9 01       	movw	r24, r18
    2f12:	1f 91       	pop	r17
    2f14:	0f 91       	pop	r16
    2f16:	08 95       	ret
	if(num>MCU_AD_TOTAL_NUMBER)	return 0;
	if(mcu_ad_auto_read[num])
		return mcu_ad_get_res(num);
	else
	{
		while(!mcu_ad_ready(num));
    2f18:	80 2f       	mov	r24, r16
    2f1a:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <mcu_ad_ready>
    2f1e:	88 23       	and	r24, r24
    2f20:	d9 f3       	breq	.-10     	; 0x2f18 <mcu_ad_read+0x1a>
	return false;
}

static uint16_t mcu_ad_get_res(MCU_AD_CHANNEL num)
{
	switch(num)
    2f22:	00 23       	and	r16, r16
    2f24:	89 f7       	brne	.-30     	; 0x2f08 <mcu_ad_read+0xa>
	{
		case MCU_AD_CHANNEL_0:	return ADCA.CH0.RES;
    2f26:	00 91 24 02 	lds	r16, 0x0224
    2f2a:	10 91 25 02 	lds	r17, 0x0225
    2f2e:	20 e0       	ldi	r18, 0x00	; 0
    2f30:	30 e0       	ldi	r19, 0x00	; 0
    2f32:	ed cf       	rjmp	.-38     	; 0x2f0e <mcu_ad_read+0x10>

00002f34 <mcu_wait_us>:
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2f34:	00 97       	sbiw	r24, 0x00	; 0
    2f36:	41 f0       	breq	.+16     	; 0x2f48 <mcu_wait_us+0x14>
    2f38:	20 e1       	ldi	r18, 0x10	; 16
    2f3a:	30 e0       	ldi	r19, 0x00	; 0
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
			asm("nop");
    2f3c:	00 00       	nop
    2f3e:	21 50       	subi	r18, 0x01	; 1
    2f40:	30 40       	sbci	r19, 0x00	; 0
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
    2f42:	e1 f7       	brne	.-8      	; 0x2f3c <mcu_wait_us+0x8>
    2f44:	01 97       	sbiw	r24, 0x01	; 1
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2f46:	c1 f7       	brne	.-16     	; 0x2f38 <mcu_wait_us+0x4>
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
			asm("nop");
	}
}
    2f48:	08 95       	ret

00002f4a <mcu_wait_ms>:

void mcu_wait_ms(uint16_t delay)
{
	while(delay--)
    2f4a:	00 97       	sbiw	r24, 0x00	; 0
    2f4c:	69 f0       	breq	.+26     	; 0x2f68 <mcu_wait_ms+0x1e>
    2f4e:	48 ee       	ldi	r20, 0xE8	; 232
    2f50:	53 e0       	ldi	r21, 0x03	; 3
			asm("nop");
	}
}

void mcu_wait_ms(uint16_t delay)
{
    2f52:	20 e1       	ldi	r18, 0x10	; 16
    2f54:	30 e0       	ldi	r19, 0x00	; 0
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
			asm("nop");
    2f56:	00 00       	nop
    2f58:	21 50       	subi	r18, 0x01	; 1
    2f5a:	30 40       	sbci	r19, 0x00	; 0
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
    2f5c:	e1 f7       	brne	.-8      	; 0x2f56 <mcu_wait_ms+0xc>
    2f5e:	41 50       	subi	r20, 0x01	; 1
    2f60:	50 40       	sbci	r21, 0x00	; 0
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2f62:	b9 f7       	brne	.-18     	; 0x2f52 <mcu_wait_ms+0x8>
    2f64:	01 97       	sbiw	r24, 0x01	; 1
	}
}

void mcu_wait_ms(uint16_t delay)
{
	while(delay--)
    2f66:	99 f7       	brne	.-26     	; 0x2f4e <mcu_wait_ms+0x4>
		mcu_wait_us(1000);
	//_delay_ms(delay);		// Funktioniert manchmal nicht richtig?
}
    2f68:	08 95       	ret

00002f6a <board_init>:
 **/

#include "board_xmega_a1_xplained.h"

void board_init(void)
{
    2f6a:	ef 92       	push	r14
    2f6c:	0f 93       	push	r16
    2f6e:	cf 93       	push	r28
	uint8_t i;
	mcu_init_max_internal();
    2f70:	0e 94 86 08 	call	0x110c	; 0x110c <mcu_init_max_internal>
	mcu_io_set_port_dir(PE, 0xFF);	// Port E sind die LEDs
    2f74:	8f e4       	ldi	r24, 0x4F	; 79
    2f76:	6f ef       	ldi	r22, 0xFF	; 255
    2f78:	0e 94 c8 08 	call	0x1190	; 0x1190 <mcu_io_set_port_dir>
	mcu_io_set(PE, 0xFF);
    2f7c:	8f e4       	ldi	r24, 0x4F	; 79
    2f7e:	6f ef       	ldi	r22, 0xFF	; 255
    2f80:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
    2f84:	8f e3       	ldi	r24, 0x3F	; 63
    2f86:	60 e0       	ldi	r22, 0x00	; 0
    2f88:	0e 94 c8 08 	call	0x1190	; 0x1190 <mcu_io_set_port_dir>
	for(i = PD_0; i<=PD_7; i++)
    2f8c:	c0 e3       	ldi	r28, 0x30	; 48
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
    2f8e:	8c 2f       	mov	r24, r28
    2f90:	61 e0       	ldi	r22, 0x01	; 1
    2f92:	0e 94 0d 09 	call	0x121a	; 0x121a <mcu_io_set_pullup>
	uint8_t i;
	mcu_init_max_internal();
	mcu_io_set_port_dir(PE, 0xFF);	// Port E sind die LEDs
	mcu_io_set(PE, 0xFF);
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
	for(i = PD_0; i<=PD_7; i++)
    2f96:	cf 5f       	subi	r28, 0xFF	; 255
    2f98:	c8 33       	cpi	r28, 0x38	; 56
    2f9a:	c9 f7       	brne	.-14     	; 0x2f8e <board_init+0x24>
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
	mcu_uart_init(BOARD_UART_DEBUG, 115200, 8, 'N', 1);
    2f9c:	80 e0       	ldi	r24, 0x00	; 0
    2f9e:	40 e0       	ldi	r20, 0x00	; 0
    2fa0:	52 ec       	ldi	r21, 0xC2	; 194
    2fa2:	61 e0       	ldi	r22, 0x01	; 1
    2fa4:	70 e0       	ldi	r23, 0x00	; 0
    2fa6:	28 e0       	ldi	r18, 0x08	; 8
    2fa8:	0e e4       	ldi	r16, 0x4E	; 78
    2faa:	ee 24       	eor	r14, r14
    2fac:	e3 94       	inc	r14
    2fae:	0e 94 61 12 	call	0x24c2	; 0x24c2 <mcu_uart_init>
	return mcu_io_get(PD_0+num);
}


void board_reset_sw_init(){
	PORTD.DIRCLR =
    2fb2:	e0 e6       	ldi	r30, 0x60	; 96
    2fb4:	f6 e0       	ldi	r31, 0x06	; 6
    2fb6:	8f ef       	ldi	r24, 0xFF	; 255
    2fb8:	82 83       	std	Z+2, r24	; 0x02
			0xff; //Input
	PORTD.INTCTRL =
    2fba:	8b e0       	ldi	r24, 0x0B	; 11
    2fbc:	81 87       	std	Z+9, r24	; 0x09
			PORT_INT0LVL_HI_gc | PORT_INT1LVL_MED_gc; // Highest level
	PORTD.INTFLAGS =
    2fbe:	81 e0       	ldi	r24, 0x01	; 1
    2fc0:	84 87       	std	Z+12, r24	; 0x0c
			1; //clear interrupt flag
	PORTD.INT0MASK |=
    2fc2:	80 91 6a 06 	lds	r24, 0x066A
    2fc6:	83 60       	ori	r24, 0x03	; 3
    2fc8:	82 87       	std	Z+10, r24	; 0x0a
			0x03;

	PORTD.PIN0CTRL =
    2fca:	88 e9       	ldi	r24, 0x98	; 152
    2fcc:	80 8b       	std	Z+16, r24	; 0x10
			1<<7/*Enable slew rate control*/|
			0<<6|
			0x03<<3/*Pull up*/|
			0x0<<0;
	PORTD.PIN1CTRL =
    2fce:	81 8b       	std	Z+17, r24	; 0x11
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
	for(i = PD_0; i<=PD_7; i++)
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
	mcu_uart_init(BOARD_UART_DEBUG, 115200, 8, 'N', 1);
	board_reset_sw_init();
}
    2fd0:	cf 91       	pop	r28
    2fd2:	0f 91       	pop	r16
    2fd4:	ef 90       	pop	r14
    2fd6:	08 95       	ret

00002fd8 <board_led_set>:

void board_led_set(uint8_t num, uint8_t state)
{
	if(num>=BOARD_LED_TOTAL)	return;
    2fd8:	88 30       	cpi	r24, 0x08	; 8
    2fda:	08 f0       	brcs	.+2      	; 0x2fde <board_led_set+0x6>
    2fdc:	08 95       	ret
	mcu_io_set(PE_0+num, state);
    2fde:	80 5c       	subi	r24, 0xC0	; 192
    2fe0:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
    2fe4:	08 95       	ret

00002fe6 <board_led_toggle>:
}

void board_led_toggle(uint8_t num)
{
    2fe6:	cf 93       	push	r28
	if(num>=BOARD_LED_TOTAL)	return;
    2fe8:	88 30       	cpi	r24, 0x08	; 8
    2fea:	50 f4       	brcc	.+20     	; 0x3000 <board_led_toggle+0x1a>
	MCU_IO_TOGGLE(PE_0+num);
    2fec:	c8 2f       	mov	r28, r24
    2fee:	c0 5c       	subi	r28, 0xC0	; 192
    2ff0:	8c 2f       	mov	r24, r28
    2ff2:	0e 94 48 09 	call	0x1290	; 0x1290 <mcu_io_get>
    2ff6:	61 e0       	ldi	r22, 0x01	; 1
    2ff8:	68 27       	eor	r22, r24
    2ffa:	8c 2f       	mov	r24, r28
    2ffc:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
}
    3000:	cf 91       	pop	r28
    3002:	08 95       	ret

00003004 <board_button_get>:

uint8_t board_button_get(uint8_t num)
{
	if(num>=BOARD_BUTTONS_TOTAL)	return 0;
    3004:	88 30       	cpi	r24, 0x08	; 8
    3006:	10 f0       	brcs	.+4      	; 0x300c <board_button_get+0x8>
    3008:	80 e0       	ldi	r24, 0x00	; 0
	return mcu_io_get(PD_0+num);
}
    300a:	08 95       	ret
}

uint8_t board_button_get(uint8_t num)
{
	if(num>=BOARD_BUTTONS_TOTAL)	return 0;
	return mcu_io_get(PD_0+num);
    300c:	80 5d       	subi	r24, 0xD0	; 208
    300e:	0e 94 48 09 	call	0x1290	; 0x1290 <mcu_io_get>
    3012:	08 95       	ret

00003014 <board_reset_sw_init>:
}


void board_reset_sw_init(){
	PORTD.DIRCLR =
    3014:	e0 e6       	ldi	r30, 0x60	; 96
    3016:	f6 e0       	ldi	r31, 0x06	; 6
    3018:	8f ef       	ldi	r24, 0xFF	; 255
    301a:	82 83       	std	Z+2, r24	; 0x02
			0xff; //Input
	PORTD.INTCTRL =
    301c:	8b e0       	ldi	r24, 0x0B	; 11
    301e:	81 87       	std	Z+9, r24	; 0x09
			PORT_INT0LVL_HI_gc | PORT_INT1LVL_MED_gc; // Highest level
	PORTD.INTFLAGS =
    3020:	81 e0       	ldi	r24, 0x01	; 1
    3022:	84 87       	std	Z+12, r24	; 0x0c
			1; //clear interrupt flag
	PORTD.INT0MASK |=
    3024:	82 85       	ldd	r24, Z+10	; 0x0a
    3026:	83 60       	ori	r24, 0x03	; 3
    3028:	82 87       	std	Z+10, r24	; 0x0a
			0x03;

	PORTD.PIN0CTRL =
    302a:	88 e9       	ldi	r24, 0x98	; 152
    302c:	80 8b       	std	Z+16, r24	; 0x10
			1<<7/*Enable slew rate control*/|
			0<<6|
			0x03<<3/*Pull up*/|
			0x0<<0;
	PORTD.PIN1CTRL =
    302e:	81 8b       	std	Z+17, r24	; 0x11
			0<<6|
			0x03<<3/*Pull up*/|
			0x0<<0;


}
    3030:	08 95       	ret

00003032 <board_sw_reset>:

void board_sw_reset(){
	CCP = CCP_IOREG_gc;
    3032:	88 ed       	ldi	r24, 0xD8	; 216
    3034:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    3036:	81 e0       	ldi	r24, 0x01	; 1
    3038:	e8 e7       	ldi	r30, 0x78	; 120
    303a:	f0 e0       	ldi	r31, 0x00	; 0
    303c:	81 83       	std	Z+1, r24	; 0x01
}
    303e:	08 95       	ret

00003040 <__vector_64>:

ISR (PORTD_INT0_vect){
    3040:	1f 92       	push	r1
    3042:	0f 92       	push	r0
    3044:	0f b6       	in	r0, 0x3f	; 63
    3046:	0f 92       	push	r0
    3048:	08 b6       	in	r0, 0x38	; 56
    304a:	0f 92       	push	r0
    304c:	09 b6       	in	r0, 0x39	; 57
    304e:	0f 92       	push	r0
    3050:	0b b6       	in	r0, 0x3b	; 59
    3052:	0f 92       	push	r0
    3054:	11 24       	eor	r1, r1
    3056:	2f 93       	push	r18
    3058:	3f 93       	push	r19
    305a:	4f 93       	push	r20
    305c:	5f 93       	push	r21
    305e:	6f 93       	push	r22
    3060:	7f 93       	push	r23
    3062:	8f 93       	push	r24
    3064:	9f 93       	push	r25
    3066:	af 93       	push	r26
    3068:	bf 93       	push	r27
    306a:	ef 93       	push	r30
    306c:	ff 93       	push	r31
	if ((PORTD.IN&0x1)==0){
    306e:	80 91 68 06 	lds	r24, 0x0668
    3072:	80 fd       	sbrc	r24, 0
    3074:	06 c0       	rjmp	.+12     	; 0x3082 <__vector_64+0x42>


}

void board_sw_reset(){
	CCP = CCP_IOREG_gc;
    3076:	88 ed       	ldi	r24, 0xD8	; 216
    3078:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    307a:	81 e0       	ldi	r24, 0x01	; 1
    307c:	e8 e7       	ldi	r30, 0x78	; 120
    307e:	f0 e0       	ldi	r31, 0x00	; 0
    3080:	81 83       	std	Z+1, r24	; 0x01
ISR (PORTD_INT0_vect){
	if ((PORTD.IN&0x1)==0){
		board_sw_reset();
	}

	if ((PORTD.IN&0x2)==0){
    3082:	80 91 68 06 	lds	r24, 0x0668
    3086:	81 fd       	sbrc	r24, 1
    3088:	06 c0       	rjmp	.+12     	; 0x3096 <__vector_64+0x56>


}

void board_sw_reset(){
	CCP = CCP_IOREG_gc;
    308a:	88 ed       	ldi	r24, 0xD8	; 216
    308c:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    308e:	81 e0       	ldi	r24, 0x01	; 1
    3090:	e8 e7       	ldi	r30, 0x78	; 120
    3092:	f0 e0       	ldi	r31, 0x00	; 0
    3094:	81 83       	std	Z+1, r24	; 0x01

	if ((PORTD.IN&0x2)==0){
		board_sw_reset();
	}

	board_led_toggle(4);
    3096:	84 e0       	ldi	r24, 0x04	; 4
    3098:	0e 94 f3 17 	call	0x2fe6	; 0x2fe6 <board_led_toggle>
}
    309c:	ff 91       	pop	r31
    309e:	ef 91       	pop	r30
    30a0:	bf 91       	pop	r27
    30a2:	af 91       	pop	r26
    30a4:	9f 91       	pop	r25
    30a6:	8f 91       	pop	r24
    30a8:	7f 91       	pop	r23
    30aa:	6f 91       	pop	r22
    30ac:	5f 91       	pop	r21
    30ae:	4f 91       	pop	r20
    30b0:	3f 91       	pop	r19
    30b2:	2f 91       	pop	r18
    30b4:	0f 90       	pop	r0
    30b6:	0b be       	out	0x3b, r0	; 59
    30b8:	0f 90       	pop	r0
    30ba:	09 be       	out	0x39, r0	; 57
    30bc:	0f 90       	pop	r0
    30be:	08 be       	out	0x38, r0	; 56
    30c0:	0f 90       	pop	r0
    30c2:	0f be       	out	0x3f, r0	; 63
    30c4:	0f 90       	pop	r0
    30c6:	1f 90       	pop	r1
    30c8:	18 95       	reti

000030ca <printNumber>:

// Zaehlt die jeweiligen Stunden, Minuten und Sekunden hoch oder runter
volatile int counter = 0;

// Eine Nummer auf dem LCD-Bildschirm ausgeben
void printNumber(int x, int y, int number) {
    30ca:	0f 93       	push	r16
    30cc:	1f 93       	push	r17
    30ce:	cf 93       	push	r28
    30d0:	df 93       	push	r29
    30d2:	18 2f       	mov	r17, r24
    30d4:	06 2f       	mov	r16, r22
    30d6:	ea 01       	movw	r28, r20
	if (number < 10) {
    30d8:	4a 30       	cpi	r20, 0x0A	; 10
    30da:	51 05       	cpc	r21, r1
    30dc:	d4 f0       	brlt	.+52     	; 0x3112 <printNumber+0x48>
		st7036_goto(x, y);
		st7036_putc('0');
		st7036_goto(x, y + 1);
		st7036_putc(number + '0');
	} else {
		st7036_goto(x, y);
    30de:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
		st7036_putc((number / 10) + '0');
    30e2:	ce 01       	movw	r24, r28
    30e4:	6a e0       	ldi	r22, 0x0A	; 10
    30e6:	70 e0       	ldi	r23, 0x00	; 0
    30e8:	0e 94 75 1c 	call	0x38ea	; 0x38ea <__divmodhi4>
    30ec:	c8 2f       	mov	r28, r24
    30ee:	86 2f       	mov	r24, r22
    30f0:	80 5d       	subi	r24, 0xD0	; 208
    30f2:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
		st7036_goto(x, y + 1);
    30f6:	60 2f       	mov	r22, r16
    30f8:	6f 5f       	subi	r22, 0xFF	; 255
    30fa:	81 2f       	mov	r24, r17
    30fc:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
		st7036_putc((number % 10) + '0');
    3100:	8c 2f       	mov	r24, r28
    3102:	80 5d       	subi	r24, 0xD0	; 208
    3104:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
	}
}
    3108:	df 91       	pop	r29
    310a:	cf 91       	pop	r28
    310c:	1f 91       	pop	r17
    310e:	0f 91       	pop	r16
    3110:	08 95       	ret
volatile int counter = 0;

// Eine Nummer auf dem LCD-Bildschirm ausgeben
void printNumber(int x, int y, int number) {
	if (number < 10) {
		st7036_goto(x, y);
    3112:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
		st7036_putc('0');
    3116:	80 e3       	ldi	r24, 0x30	; 48
    3118:	ec cf       	rjmp	.-40     	; 0x30f2 <printNumber+0x28>

0000311a <printTime>:
		st7036_putc((number % 10) + '0');
	}
}

// Zeit auf dem LCD-Bildschirm ausgeben (Format: hh:mm:ss)
void printTime(int hours, int minutes, int seconds) {
    311a:	0f 93       	push	r16
    311c:	1f 93       	push	r17
    311e:	cf 93       	push	r28
    3120:	df 93       	push	r29
    3122:	9c 01       	movw	r18, r24
    3124:	eb 01       	movw	r28, r22
    3126:	8a 01       	movw	r16, r20
	printNumber(0, 0, hours);
    3128:	80 e0       	ldi	r24, 0x00	; 0
    312a:	90 e0       	ldi	r25, 0x00	; 0
    312c:	60 e0       	ldi	r22, 0x00	; 0
    312e:	70 e0       	ldi	r23, 0x00	; 0
    3130:	a9 01       	movw	r20, r18
    3132:	0e 94 65 18 	call	0x30ca	; 0x30ca <printNumber>
	st7036_goto(0, 2);
    3136:	80 e0       	ldi	r24, 0x00	; 0
    3138:	62 e0       	ldi	r22, 0x02	; 2
    313a:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
	st7036_putc(':');
    313e:	8a e3       	ldi	r24, 0x3A	; 58
    3140:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
	printNumber(0, 3, minutes);
    3144:	80 e0       	ldi	r24, 0x00	; 0
    3146:	90 e0       	ldi	r25, 0x00	; 0
    3148:	63 e0       	ldi	r22, 0x03	; 3
    314a:	70 e0       	ldi	r23, 0x00	; 0
    314c:	ae 01       	movw	r20, r28
    314e:	0e 94 65 18 	call	0x30ca	; 0x30ca <printNumber>
	st7036_goto(0, 5);
    3152:	80 e0       	ldi	r24, 0x00	; 0
    3154:	65 e0       	ldi	r22, 0x05	; 5
    3156:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
	st7036_putc(':');
    315a:	8a e3       	ldi	r24, 0x3A	; 58
    315c:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
	printNumber(0, 6, seconds);
    3160:	80 e0       	ldi	r24, 0x00	; 0
    3162:	90 e0       	ldi	r25, 0x00	; 0
    3164:	66 e0       	ldi	r22, 0x06	; 6
    3166:	70 e0       	ldi	r23, 0x00	; 0
    3168:	a8 01       	movw	r20, r16
    316a:	0e 94 65 18 	call	0x30ca	; 0x30ca <printNumber>
}
    316e:	df 91       	pop	r29
    3170:	cf 91       	pop	r28
    3172:	1f 91       	pop	r17
    3174:	0f 91       	pop	r16
    3176:	08 95       	ret

00003178 <alarm>:

// Alarm ausloesen
void alarm(void) {
	printTime(0, 0, 0);
    3178:	80 e0       	ldi	r24, 0x00	; 0
    317a:	90 e0       	ldi	r25, 0x00	; 0
    317c:	60 e0       	ldi	r22, 0x00	; 0
    317e:	70 e0       	ldi	r23, 0x00	; 0
    3180:	40 e0       	ldi	r20, 0x00	; 0
    3182:	50 e0       	ldi	r21, 0x00	; 0
    3184:	0e 94 8d 18 	call	0x311a	; 0x311a <printTime>
    3188:	89 e1       	ldi	r24, 0x19	; 25
    318a:	90 e0       	ldi	r25, 0x00	; 0
	for (int i = 1; i <= 25; i++) {
		PORTE.OUT = 0xff;
    318c:	e0 e8       	ldi	r30, 0x80	; 128
    318e:	f6 e0       	ldi	r31, 0x06	; 6
    3190:	2f ef       	ldi	r18, 0xFF	; 255
    3192:	24 83       	std	Z+4, r18	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    3194:	4f ef       	ldi	r20, 0xFF	; 255
    3196:	54 e3       	ldi	r21, 0x34	; 52
    3198:	6c e0       	ldi	r22, 0x0C	; 12
    319a:	41 50       	subi	r20, 0x01	; 1
    319c:	50 40       	sbci	r21, 0x00	; 0
    319e:	60 40       	sbci	r22, 0x00	; 0
    31a0:	e1 f7       	brne	.-8      	; 0x319a <alarm+0x22>
    31a2:	00 c0       	rjmp	.+0      	; 0x31a4 <alarm+0x2c>
    31a4:	00 00       	nop
		_delay_ms(200);
		PORTE.OUT = 0x00;
    31a6:	14 82       	std	Z+4, r1	; 0x04
    31a8:	4f ef       	ldi	r20, 0xFF	; 255
    31aa:	54 e3       	ldi	r21, 0x34	; 52
    31ac:	6c e0       	ldi	r22, 0x0C	; 12
    31ae:	41 50       	subi	r20, 0x01	; 1
    31b0:	50 40       	sbci	r21, 0x00	; 0
    31b2:	60 40       	sbci	r22, 0x00	; 0
    31b4:	e1 f7       	brne	.-8      	; 0x31ae <alarm+0x36>
    31b6:	00 c0       	rjmp	.+0      	; 0x31b8 <alarm+0x40>
    31b8:	00 00       	nop
    31ba:	01 97       	sbiw	r24, 0x01	; 1
}

// Alarm ausloesen
void alarm(void) {
	printTime(0, 0, 0);
	for (int i = 1; i <= 25; i++) {
    31bc:	51 f7       	brne	.-44     	; 0x3192 <alarm+0x1a>
		_delay_ms(200);
		PORTE.OUT = 0x00;
		_delay_ms(200);
	}
	// Zum Neustart alle Zeiten auf 0 setzen
	hours = 0;
    31be:	10 92 e1 21 	sts	0x21E1, r1
    31c2:	10 92 e2 21 	sts	0x21E2, r1
	minutes = 0;
    31c6:	10 92 df 21 	sts	0x21DF, r1
    31ca:	10 92 e0 21 	sts	0x21E0, r1
	seconds = 0;
    31ce:	10 92 dd 21 	sts	0x21DD, r1
    31d2:	10 92 de 21 	sts	0x21DE, r1
	printTime(hours, minutes, seconds);
    31d6:	80 e0       	ldi	r24, 0x00	; 0
    31d8:	90 e0       	ldi	r25, 0x00	; 0
    31da:	60 e0       	ldi	r22, 0x00	; 0
    31dc:	70 e0       	ldi	r23, 0x00	; 0
    31de:	40 e0       	ldi	r20, 0x00	; 0
    31e0:	50 e0       	ldi	r21, 0x00	; 0
    31e2:	0e 94 8d 18 	call	0x311a	; 0x311a <printTime>
}
    31e6:	08 95       	ret

000031e8 <startTimer>:

// Den Timer starten
void startTimer(int timeInSeconds) {
    31e8:	af 92       	push	r10
    31ea:	bf 92       	push	r11
    31ec:	cf 92       	push	r12
    31ee:	df 92       	push	r13
    31f0:	ef 92       	push	r14
    31f2:	ff 92       	push	r15
    31f4:	0f 93       	push	r16
    31f6:	1f 93       	push	r17
    31f8:	cf 93       	push	r28
    31fa:	df 93       	push	r29
    31fc:	ec 01       	movw	r28, r24
	while (timeInSeconds > 0) {
    31fe:	18 16       	cp	r1, r24
    3200:	19 06       	cpc	r1, r25
    3202:	0c f0       	brlt	.+2      	; 0x3206 <startTimer+0x1e>
    3204:	4c c0       	rjmp	.+152    	; 0x329e <startTimer+0xb6>
		int hours = timeInSeconds / 3600;
    3206:	00 e1       	ldi	r16, 0x10	; 16
    3208:	1e e0       	ldi	r17, 0x0E	; 14
		int minutes = (timeInSeconds - hours * 3600) / 60;
    320a:	80 ef       	ldi	r24, 0xF0	; 240
    320c:	e8 2e       	mov	r14, r24
    320e:	81 ef       	ldi	r24, 0xF1	; 241
    3210:	f8 2e       	mov	r15, r24
    3212:	9c e3       	ldi	r25, 0x3C	; 60
    3214:	c9 2e       	mov	r12, r25
    3216:	d1 2c       	mov	r13, r1
		int seconds = timeInSeconds - hours * 3600 - minutes * 60;
    3218:	24 ec       	ldi	r18, 0xC4	; 196
    321a:	a2 2e       	mov	r10, r18
    321c:	2f ef       	ldi	r18, 0xFF	; 255
    321e:	b2 2e       	mov	r11, r18
}

// Den Timer starten
void startTimer(int timeInSeconds) {
	while (timeInSeconds > 0) {
		int hours = timeInSeconds / 3600;
    3220:	ce 01       	movw	r24, r28
    3222:	b8 01       	movw	r22, r16
    3224:	0e 94 75 1c 	call	0x38ea	; 0x38ea <__divmodhi4>
    3228:	9b 01       	movw	r18, r22
		int minutes = (timeInSeconds - hours * 3600) / 60;
    322a:	6e 9d       	mul	r22, r14
    322c:	f0 01       	movw	r30, r0
    322e:	6f 9d       	mul	r22, r15
    3230:	f0 0d       	add	r31, r0
    3232:	7e 9d       	mul	r23, r14
    3234:	f0 0d       	add	r31, r0
    3236:	11 24       	eor	r1, r1
    3238:	cf 01       	movw	r24, r30
    323a:	8c 0f       	add	r24, r28
    323c:	9d 1f       	adc	r25, r29
    323e:	b6 01       	movw	r22, r12
    3240:	0e 94 75 1c 	call	0x38ea	; 0x38ea <__divmodhi4>
		int seconds = timeInSeconds - hours * 3600 - minutes * 60;
    3244:	6a 9d       	mul	r22, r10
    3246:	a0 01       	movw	r20, r0
    3248:	6b 9d       	mul	r22, r11
    324a:	50 0d       	add	r21, r0
    324c:	7a 9d       	mul	r23, r10
    324e:	50 0d       	add	r21, r0
    3250:	11 24       	eor	r1, r1
    3252:	4e 0f       	add	r20, r30
    3254:	5f 1f       	adc	r21, r31
    3256:	4c 0f       	add	r20, r28
    3258:	5d 1f       	adc	r21, r29
		printTime(hours, minutes, seconds);
    325a:	c9 01       	movw	r24, r18
    325c:	0e 94 8d 18 	call	0x311a	; 0x311a <printTime>
		timeInSeconds--;
    3260:	21 97       	sbiw	r28, 0x01	; 1
    3262:	8f ef       	ldi	r24, 0xFF	; 255
    3264:	98 e0       	ldi	r25, 0x08	; 8
    3266:	ad e3       	ldi	r26, 0x3D	; 61
    3268:	81 50       	subi	r24, 0x01	; 1
    326a:	90 40       	sbci	r25, 0x00	; 0
    326c:	a0 40       	sbci	r26, 0x00	; 0
    326e:	e1 f7       	brne	.-8      	; 0x3268 <startTimer+0x80>
    3270:	00 c0       	rjmp	.+0      	; 0x3272 <startTimer+0x8a>
    3272:	00 00       	nop
	printTime(hours, minutes, seconds);
}

// Den Timer starten
void startTimer(int timeInSeconds) {
	while (timeInSeconds > 0) {
    3274:	20 97       	sbiw	r28, 0x00	; 0
    3276:	a1 f6       	brne	.-88     	; 0x3220 <startTimer+0x38>
		timeInSeconds--;
		_delay_ms(1000);
	}
	if (timeInSeconds == 0) {
		// Alarm ausloesen
		alarm();
    3278:	0e 94 bc 18 	call	0x3178	; 0x3178 <alarm>
		// Modus wieder auf "Stunden einstellen" setzen
		modus = 1;
    327c:	81 e0       	ldi	r24, 0x01	; 1
    327e:	90 e0       	ldi	r25, 0x00	; 0
    3280:	80 93 10 20 	sts	0x2010, r24
    3284:	90 93 11 20 	sts	0x2011, r25
	}
}
    3288:	df 91       	pop	r29
    328a:	cf 91       	pop	r28
    328c:	1f 91       	pop	r17
    328e:	0f 91       	pop	r16
    3290:	ff 90       	pop	r15
    3292:	ef 90       	pop	r14
    3294:	df 90       	pop	r13
    3296:	cf 90       	pop	r12
    3298:	bf 90       	pop	r11
    329a:	af 90       	pop	r10
    329c:	08 95       	ret
		int seconds = timeInSeconds - hours * 3600 - minutes * 60;
		printTime(hours, minutes, seconds);
		timeInSeconds--;
		_delay_ms(1000);
	}
	if (timeInSeconds == 0) {
    329e:	00 97       	sbiw	r24, 0x00	; 0
    32a0:	99 f7       	brne	.-26     	; 0x3288 <startTimer+0xa0>
    32a2:	ea cf       	rjmp	.-44     	; 0x3278 <startTimer+0x90>

000032a4 <toTimeInSeconds>:
		modus = 1;
	}
}

// Zeit in Sekunden umrechnen
int toTimeInSeconds(int hours, int minutes, int seconds) {
    32a4:	fb 01       	movw	r30, r22
    32a6:	ba 01       	movw	r22, r20
	int timeInSeconds = 3600 * hours + 60 * minutes + seconds;
    32a8:	20 e1       	ldi	r18, 0x10	; 16
    32aa:	3e e0       	ldi	r19, 0x0E	; 14
    32ac:	82 9f       	mul	r24, r18
    32ae:	a0 01       	movw	r20, r0
    32b0:	83 9f       	mul	r24, r19
    32b2:	50 0d       	add	r21, r0
    32b4:	92 9f       	mul	r25, r18
    32b6:	50 0d       	add	r21, r0
    32b8:	11 24       	eor	r1, r1
    32ba:	8c e3       	ldi	r24, 0x3C	; 60
    32bc:	90 e0       	ldi	r25, 0x00	; 0
    32be:	e8 9f       	mul	r30, r24
    32c0:	90 01       	movw	r18, r0
    32c2:	e9 9f       	mul	r30, r25
    32c4:	30 0d       	add	r19, r0
    32c6:	f8 9f       	mul	r31, r24
    32c8:	30 0d       	add	r19, r0
    32ca:	11 24       	eor	r1, r1
    32cc:	42 0f       	add	r20, r18
    32ce:	53 1f       	adc	r21, r19
    32d0:	46 0f       	add	r20, r22
    32d2:	57 1f       	adc	r21, r23
	return timeInSeconds;
}
    32d4:	ca 01       	movw	r24, r20
    32d6:	08 95       	ret

000032d8 <main>:

int main(void) {
	xplained_init();
    32d8:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <xplained_init>
		while (modus == 2) {
			// Blinken
			while (j < 3) {
				j++;
				st7036_goto(0, 3);
				st7036_putc((i == 0 ? ((minutes / 10) + '0') : ' '));
    32dc:	3a e0       	ldi	r19, 0x0A	; 10
    32de:	e3 2e       	mov	r14, r19
    32e0:	f1 2c       	mov	r15, r1
					minutes++;
					counter = 0;
				}
			} else if (counter < 0) {
				if (minutes == 0) {
					minutes = 59;
    32e2:	4b e3       	ldi	r20, 0x3B	; 59
    32e4:	c4 2e       	mov	r12, r20
    32e6:	d1 2c       	mov	r13, r1
	}
}

// Zeit in Sekunden umrechnen
int toTimeInSeconds(int hours, int minutes, int seconds) {
	int timeInSeconds = 3600 * hours + 60 * minutes + seconds;
    32e8:	50 e1       	ldi	r21, 0x10	; 16
    32ea:	a5 2e       	mov	r10, r21
    32ec:	5e e0       	ldi	r21, 0x0E	; 14
    32ee:	b5 2e       	mov	r11, r21
    32f0:	6c e3       	ldi	r22, 0x3C	; 60
    32f2:	86 2e       	mov	r8, r22
    32f4:	91 2c       	mov	r9, r1
int main(void) {
	xplained_init();
	while (1) {
		int i = 0;
		int j = 0;
		printTime(hours, minutes, seconds);
    32f6:	60 91 df 21 	lds	r22, 0x21DF
    32fa:	70 91 e0 21 	lds	r23, 0x21E0
    32fe:	40 91 dd 21 	lds	r20, 0x21DD
    3302:	50 91 de 21 	lds	r21, 0x21DE
    3306:	80 91 e1 21 	lds	r24, 0x21E1
    330a:	90 91 e2 21 	lds	r25, 0x21E2
    330e:	0e 94 8d 18 	call	0x311a	; 0x311a <printTime>

		// Modus 1 (Stunden einstellen)
		while (modus == 1) {
    3312:	80 91 10 20 	lds	r24, 0x2010
    3316:	90 91 11 20 	lds	r25, 0x2011
    331a:	00 e0       	ldi	r16, 0x00	; 0
    331c:	10 e0       	ldi	r17, 0x00	; 0
    331e:	81 30       	cpi	r24, 0x01	; 1
    3320:	91 05       	cpc	r25, r1
    3322:	09 f0       	breq	.+2      	; 0x3326 <main+0x4e>
    3324:	50 c0       	rjmp	.+160    	; 0x33c6 <main+0xee>
int toTimeInSeconds(int hours, int minutes, int seconds) {
	int timeInSeconds = 3600 * hours + 60 * minutes + seconds;
	return timeInSeconds;
}

int main(void) {
    3326:	c3 e0       	ldi	r28, 0x03	; 3
    3328:	d0 e0       	ldi	r29, 0x00	; 0
		// Modus 1 (Stunden einstellen)
		while (modus == 1) {
			// Blinken
			while (j < 3) {
				j++;
				st7036_goto(0, 0);
    332a:	80 e0       	ldi	r24, 0x00	; 0
    332c:	60 e0       	ldi	r22, 0x00	; 0
    332e:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? '0' : ' '));
    3332:	01 15       	cp	r16, r1
    3334:	11 05       	cpc	r17, r1
    3336:	09 f0       	breq	.+2      	; 0x333a <main+0x62>
    3338:	4a c1       	rjmp	.+660    	; 0x35ce <main+0x2f6>
    333a:	80 e3       	ldi	r24, 0x30	; 48
    333c:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				st7036_goto(0, 1);
    3340:	80 e0       	ldi	r24, 0x00	; 0
    3342:	61 e0       	ldi	r22, 0x01	; 1
    3344:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? (hours + '0') : ' '));
    3348:	80 91 e1 21 	lds	r24, 0x21E1
    334c:	80 5d       	subi	r24, 0xD0	; 208
    334e:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				i = (i + 1) % 2;
    3352:	0f 5f       	subi	r16, 0xFF	; 255
    3354:	1f 4f       	sbci	r17, 0xFF	; 255
    3356:	01 70       	andi	r16, 0x01	; 1
    3358:	10 70       	andi	r17, 0x00	; 0
    335a:	8f e7       	ldi	r24, 0x7F	; 127
    335c:	9f e4       	ldi	r25, 0x4F	; 79
    335e:	a2 e1       	ldi	r26, 0x12	; 18
    3360:	81 50       	subi	r24, 0x01	; 1
    3362:	90 40       	sbci	r25, 0x00	; 0
    3364:	a0 40       	sbci	r26, 0x00	; 0
    3366:	e1 f7       	brne	.-8      	; 0x3360 <main+0x88>
    3368:	00 c0       	rjmp	.+0      	; 0x336a <main+0x92>
    336a:	00 00       	nop
    336c:	21 97       	sbiw	r28, 0x01	; 1
		printTime(hours, minutes, seconds);

		// Modus 1 (Stunden einstellen)
		while (modus == 1) {
			// Blinken
			while (j < 3) {
    336e:	e9 f6       	brne	.-70     	; 0x332a <main+0x52>
				i = (i + 1) % 2;
				_delay_ms(300);
			}
			j = 0;

			if (counter > 0) {
    3370:	80 91 db 21 	lds	r24, 0x21DB
    3374:	90 91 dc 21 	lds	r25, 0x21DC
    3378:	18 16       	cp	r1, r24
    337a:	19 06       	cpc	r1, r25
    337c:	0c f0       	brlt	.+2      	; 0x3380 <main+0xa8>
    337e:	6b c1       	rjmp	.+726    	; 0x3656 <main+0x37e>
				if (hours == 3) {
    3380:	80 91 e1 21 	lds	r24, 0x21E1
    3384:	90 91 e2 21 	lds	r25, 0x21E2
    3388:	83 30       	cpi	r24, 0x03	; 3
    338a:	91 05       	cpc	r25, r1
    338c:	09 f4       	brne	.+2      	; 0x3390 <main+0xb8>
    338e:	84 c1       	rjmp	.+776    	; 0x3698 <main+0x3c0>
					hours = 0;
					counter = 0;
				} else {
					hours++;
    3390:	01 96       	adiw	r24, 0x01	; 1
    3392:	80 93 e1 21 	sts	0x21E1, r24
    3396:	90 93 e2 21 	sts	0x21E2, r25
					counter = 0;
    339a:	10 92 db 21 	sts	0x21DB, r1
    339e:	10 92 dc 21 	sts	0x21DC, r1
				} else {
					hours--;
					counter = 0;
				}
			}
			printTime(hours, minutes, seconds);
    33a2:	60 91 df 21 	lds	r22, 0x21DF
    33a6:	70 91 e0 21 	lds	r23, 0x21E0
    33aa:	40 91 dd 21 	lds	r20, 0x21DD
    33ae:	50 91 de 21 	lds	r21, 0x21DE
    33b2:	0e 94 8d 18 	call	0x311a	; 0x311a <printTime>
		int i = 0;
		int j = 0;
		printTime(hours, minutes, seconds);

		// Modus 1 (Stunden einstellen)
		while (modus == 1) {
    33b6:	80 91 10 20 	lds	r24, 0x2010
    33ba:	90 91 11 20 	lds	r25, 0x2011
    33be:	81 30       	cpi	r24, 0x01	; 1
    33c0:	91 05       	cpc	r25, r1
    33c2:	09 f4       	brne	.+2      	; 0x33c6 <main+0xee>
    33c4:	b0 cf       	rjmp	.-160    	; 0x3326 <main+0x4e>
			}
			printTime(hours, minutes, seconds);
		}

		// Modus 2 (Minuten einstellen)
		while (modus == 2) {
    33c6:	80 91 10 20 	lds	r24, 0x2010
    33ca:	90 91 11 20 	lds	r25, 0x2011
    33ce:	82 30       	cpi	r24, 0x02	; 2
    33d0:	91 05       	cpc	r25, r1
    33d2:	09 f0       	breq	.+2      	; 0x33d6 <main+0xfe>
    33d4:	5e c0       	rjmp	.+188    	; 0x3492 <main+0x1ba>
}

int main(void) {
	xplained_init();
	while (1) {
		int i = 0;
    33d6:	c3 e0       	ldi	r28, 0x03	; 3
    33d8:	d0 e0       	ldi	r29, 0x00	; 0
		// Modus 2 (Minuten einstellen)
		while (modus == 2) {
			// Blinken
			while (j < 3) {
				j++;
				st7036_goto(0, 3);
    33da:	80 e0       	ldi	r24, 0x00	; 0
    33dc:	63 e0       	ldi	r22, 0x03	; 3
    33de:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? ((minutes / 10) + '0') : ' '));
    33e2:	01 15       	cp	r16, r1
    33e4:	11 05       	cpc	r17, r1
    33e6:	09 f0       	breq	.+2      	; 0x33ea <main+0x112>
    33e8:	fb c0       	rjmp	.+502    	; 0x35e0 <main+0x308>
    33ea:	80 91 df 21 	lds	r24, 0x21DF
    33ee:	90 91 e0 21 	lds	r25, 0x21E0
    33f2:	b7 01       	movw	r22, r14
    33f4:	0e 94 75 1c 	call	0x38ea	; 0x38ea <__divmodhi4>
    33f8:	86 2f       	mov	r24, r22
    33fa:	80 5d       	subi	r24, 0xD0	; 208
    33fc:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				st7036_goto(0, 4);
    3400:	80 e0       	ldi	r24, 0x00	; 0
    3402:	64 e0       	ldi	r22, 0x04	; 4
    3404:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? ((minutes % 10) + '0') : ' '));
    3408:	80 91 df 21 	lds	r24, 0x21DF
    340c:	90 91 e0 21 	lds	r25, 0x21E0
    3410:	b7 01       	movw	r22, r14
    3412:	0e 94 75 1c 	call	0x38ea	; 0x38ea <__divmodhi4>
    3416:	80 5d       	subi	r24, 0xD0	; 208
    3418:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				i = (i + 1) % 2;
    341c:	0f 5f       	subi	r16, 0xFF	; 255
    341e:	1f 4f       	sbci	r17, 0xFF	; 255
    3420:	01 70       	andi	r16, 0x01	; 1
    3422:	10 70       	andi	r17, 0x00	; 0
    3424:	8f e7       	ldi	r24, 0x7F	; 127
    3426:	9f e4       	ldi	r25, 0x4F	; 79
    3428:	a2 e1       	ldi	r26, 0x12	; 18
    342a:	81 50       	subi	r24, 0x01	; 1
    342c:	90 40       	sbci	r25, 0x00	; 0
    342e:	a0 40       	sbci	r26, 0x00	; 0
    3430:	e1 f7       	brne	.-8      	; 0x342a <main+0x152>
    3432:	00 c0       	rjmp	.+0      	; 0x3434 <main+0x15c>
    3434:	00 00       	nop
    3436:	21 97       	sbiw	r28, 0x01	; 1
		}

		// Modus 2 (Minuten einstellen)
		while (modus == 2) {
			// Blinken
			while (j < 3) {
    3438:	81 f6       	brne	.-96     	; 0x33da <main+0x102>
				i = (i + 1) % 2;
				_delay_ms(300);
			}
			j = 0;

			if (counter > 0) {
    343a:	80 91 db 21 	lds	r24, 0x21DB
    343e:	90 91 dc 21 	lds	r25, 0x21DC
    3442:	18 16       	cp	r1, r24
    3444:	19 06       	cpc	r1, r25
    3446:	0c f0       	brlt	.+2      	; 0x344a <main+0x172>
    3448:	d4 c0       	rjmp	.+424    	; 0x35f2 <main+0x31a>
				if (minutes == 59) {
    344a:	60 91 df 21 	lds	r22, 0x21DF
    344e:	70 91 e0 21 	lds	r23, 0x21E0
    3452:	6b 33       	cpi	r22, 0x3B	; 59
    3454:	71 05       	cpc	r23, r1
    3456:	09 f4       	brne	.+2      	; 0x345a <main+0x182>
    3458:	09 c1       	rjmp	.+530    	; 0x366c <main+0x394>
					minutes = 0;
					counter = 0;
				} else {
					minutes++;
    345a:	6f 5f       	subi	r22, 0xFF	; 255
    345c:	7f 4f       	sbci	r23, 0xFF	; 255
    345e:	60 93 df 21 	sts	0x21DF, r22
    3462:	70 93 e0 21 	sts	0x21E0, r23
					counter = 0;
    3466:	10 92 db 21 	sts	0x21DB, r1
    346a:	10 92 dc 21 	sts	0x21DC, r1
				} else {
					minutes--;
					counter = 0;
				}
			}
			printTime(hours, minutes, seconds);
    346e:	40 91 dd 21 	lds	r20, 0x21DD
    3472:	50 91 de 21 	lds	r21, 0x21DE
    3476:	80 91 e1 21 	lds	r24, 0x21E1
    347a:	90 91 e2 21 	lds	r25, 0x21E2
    347e:	0e 94 8d 18 	call	0x311a	; 0x311a <printTime>
			}
			printTime(hours, minutes, seconds);
		}

		// Modus 2 (Minuten einstellen)
		while (modus == 2) {
    3482:	80 91 10 20 	lds	r24, 0x2010
    3486:	90 91 11 20 	lds	r25, 0x2011
    348a:	82 30       	cpi	r24, 0x02	; 2
    348c:	91 05       	cpc	r25, r1
    348e:	09 f4       	brne	.+2      	; 0x3492 <main+0x1ba>
    3490:	a2 cf       	rjmp	.-188    	; 0x33d6 <main+0xfe>
			}
			printTime(hours, minutes, seconds);
		}

		// Modus 3 (Sekunden einstellen)
		while (modus == 3) {
    3492:	80 91 10 20 	lds	r24, 0x2010
    3496:	90 91 11 20 	lds	r25, 0x2011
    349a:	83 30       	cpi	r24, 0x03	; 3
    349c:	91 05       	cpc	r25, r1
    349e:	09 f0       	breq	.+2      	; 0x34a2 <main+0x1ca>
    34a0:	5e c0       	rjmp	.+188    	; 0x355e <main+0x286>
			j = 0;

			if (counter > 0) {
				if (minutes == 59) {
					minutes = 0;
					counter = 0;
    34a2:	c3 e0       	ldi	r28, 0x03	; 3
    34a4:	d0 e0       	ldi	r29, 0x00	; 0
		// Modus 3 (Sekunden einstellen)
		while (modus == 3) {
			// Blinken
			while (j < 3) {
				j++;
				st7036_goto(0, 6);
    34a6:	80 e0       	ldi	r24, 0x00	; 0
    34a8:	66 e0       	ldi	r22, 0x06	; 6
    34aa:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? ((seconds / 10) + '0') : ' '));
    34ae:	01 15       	cp	r16, r1
    34b0:	11 05       	cpc	r17, r1
    34b2:	09 f0       	breq	.+2      	; 0x34b6 <main+0x1de>
    34b4:	83 c0       	rjmp	.+262    	; 0x35bc <main+0x2e4>
    34b6:	80 91 dd 21 	lds	r24, 0x21DD
    34ba:	90 91 de 21 	lds	r25, 0x21DE
    34be:	b7 01       	movw	r22, r14
    34c0:	0e 94 75 1c 	call	0x38ea	; 0x38ea <__divmodhi4>
    34c4:	86 2f       	mov	r24, r22
    34c6:	80 5d       	subi	r24, 0xD0	; 208
    34c8:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				st7036_goto(0, 7);
    34cc:	80 e0       	ldi	r24, 0x00	; 0
    34ce:	67 e0       	ldi	r22, 0x07	; 7
    34d0:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? ((seconds % 10) + '0') : ' '));
    34d4:	80 91 dd 21 	lds	r24, 0x21DD
    34d8:	90 91 de 21 	lds	r25, 0x21DE
    34dc:	b7 01       	movw	r22, r14
    34de:	0e 94 75 1c 	call	0x38ea	; 0x38ea <__divmodhi4>
    34e2:	80 5d       	subi	r24, 0xD0	; 208
    34e4:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				i = (i + 1) % 2;
    34e8:	0f 5f       	subi	r16, 0xFF	; 255
    34ea:	1f 4f       	sbci	r17, 0xFF	; 255
    34ec:	01 70       	andi	r16, 0x01	; 1
    34ee:	10 70       	andi	r17, 0x00	; 0
    34f0:	8f e7       	ldi	r24, 0x7F	; 127
    34f2:	9f e4       	ldi	r25, 0x4F	; 79
    34f4:	a2 e1       	ldi	r26, 0x12	; 18
    34f6:	81 50       	subi	r24, 0x01	; 1
    34f8:	90 40       	sbci	r25, 0x00	; 0
    34fa:	a0 40       	sbci	r26, 0x00	; 0
    34fc:	e1 f7       	brne	.-8      	; 0x34f6 <main+0x21e>
    34fe:	00 c0       	rjmp	.+0      	; 0x3500 <main+0x228>
    3500:	00 00       	nop
    3502:	21 97       	sbiw	r28, 0x01	; 1
		}

		// Modus 3 (Sekunden einstellen)
		while (modus == 3) {
			// Blinken
			while (j < 3) {
    3504:	81 f6       	brne	.-96     	; 0x34a6 <main+0x1ce>
				i = (i + 1) % 2;
				_delay_ms(300);
			}
			j = 0;

			if (counter > 0) {
    3506:	80 91 db 21 	lds	r24, 0x21DB
    350a:	90 91 dc 21 	lds	r25, 0x21DC
    350e:	18 16       	cp	r1, r24
    3510:	19 06       	cpc	r1, r25
    3512:	0c f0       	brlt	.+2      	; 0x3516 <main+0x23e>
    3514:	87 c0       	rjmp	.+270    	; 0x3624 <main+0x34c>
				if (seconds == 59) {
    3516:	40 91 dd 21 	lds	r20, 0x21DD
    351a:	50 91 de 21 	lds	r21, 0x21DE
    351e:	4b 33       	cpi	r20, 0x3B	; 59
    3520:	51 05       	cpc	r21, r1
    3522:	09 f4       	brne	.+2      	; 0x3526 <main+0x24e>
    3524:	ae c0       	rjmp	.+348    	; 0x3682 <main+0x3aa>
					seconds = 0;
					counter = 0;
				} else {
					seconds++;
    3526:	4f 5f       	subi	r20, 0xFF	; 255
    3528:	5f 4f       	sbci	r21, 0xFF	; 255
    352a:	40 93 dd 21 	sts	0x21DD, r20
    352e:	50 93 de 21 	sts	0x21DE, r21
					counter = 0;
    3532:	10 92 db 21 	sts	0x21DB, r1
    3536:	10 92 dc 21 	sts	0x21DC, r1
				} else {
					seconds--;
					counter = 0;
				}
			}
			printTime(hours, minutes, seconds);
    353a:	60 91 df 21 	lds	r22, 0x21DF
    353e:	70 91 e0 21 	lds	r23, 0x21E0
    3542:	80 91 e1 21 	lds	r24, 0x21E1
    3546:	90 91 e2 21 	lds	r25, 0x21E2
    354a:	0e 94 8d 18 	call	0x311a	; 0x311a <printTime>
			}
			printTime(hours, minutes, seconds);
		}

		// Modus 3 (Sekunden einstellen)
		while (modus == 3) {
    354e:	80 91 10 20 	lds	r24, 0x2010
    3552:	90 91 11 20 	lds	r25, 0x2011
    3556:	83 30       	cpi	r24, 0x03	; 3
    3558:	91 05       	cpc	r25, r1
    355a:	09 f4       	brne	.+2      	; 0x355e <main+0x286>
    355c:	a2 cf       	rjmp	.-188    	; 0x34a2 <main+0x1ca>
			}
			printTime(hours, minutes, seconds);
		}

		// Modus 0 (Timer starten)
		while (modus == 0) {
    355e:	80 91 10 20 	lds	r24, 0x2010
    3562:	90 91 11 20 	lds	r25, 0x2011
    3566:	00 97       	sbiw	r24, 0x00	; 0
    3568:	09 f0       	breq	.+2      	; 0x356c <main+0x294>
    356a:	c5 ce       	rjmp	.-630    	; 0x32f6 <main+0x1e>
	}
}

// Zeit in Sekunden umrechnen
int toTimeInSeconds(int hours, int minutes, int seconds) {
	int timeInSeconds = 3600 * hours + 60 * minutes + seconds;
    356c:	80 91 e1 21 	lds	r24, 0x21E1
    3570:	90 91 e2 21 	lds	r25, 0x21E2
    3574:	8a 9d       	mul	r24, r10
    3576:	a0 01       	movw	r20, r0
    3578:	8b 9d       	mul	r24, r11
    357a:	50 0d       	add	r21, r0
    357c:	9a 9d       	mul	r25, r10
    357e:	50 0d       	add	r21, r0
    3580:	11 24       	eor	r1, r1
    3582:	80 91 df 21 	lds	r24, 0x21DF
    3586:	90 91 e0 21 	lds	r25, 0x21E0
    358a:	88 9d       	mul	r24, r8
    358c:	90 01       	movw	r18, r0
    358e:	89 9d       	mul	r24, r9
    3590:	30 0d       	add	r19, r0
    3592:	98 9d       	mul	r25, r8
    3594:	30 0d       	add	r19, r0
    3596:	11 24       	eor	r1, r1
    3598:	42 0f       	add	r20, r18
    359a:	53 1f       	adc	r21, r19
    359c:	80 91 dd 21 	lds	r24, 0x21DD
    35a0:	90 91 de 21 	lds	r25, 0x21DE
			printTime(hours, minutes, seconds);
		}

		// Modus 0 (Timer starten)
		while (modus == 0) {
			startTimer(toTimeInSeconds(hours, minutes, seconds));
    35a4:	84 0f       	add	r24, r20
    35a6:	95 1f       	adc	r25, r21
    35a8:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <startTimer>
			}
			printTime(hours, minutes, seconds);
		}

		// Modus 0 (Timer starten)
		while (modus == 0) {
    35ac:	80 91 10 20 	lds	r24, 0x2010
    35b0:	90 91 11 20 	lds	r25, 0x2011
    35b4:	00 97       	sbiw	r24, 0x00	; 0
    35b6:	09 f0       	breq	.+2      	; 0x35ba <main+0x2e2>
    35b8:	9e ce       	rjmp	.-708    	; 0x32f6 <main+0x1e>
    35ba:	d8 cf       	rjmp	.-80     	; 0x356c <main+0x294>
		while (modus == 3) {
			// Blinken
			while (j < 3) {
				j++;
				st7036_goto(0, 6);
				st7036_putc((i == 0 ? ((seconds / 10) + '0') : ' '));
    35bc:	80 e2       	ldi	r24, 0x20	; 32
    35be:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				st7036_goto(0, 7);
    35c2:	80 e0       	ldi	r24, 0x00	; 0
    35c4:	67 e0       	ldi	r22, 0x07	; 7
    35c6:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? ((seconds % 10) + '0') : ' '));
    35ca:	80 e2       	ldi	r24, 0x20	; 32
    35cc:	8b cf       	rjmp	.-234    	; 0x34e4 <main+0x20c>
		while (modus == 1) {
			// Blinken
			while (j < 3) {
				j++;
				st7036_goto(0, 0);
				st7036_putc((i == 0 ? '0' : ' '));
    35ce:	80 e2       	ldi	r24, 0x20	; 32
    35d0:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				st7036_goto(0, 1);
    35d4:	80 e0       	ldi	r24, 0x00	; 0
    35d6:	61 e0       	ldi	r22, 0x01	; 1
    35d8:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? (hours + '0') : ' '));
    35dc:	80 e2       	ldi	r24, 0x20	; 32
    35de:	b7 ce       	rjmp	.-658    	; 0x334e <main+0x76>
		while (modus == 2) {
			// Blinken
			while (j < 3) {
				j++;
				st7036_goto(0, 3);
				st7036_putc((i == 0 ? ((minutes / 10) + '0') : ' '));
    35e0:	80 e2       	ldi	r24, 0x20	; 32
    35e2:	0e 94 55 02 	call	0x4aa	; 0x4aa <st7036_putc>
				st7036_goto(0, 4);
    35e6:	80 e0       	ldi	r24, 0x00	; 0
    35e8:	64 e0       	ldi	r22, 0x04	; 4
    35ea:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <st7036_goto>
				st7036_putc((i == 0 ? ((minutes % 10) + '0') : ' '));
    35ee:	80 e2       	ldi	r24, 0x20	; 32
    35f0:	13 cf       	rjmp	.-474    	; 0x3418 <main+0x140>
					counter = 0;
				} else {
					minutes++;
					counter = 0;
				}
			} else if (counter < 0) {
    35f2:	80 91 db 21 	lds	r24, 0x21DB
    35f6:	90 91 dc 21 	lds	r25, 0x21DC
				if (minutes == 0) {
    35fa:	60 91 df 21 	lds	r22, 0x21DF
    35fe:	70 91 e0 21 	lds	r23, 0x21E0
					counter = 0;
				} else {
					minutes++;
					counter = 0;
				}
			} else if (counter < 0) {
    3602:	97 ff       	sbrs	r25, 7
    3604:	34 cf       	rjmp	.-408    	; 0x346e <main+0x196>
				if (minutes == 0) {
    3606:	61 15       	cp	r22, r1
    3608:	71 05       	cpc	r23, r1
    360a:	09 f0       	breq	.+2      	; 0x360e <main+0x336>
    360c:	6c c0       	rjmp	.+216    	; 0x36e6 <main+0x40e>
					minutes = 59;
    360e:	c0 92 df 21 	sts	0x21DF, r12
    3612:	d0 92 e0 21 	sts	0x21E0, r13
					counter = 0;
    3616:	10 92 db 21 	sts	0x21DB, r1
    361a:	10 92 dc 21 	sts	0x21DC, r1
    361e:	6b e3       	ldi	r22, 0x3B	; 59
    3620:	70 e0       	ldi	r23, 0x00	; 0
    3622:	25 cf       	rjmp	.-438    	; 0x346e <main+0x196>
					counter = 0;
				} else {
					seconds++;
					counter = 0;
				}
			} else if (counter < 0) {
    3624:	80 91 db 21 	lds	r24, 0x21DB
    3628:	90 91 dc 21 	lds	r25, 0x21DC
				if (seconds == 0) {
    362c:	40 91 dd 21 	lds	r20, 0x21DD
    3630:	50 91 de 21 	lds	r21, 0x21DE
					counter = 0;
				} else {
					seconds++;
					counter = 0;
				}
			} else if (counter < 0) {
    3634:	97 ff       	sbrs	r25, 7
    3636:	81 cf       	rjmp	.-254    	; 0x353a <main+0x262>
				if (seconds == 0) {
    3638:	41 15       	cp	r20, r1
    363a:	51 05       	cpc	r21, r1
    363c:	09 f0       	breq	.+2      	; 0x3640 <main+0x368>
    363e:	48 c0       	rjmp	.+144    	; 0x36d0 <main+0x3f8>
					seconds = 59;
    3640:	c0 92 dd 21 	sts	0x21DD, r12
    3644:	d0 92 de 21 	sts	0x21DE, r13
					counter = 0;
    3648:	10 92 db 21 	sts	0x21DB, r1
    364c:	10 92 dc 21 	sts	0x21DC, r1
    3650:	4b e3       	ldi	r20, 0x3B	; 59
    3652:	50 e0       	ldi	r21, 0x00	; 0
    3654:	72 cf       	rjmp	.-284    	; 0x353a <main+0x262>
					counter = 0;
				} else {
					hours++;
					counter = 0;
				}
			} else if (counter < 0) {
    3656:	80 91 db 21 	lds	r24, 0x21DB
    365a:	90 91 dc 21 	lds	r25, 0x21DC
    365e:	97 fd       	sbrc	r25, 7
    3660:	26 c0       	rjmp	.+76     	; 0x36ae <main+0x3d6>
    3662:	80 91 e1 21 	lds	r24, 0x21E1
    3666:	90 91 e2 21 	lds	r25, 0x21E2
    366a:	9b ce       	rjmp	.-714    	; 0x33a2 <main+0xca>
			}
			j = 0;

			if (counter > 0) {
				if (minutes == 59) {
					minutes = 0;
    366c:	10 92 df 21 	sts	0x21DF, r1
    3670:	10 92 e0 21 	sts	0x21E0, r1
					counter = 0;
    3674:	10 92 db 21 	sts	0x21DB, r1
    3678:	10 92 dc 21 	sts	0x21DC, r1
    367c:	60 e0       	ldi	r22, 0x00	; 0
    367e:	70 e0       	ldi	r23, 0x00	; 0
    3680:	f6 ce       	rjmp	.-532    	; 0x346e <main+0x196>
			}
			j = 0;

			if (counter > 0) {
				if (seconds == 59) {
					seconds = 0;
    3682:	10 92 dd 21 	sts	0x21DD, r1
    3686:	10 92 de 21 	sts	0x21DE, r1
					counter = 0;
    368a:	10 92 db 21 	sts	0x21DB, r1
    368e:	10 92 dc 21 	sts	0x21DC, r1
    3692:	40 e0       	ldi	r20, 0x00	; 0
    3694:	50 e0       	ldi	r21, 0x00	; 0
    3696:	51 cf       	rjmp	.-350    	; 0x353a <main+0x262>
			}
			j = 0;

			if (counter > 0) {
				if (hours == 3) {
					hours = 0;
    3698:	10 92 e1 21 	sts	0x21E1, r1
    369c:	10 92 e2 21 	sts	0x21E2, r1
					counter = 0;
    36a0:	10 92 db 21 	sts	0x21DB, r1
    36a4:	10 92 dc 21 	sts	0x21DC, r1
    36a8:	80 e0       	ldi	r24, 0x00	; 0
    36aa:	90 e0       	ldi	r25, 0x00	; 0
    36ac:	7a ce       	rjmp	.-780    	; 0x33a2 <main+0xca>
				} else {
					hours++;
					counter = 0;
				}
			} else if (counter < 0) {
				if (hours == 0) {
    36ae:	80 91 e1 21 	lds	r24, 0x21E1
    36b2:	90 91 e2 21 	lds	r25, 0x21E2
    36b6:	00 97       	sbiw	r24, 0x00	; 0
    36b8:	09 f5       	brne	.+66     	; 0x36fc <main+0x424>
					hours = 3;
    36ba:	83 e0       	ldi	r24, 0x03	; 3
    36bc:	90 e0       	ldi	r25, 0x00	; 0
    36be:	80 93 e1 21 	sts	0x21E1, r24
    36c2:	90 93 e2 21 	sts	0x21E2, r25
					counter = 0;
    36c6:	10 92 db 21 	sts	0x21DB, r1
    36ca:	10 92 dc 21 	sts	0x21DC, r1
    36ce:	69 ce       	rjmp	.-814    	; 0x33a2 <main+0xca>
			} else if (counter < 0) {
				if (seconds == 0) {
					seconds = 59;
					counter = 0;
				} else {
					seconds--;
    36d0:	41 50       	subi	r20, 0x01	; 1
    36d2:	50 40       	sbci	r21, 0x00	; 0
    36d4:	40 93 dd 21 	sts	0x21DD, r20
    36d8:	50 93 de 21 	sts	0x21DE, r21
					counter = 0;
    36dc:	10 92 db 21 	sts	0x21DB, r1
    36e0:	10 92 dc 21 	sts	0x21DC, r1
    36e4:	2a cf       	rjmp	.-428    	; 0x353a <main+0x262>
			} else if (counter < 0) {
				if (minutes == 0) {
					minutes = 59;
					counter = 0;
				} else {
					minutes--;
    36e6:	61 50       	subi	r22, 0x01	; 1
    36e8:	70 40       	sbci	r23, 0x00	; 0
    36ea:	60 93 df 21 	sts	0x21DF, r22
    36ee:	70 93 e0 21 	sts	0x21E0, r23
					counter = 0;
    36f2:	10 92 db 21 	sts	0x21DB, r1
    36f6:	10 92 dc 21 	sts	0x21DC, r1
    36fa:	b9 ce       	rjmp	.-654    	; 0x346e <main+0x196>
			} else if (counter < 0) {
				if (hours == 0) {
					hours = 3;
					counter = 0;
				} else {
					hours--;
    36fc:	01 97       	sbiw	r24, 0x01	; 1
    36fe:	80 93 e1 21 	sts	0x21E1, r24
    3702:	90 93 e2 21 	sts	0x21E2, r25
					counter = 0;
    3706:	10 92 db 21 	sts	0x21DB, r1
    370a:	10 92 dc 21 	sts	0x21DC, r1
    370e:	49 ce       	rjmp	.-878    	; 0x33a2 <main+0xca>

00003710 <__vector_65>:
	}
	return 0;
}

// Code fuer PORT-D Interrupt 1
ISR(PORTD_INT1_vect) {
    3710:	1f 92       	push	r1
    3712:	0f 92       	push	r0
    3714:	0f b6       	in	r0, 0x3f	; 63
    3716:	0f 92       	push	r0
    3718:	08 b6       	in	r0, 0x38	; 56
    371a:	0f 92       	push	r0
    371c:	11 24       	eor	r1, r1
    371e:	8f 93       	push	r24
    3720:	9f 93       	push	r25
	// sw2
	if ((PORTD.IN & 0x04) == 0) {
    3722:	80 91 68 06 	lds	r24, 0x0668
    3726:	82 ff       	sbrs	r24, 2
    3728:	2b c0       	rjmp	.+86     	; 0x3780 <__vector_65+0x70>
		// Inkrementiert den jeweiligen Wert fuer Stunden, Minuten und Sekunden
		counter++;

		// sw3
	} else if ((PORTD.IN & 0x08) == 0) {
    372a:	80 91 68 06 	lds	r24, 0x0668
    372e:	83 ff       	sbrs	r24, 3
    3730:	15 c0       	rjmp	.+42     	; 0x375c <__vector_65+0x4c>
		// Dekrementiert den jeweiligen Wert fuer Stunden, Minuten und Sekunden
		counter--;

		// sw4
	} else if ((PORTD.IN & 0x10) == 0) {
    3732:	80 91 68 06 	lds	r24, 0x0668
    3736:	84 fd       	sbrc	r24, 4
    3738:	2d c0       	rjmp	.+90     	; 0x3794 <__vector_65+0x84>
		// Schaltet die Modi durch
		if (modus == 3) {
    373a:	80 91 10 20 	lds	r24, 0x2010
    373e:	90 91 11 20 	lds	r25, 0x2011
    3742:	83 30       	cpi	r24, 0x03	; 3
    3744:	91 05       	cpc	r25, r1
    3746:	79 f1       	breq	.+94     	; 0x37a6 <__vector_65+0x96>
			modus = 1;
		} else {
			modus++;
    3748:	80 91 10 20 	lds	r24, 0x2010
    374c:	90 91 11 20 	lds	r25, 0x2011
    3750:	01 96       	adiw	r24, 0x01	; 1
    3752:	80 93 10 20 	sts	0x2010, r24
    3756:	90 93 11 20 	sts	0x2011, r25
    375a:	09 c0       	rjmp	.+18     	; 0x376e <__vector_65+0x5e>
		counter++;

		// sw3
	} else if ((PORTD.IN & 0x08) == 0) {
		// Dekrementiert den jeweiligen Wert fuer Stunden, Minuten und Sekunden
		counter--;
    375c:	80 91 db 21 	lds	r24, 0x21DB
    3760:	90 91 dc 21 	lds	r25, 0x21DC
    3764:	01 97       	sbiw	r24, 0x01	; 1
    3766:	80 93 db 21 	sts	0x21DB, r24
    376a:	90 93 dc 21 	sts	0x21DC, r25
		// sw5
	} else if ((PORTD.IN & 0x20) == 0) {
		// Schaltet in Modus 0 (Timer starten)
		modus = 0;
	}
}
    376e:	9f 91       	pop	r25
    3770:	8f 91       	pop	r24
    3772:	0f 90       	pop	r0
    3774:	08 be       	out	0x38, r0	; 56
    3776:	0f 90       	pop	r0
    3778:	0f be       	out	0x3f, r0	; 63
    377a:	0f 90       	pop	r0
    377c:	1f 90       	pop	r1
    377e:	18 95       	reti
// Code fuer PORT-D Interrupt 1
ISR(PORTD_INT1_vect) {
	// sw2
	if ((PORTD.IN & 0x04) == 0) {
		// Inkrementiert den jeweiligen Wert fuer Stunden, Minuten und Sekunden
		counter++;
    3780:	80 91 db 21 	lds	r24, 0x21DB
    3784:	90 91 dc 21 	lds	r25, 0x21DC
    3788:	01 96       	adiw	r24, 0x01	; 1
    378a:	80 93 db 21 	sts	0x21DB, r24
    378e:	90 93 dc 21 	sts	0x21DC, r25
    3792:	ed cf       	rjmp	.-38     	; 0x376e <__vector_65+0x5e>
		} else {
			modus++;
		}

		// sw5
	} else if ((PORTD.IN & 0x20) == 0) {
    3794:	80 91 68 06 	lds	r24, 0x0668
    3798:	85 fd       	sbrc	r24, 5
    379a:	e9 cf       	rjmp	.-46     	; 0x376e <__vector_65+0x5e>
		// Schaltet in Modus 0 (Timer starten)
		modus = 0;
    379c:	10 92 10 20 	sts	0x2010, r1
    37a0:	10 92 11 20 	sts	0x2011, r1
    37a4:	e4 cf       	rjmp	.-56     	; 0x376e <__vector_65+0x5e>

		// sw4
	} else if ((PORTD.IN & 0x10) == 0) {
		// Schaltet die Modi durch
		if (modus == 3) {
			modus = 1;
    37a6:	81 e0       	ldi	r24, 0x01	; 1
    37a8:	90 e0       	ldi	r25, 0x00	; 0
    37aa:	80 93 10 20 	sts	0x2010, r24
    37ae:	90 93 11 20 	sts	0x2011, r25
    37b2:	dd cf       	rjmp	.-70     	; 0x376e <__vector_65+0x5e>

000037b4 <__vector_14>:
		modus = 0;
	}
}

// Code fuer PORT-C Timer/Counter 0 Overflow
ISR(TCC0_OVF_vect) {
    37b4:	1f 92       	push	r1
    37b6:	0f 92       	push	r0
    37b8:	0f b6       	in	r0, 0x3f	; 63
    37ba:	0f 92       	push	r0
    37bc:	08 b6       	in	r0, 0x38	; 56
    37be:	0f 92       	push	r0
    37c0:	11 24       	eor	r1, r1

}
    37c2:	0f 90       	pop	r0
    37c4:	08 be       	out	0x38, r0	; 56
    37c6:	0f 90       	pop	r0
    37c8:	0f be       	out	0x3f, r0	; 63
    37ca:	0f 90       	pop	r0
    37cc:	1f 90       	pop	r1
    37ce:	18 95       	reti

000037d0 <__vector_20>:

// Code fuer PORT-C Timer/Counter 1 Overflow
ISR(TCC1_OVF_vect) {
    37d0:	1f 92       	push	r1
    37d2:	0f 92       	push	r0
    37d4:	0f b6       	in	r0, 0x3f	; 63
    37d6:	0f 92       	push	r0
    37d8:	08 b6       	in	r0, 0x38	; 56
    37da:	0f 92       	push	r0
    37dc:	11 24       	eor	r1, r1

}
    37de:	0f 90       	pop	r0
    37e0:	08 be       	out	0x38, r0	; 56
    37e2:	0f 90       	pop	r0
    37e4:	0f be       	out	0x3f, r0	; 63
    37e6:	0f 90       	pop	r0
    37e8:	1f 90       	pop	r1
    37ea:	18 95       	reti

000037ec <xplained_init>:
 *      Author: Administrator
 */

#include "rsbs_xplained.h"

void xplained_init(void){
    37ec:	ef 92       	push	r14
    37ee:	ff 92       	push	r15
    37f0:	0f 93       	push	r16
    37f2:	1f 93       	push	r17
	board_init();
    37f4:	0e 94 b5 17 	call	0x2f6a	; 0x2f6a <board_init>
	mcu_wait_us(10);
    37f8:	8a e0       	ldi	r24, 0x0A	; 10
    37fa:	90 e0       	ldi	r25, 0x00	; 0
    37fc:	0e 94 9a 17 	call	0x2f34	; 0x2f34 <mcu_wait_us>
	mcu_io_set(PIN_EXTERNAL, 1);
    3800:	80 ee       	ldi	r24, 0xE0	; 224
    3802:	61 e0       	ldi	r22, 0x01	; 1
    3804:	0e 94 11 09 	call	0x1222	; 0x1222 <mcu_io_set>
	mcu_enable_interrupt();
    3808:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_enable_interrupt>
	mcu_wait_ms(700);	// Wenn man nicht lange genug wartet startet das Display nicht richtig
    380c:	8c eb       	ldi	r24, 0xBC	; 188
    380e:	92 e0       	ldi	r25, 0x02	; 2
    3810:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <mcu_wait_ms>

	st7036_init(ST7036_DISPLAY_3x16, PF_4, PF_3, MCU_SPI_NUM_F, SPI5Mbit);
    3814:	80 e1       	ldi	r24, 0x10	; 16
    3816:	93 e0       	ldi	r25, 0x03	; 3
    3818:	64 e5       	ldi	r22, 0x54	; 84
    381a:	43 e5       	ldi	r20, 0x53	; 83
    381c:	23 e0       	ldi	r18, 0x03	; 3
    381e:	30 e4       	ldi	r19, 0x40	; 64
    3820:	e3 2e       	mov	r14, r19
    3822:	3b e4       	ldi	r19, 0x4B	; 75
    3824:	f3 2e       	mov	r15, r19
    3826:	3c e4       	ldi	r19, 0x4C	; 76
    3828:	03 2f       	mov	r16, r19
    382a:	11 2d       	mov	r17, r1
    382c:	0e 94 c3 01 	call	0x386	; 0x386 <st7036_init>


	/* Der nachfolgende Code aktiviert die Interrupts von PORT-D (sw2-sw7) sowie der
	 * Opverflow-Signale von Timer/Counter 0 und 1 von Port-C.
	 */
	PORTD.INT1MASK |=
    3830:	e0 e6       	ldi	r30, 0x60	; 96
    3832:	f6 e0       	ldi	r31, 0x06	; 6
    3834:	83 85       	ldd	r24, Z+11	; 0x0b
    3836:	8c 6f       	ori	r24, 0xFC	; 252
    3838:	83 87       	std	Z+11, r24	; 0x0b
					0xFC;

	PORTD.PIN2CTRL =
    383a:	88 e9       	ldi	r24, 0x98	; 152
    383c:	82 8b       	std	Z+18, r24	; 0x12
			1<<7|//Enable slew rate control//
			0<<6|
			0x03<<3|//Pull up//
			0x0<<0;
	PORTD.PIN3CTRL =
    383e:	83 8b       	std	Z+19, r24	; 0x13
				1<<7|//Enable slew rate control//
				0<<6|
				0x03<<3|//Pull up//
				0x0<<0;
	PORTD.PIN4CTRL =
    3840:	84 8b       	std	Z+20, r24	; 0x14
				1<<7|//Enable slew rate control//
				0<<6|
				0x03<<3|//Pull up//
				0x0<<0;
	PORTD.PIN5CTRL =
    3842:	85 8b       	std	Z+21, r24	; 0x15
				1<<7|//Enable slew rate control//
				0<<6|
				0x03<<3|//Pull up//
				0x0<<0;
	PORTD.PIN6CTRL =
    3844:	86 8b       	std	Z+22, r24	; 0x16
				1<<7|//Enable slew rate control//
				0<<6|
				0x03<<3|//Pull up//
				0x0<<0;
	PORTD.PIN7CTRL =
    3846:	87 8b       	std	Z+23, r24	; 0x17
				1<<7|//Enable slew rate control//
				0<<6|
				0x03<<3|//Pull up//
				0x0<<0;
	//TimerInterrupt 0
	TCC0.PER = 10000;
    3848:	e0 e0       	ldi	r30, 0x00	; 0
    384a:	f8 e0       	ldi	r31, 0x08	; 8
    384c:	80 e1       	ldi	r24, 0x10	; 16
    384e:	97 e2       	ldi	r25, 0x27	; 39
    3850:	86 a3       	lds	r24, 0x56
    3852:	97 a3       	lds	r25, 0x57
	TCC0.CTRLA = 0x07;
    3854:	37 e0       	ldi	r19, 0x07	; 7
    3856:	30 83       	st	Z, r19
	TCC0.INTCTRLA = ( TCC0.INTCTRLA & ~TC0_OVFINTLVL_gm ) |
    3858:	26 81       	ldd	r18, Z+6	; 0x06
    385a:	2c 7f       	andi	r18, 0xFC	; 252
    385c:	22 60       	ori	r18, 0x02	; 2
    385e:	26 83       	std	Z+6, r18	; 0x06
		              TC_OVFINTLVL_MED_gc;
	//TimerInterrupt 1
	TCC1.PER = 10000;
    3860:	a0 e4       	ldi	r26, 0x40	; 64
    3862:	b8 e0       	ldi	r27, 0x08	; 8
    3864:	96 96       	adiw	r26, 0x26	; 38
    3866:	8d 93       	st	X+, r24
    3868:	9c 93       	st	X, r25
    386a:	97 97       	sbiw	r26, 0x27	; 39
	TCC1.CTRLA = 0x07;
    386c:	3c 93       	st	X, r19
	TCC1.INTCTRLA = ( TCC0.INTCTRLA & ~TC0_OVFINTLVL_gm ) |
    386e:	86 81       	ldd	r24, Z+6	; 0x06
    3870:	8c 7f       	andi	r24, 0xFC	; 252
    3872:	82 60       	ori	r24, 0x02	; 2
    3874:	16 96       	adiw	r26, 0x06	; 6
    3876:	8c 93       	st	X, r24
    3878:	16 97       	sbiw	r26, 0x06	; 6
		              TC_OVFINTLVL_MED_gc;
}
    387a:	1f 91       	pop	r17
    387c:	0f 91       	pop	r16
    387e:	ff 90       	pop	r15
    3880:	ef 90       	pop	r14
    3882:	08 95       	ret

00003884 <__mulsi3>:
    3884:	62 9f       	mul	r22, r18
    3886:	d0 01       	movw	r26, r0
    3888:	73 9f       	mul	r23, r19
    388a:	f0 01       	movw	r30, r0
    388c:	82 9f       	mul	r24, r18
    388e:	e0 0d       	add	r30, r0
    3890:	f1 1d       	adc	r31, r1
    3892:	64 9f       	mul	r22, r20
    3894:	e0 0d       	add	r30, r0
    3896:	f1 1d       	adc	r31, r1
    3898:	92 9f       	mul	r25, r18
    389a:	f0 0d       	add	r31, r0
    389c:	83 9f       	mul	r24, r19
    389e:	f0 0d       	add	r31, r0
    38a0:	74 9f       	mul	r23, r20
    38a2:	f0 0d       	add	r31, r0
    38a4:	65 9f       	mul	r22, r21
    38a6:	f0 0d       	add	r31, r0
    38a8:	99 27       	eor	r25, r25
    38aa:	72 9f       	mul	r23, r18
    38ac:	b0 0d       	add	r27, r0
    38ae:	e1 1d       	adc	r30, r1
    38b0:	f9 1f       	adc	r31, r25
    38b2:	63 9f       	mul	r22, r19
    38b4:	b0 0d       	add	r27, r0
    38b6:	e1 1d       	adc	r30, r1
    38b8:	f9 1f       	adc	r31, r25
    38ba:	bd 01       	movw	r22, r26
    38bc:	cf 01       	movw	r24, r30
    38be:	11 24       	eor	r1, r1
    38c0:	08 95       	ret

000038c2 <__udivmodhi4>:
    38c2:	aa 1b       	sub	r26, r26
    38c4:	bb 1b       	sub	r27, r27
    38c6:	51 e1       	ldi	r21, 0x11	; 17
    38c8:	07 c0       	rjmp	.+14     	; 0x38d8 <__udivmodhi4_ep>

000038ca <__udivmodhi4_loop>:
    38ca:	aa 1f       	adc	r26, r26
    38cc:	bb 1f       	adc	r27, r27
    38ce:	a6 17       	cp	r26, r22
    38d0:	b7 07       	cpc	r27, r23
    38d2:	10 f0       	brcs	.+4      	; 0x38d8 <__udivmodhi4_ep>
    38d4:	a6 1b       	sub	r26, r22
    38d6:	b7 0b       	sbc	r27, r23

000038d8 <__udivmodhi4_ep>:
    38d8:	88 1f       	adc	r24, r24
    38da:	99 1f       	adc	r25, r25
    38dc:	5a 95       	dec	r21
    38de:	a9 f7       	brne	.-22     	; 0x38ca <__udivmodhi4_loop>
    38e0:	80 95       	com	r24
    38e2:	90 95       	com	r25
    38e4:	bc 01       	movw	r22, r24
    38e6:	cd 01       	movw	r24, r26
    38e8:	08 95       	ret

000038ea <__divmodhi4>:
    38ea:	97 fb       	bst	r25, 7
    38ec:	09 2e       	mov	r0, r25
    38ee:	07 26       	eor	r0, r23
    38f0:	0a d0       	rcall	.+20     	; 0x3906 <__divmodhi4_neg1>
    38f2:	77 fd       	sbrc	r23, 7
    38f4:	04 d0       	rcall	.+8      	; 0x38fe <__divmodhi4_neg2>
    38f6:	e5 df       	rcall	.-54     	; 0x38c2 <__udivmodhi4>
    38f8:	06 d0       	rcall	.+12     	; 0x3906 <__divmodhi4_neg1>
    38fa:	00 20       	and	r0, r0
    38fc:	1a f4       	brpl	.+6      	; 0x3904 <__divmodhi4_exit>

000038fe <__divmodhi4_neg2>:
    38fe:	70 95       	com	r23
    3900:	61 95       	neg	r22
    3902:	7f 4f       	sbci	r23, 0xFF	; 255

00003904 <__divmodhi4_exit>:
    3904:	08 95       	ret

00003906 <__divmodhi4_neg1>:
    3906:	f6 f7       	brtc	.-4      	; 0x3904 <__divmodhi4_exit>
    3908:	90 95       	com	r25
    390a:	81 95       	neg	r24
    390c:	9f 4f       	sbci	r25, 0xFF	; 255
    390e:	08 95       	ret

00003910 <__udivmodsi4>:
    3910:	a1 e2       	ldi	r26, 0x21	; 33
    3912:	1a 2e       	mov	r1, r26
    3914:	aa 1b       	sub	r26, r26
    3916:	bb 1b       	sub	r27, r27
    3918:	fd 01       	movw	r30, r26
    391a:	0d c0       	rjmp	.+26     	; 0x3936 <__udivmodsi4_ep>

0000391c <__udivmodsi4_loop>:
    391c:	aa 1f       	adc	r26, r26
    391e:	bb 1f       	adc	r27, r27
    3920:	ee 1f       	adc	r30, r30
    3922:	ff 1f       	adc	r31, r31
    3924:	a2 17       	cp	r26, r18
    3926:	b3 07       	cpc	r27, r19
    3928:	e4 07       	cpc	r30, r20
    392a:	f5 07       	cpc	r31, r21
    392c:	20 f0       	brcs	.+8      	; 0x3936 <__udivmodsi4_ep>
    392e:	a2 1b       	sub	r26, r18
    3930:	b3 0b       	sbc	r27, r19
    3932:	e4 0b       	sbc	r30, r20
    3934:	f5 0b       	sbc	r31, r21

00003936 <__udivmodsi4_ep>:
    3936:	66 1f       	adc	r22, r22
    3938:	77 1f       	adc	r23, r23
    393a:	88 1f       	adc	r24, r24
    393c:	99 1f       	adc	r25, r25
    393e:	1a 94       	dec	r1
    3940:	69 f7       	brne	.-38     	; 0x391c <__udivmodsi4_loop>
    3942:	60 95       	com	r22
    3944:	70 95       	com	r23
    3946:	80 95       	com	r24
    3948:	90 95       	com	r25
    394a:	9b 01       	movw	r18, r22
    394c:	ac 01       	movw	r20, r24
    394e:	bd 01       	movw	r22, r26
    3950:	cf 01       	movw	r24, r30
    3952:	08 95       	ret

00003954 <memcpy>:
    3954:	fb 01       	movw	r30, r22
    3956:	dc 01       	movw	r26, r24
    3958:	02 c0       	rjmp	.+4      	; 0x395e <memcpy+0xa>
    395a:	01 90       	ld	r0, Z+
    395c:	0d 92       	st	X+, r0
    395e:	41 50       	subi	r20, 0x01	; 1
    3960:	50 40       	sbci	r21, 0x00	; 0
    3962:	d8 f7       	brcc	.-10     	; 0x395a <memcpy+0x6>
    3964:	08 95       	ret

00003966 <memset>:
    3966:	dc 01       	movw	r26, r24
    3968:	01 c0       	rjmp	.+2      	; 0x396c <memset+0x6>
    396a:	6d 93       	st	X+, r22
    396c:	41 50       	subi	r20, 0x01	; 1
    396e:	50 40       	sbci	r21, 0x00	; 0
    3970:	e0 f7       	brcc	.-8      	; 0x396a <memset+0x4>
    3972:	08 95       	ret

00003974 <_exit>:
    3974:	f8 94       	cli

00003976 <__stop_program>:
    3976:	ff cf       	rjmp	.-2      	; 0x3976 <__stop_program>
