{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427714341082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427714341082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 19:19:00 2015 " "Processing started: Mon Mar 30 19:19:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427714341082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427714341082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uarter -c uarter " "Command: quartus_map --read_settings_files=on --write_settings_files=off uarter -c uarter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427714341083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427714341850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uarter-Behavioral " "Found design unit 1: uarter-Behavioral" {  } { { "t.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/t.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342885 ""} { "Info" "ISGN_ENTITY_NAME" "1 uarter " "Found entity 1: uarter" {  } { { "t.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/t.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uarter_r-Behavioral " "Found design unit 1: uarter_r-Behavioral" {  } { { "r.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/r.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342889 ""} { "Info" "ISGN_ENTITY_NAME" "1 uarter_r " "Found entity 1: uarter_r" {  } { { "r.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/r.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fre-Behavioral " "Found design unit 1: fre-Behavioral" {  } { { "fp.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/fp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342893 ""} { "Info" "ISGN_ENTITY_NAME" "1 fre " "Found entity 1: fre" {  } { { "fp.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/fp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all " "Found entity 1: all" {  } { { "all.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/all.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fre2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fre2-Behavioral " "Found design unit 1: fre2-Behavioral" {  } { { "fre2.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/fre2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342900 ""} { "Info" "ISGN_ENTITY_NAME" "1 fre2 " "Found entity 1: fre2" {  } { { "fre2.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/fre2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_five.bdf 1 1 " "Found 1 design units, including 1 entities, in source file next_five.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 next_five " "Found entity 1: next_five" {  } { { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342903 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.v(50) " "Verilog HDL syntax warning at shift_register.v(50): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 50 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1427714342908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_registerv2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_registerv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_registerv2 " "Found entity 1: shift_registerv2" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file new_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 new_all " "Found entity 1: new_all" {  } { { "new_all.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/new_all.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427714342916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427714342916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "next_five " "Elaborating entity \"next_five\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427714342979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_all new_all:inst " "Elaborating entity \"new_all\" for hierarchy \"new_all:inst\"" {  } { { "next_five.bdf" "inst" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 24 184 360 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427714342991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarter new_all:inst\|uarter:inst2 " "Elaborating entity \"uarter\" for hierarchy \"new_all:inst\|uarter:inst2\"" {  } { { "new_all.bdf" "inst2" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/new_all.bdf" { { 72 744 888 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427714343003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre new_all:inst\|fre:inst " "Elaborating entity \"fre\" for hierarchy \"new_all:inst\|fre:inst\"" {  } { { "new_all.bdf" "inst" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/new_all.bdf" { { 72 296 392 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427714343013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarter_r new_all:inst\|uarter_r:inst3 " "Elaborating entity \"uarter_r\" for hierarchy \"new_all:inst\|uarter_r:inst3\"" {  } { { "new_all.bdf" "inst3" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/new_all.bdf" { { 248 720 856 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427714343019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_registerv2 shift_registerv2:inst2 " "Elaborating entity \"shift_registerv2\" for hierarchy \"shift_registerv2:inst2\"" {  } { { "next_five.bdf" "inst2" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 240 192 384 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427714343025 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done shift_registerv2.v(26) " "Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427714343029 "|next_five|shift_registerv2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt shift_registerv2.v(26) " "Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427714343029 "|next_five|shift_registerv2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_temp shift_registerv2.v(26) " "Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"cnt_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427714343029 "|next_five|shift_registerv2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in_temp shift_registerv2.v(26) " "Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"data_in_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427714343030 "|next_five|shift_registerv2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state shift_registerv2.v(26) " "Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427714343030 "|next_five|shift_registerv2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out shift_registerv2.v(26) " "Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427714343030 "|next_five|shift_registerv2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in_temp2 shift_registerv2.v(26) " "Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"data_in_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427714343030 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[0\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343031 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[1\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343031 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[2\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343031 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[3\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343031 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[4\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[4\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343031 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[5\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[5\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343031 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[6\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[6\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343032 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[7\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[7\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343032 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[8\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[8\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343032 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[9\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[9\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343032 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[10\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[10\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343032 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[11\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[11\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343032 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[12\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[12\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343033 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[13\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[13\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343033 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[14\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[14\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343033 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[15\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[15\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343033 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[16\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[16\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343033 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[17\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[17\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343034 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[18\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[18\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343034 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[19\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[19\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343034 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[20\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[20\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343034 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[21\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[21\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343034 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[22\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[22\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343034 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[23\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[23\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343034 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[24\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[24\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343034 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[25\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[25\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343035 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[26\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[26\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343036 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[27\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[27\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343038 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[28\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[28\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343038 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[29\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[29\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343038 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[30\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[30\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343038 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[31\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp2\[31\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343039 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] shift_registerv2.v(26) " "Inferred latch for \"data_out\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343039 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] shift_registerv2.v(26) " "Inferred latch for \"data_out\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343039 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] shift_registerv2.v(26) " "Inferred latch for \"data_out\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343039 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] shift_registerv2.v(26) " "Inferred latch for \"data_out\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343040 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] shift_registerv2.v(26) " "Inferred latch for \"data_out\[4\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343040 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] shift_registerv2.v(26) " "Inferred latch for \"data_out\[5\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343040 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] shift_registerv2.v(26) " "Inferred latch for \"data_out\[6\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343040 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] shift_registerv2.v(26) " "Inferred latch for \"data_out\[7\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343040 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_2 shift_registerv2.v(26) " "Inferred latch for \"next_state.WAIT_2\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343041 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT shift_registerv2.v(26) " "Inferred latch for \"next_state.WAIT\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343041 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START shift_registerv2.v(26) " "Inferred latch for \"next_state.START\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343041 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000 shift_registerv2.v(26) " "Inferred latch for \"next_state.000\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343041 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[0\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343041 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[1\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343041 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[2\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343041 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[3\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343042 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[4\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[4\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343042 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[5\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[5\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343042 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[6\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[6\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343042 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[7\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[7\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343042 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[8\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[8\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343042 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[9\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[9\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343042 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[10\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[10\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343042 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[11\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[11\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343043 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[12\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[12\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343043 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[13\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[13\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343043 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[14\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[14\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343043 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[15\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[15\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343044 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[16\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[16\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343044 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[17\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[17\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343044 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[18\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[18\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343044 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[19\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[19\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343045 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[20\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[20\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343045 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[21\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[21\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343045 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[22\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[22\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343045 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[23\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[23\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343045 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[24\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[24\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343046 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[25\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[25\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343046 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[26\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[26\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343046 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[27\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[27\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343047 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[28\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[28\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343047 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[29\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[29\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343047 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[30\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[30\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343048 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[31\] shift_registerv2.v(26) " "Inferred latch for \"data_in_temp\[31\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343048 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_temp\[0\] shift_registerv2.v(26) " "Inferred latch for \"cnt_temp\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343049 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_temp\[1\] shift_registerv2.v(26) " "Inferred latch for \"cnt_temp\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343049 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_temp\[2\] shift_registerv2.v(26) " "Inferred latch for \"cnt_temp\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343049 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_temp\[3\] shift_registerv2.v(26) " "Inferred latch for \"cnt_temp\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343049 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] shift_registerv2.v(26) " "Inferred latch for \"cnt\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343049 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] shift_registerv2.v(26) " "Inferred latch for \"cnt\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343050 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] shift_registerv2.v(26) " "Inferred latch for \"cnt\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343050 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] shift_registerv2.v(26) " "Inferred latch for \"cnt\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343050 "|next_five|shift_registerv2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done shift_registerv2.v(26) " "Inferred latch for \"done\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427714343050 "|next_five|shift_registerv2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:inst1 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:inst1\"" {  } { { "next_five.bdf" "inst1" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 56 448 640 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427714343053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[7\] " "Latch shift_registerv2:inst2\|data_in_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344471 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[6\] " "Latch shift_registerv2:inst2\|data_in_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344472 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[5\] " "Latch shift_registerv2:inst2\|data_in_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344472 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[4\] " "Latch shift_registerv2:inst2\|data_in_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344472 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[3\] " "Latch shift_registerv2:inst2\|data_in_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344472 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[2\] " "Latch shift_registerv2:inst2\|data_in_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344473 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[1\] " "Latch shift_registerv2:inst2\|data_in_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344473 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[0\] " "Latch shift_registerv2:inst2\|data_in_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344473 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|cnt\[0\] " "Latch shift_registerv2:inst2\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|cnt_temp\[0\] " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|cnt_temp\[0\]" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344474 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|cnt\[1\] " "Latch shift_registerv2:inst2\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|cnt_temp\[1\] " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|cnt_temp\[1\]" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344474 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|cnt\[2\] " "Latch shift_registerv2:inst2\|cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|cnt_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|cnt_temp\[2\]" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344474 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|cnt\[3\] " "Latch shift_registerv2:inst2\|cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|cnt_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|cnt_temp\[3\]" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344475 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[15\] " "Latch shift_registerv2:inst2\|data_in_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344475 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[14\] " "Latch shift_registerv2:inst2\|data_in_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344475 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[13\] " "Latch shift_registerv2:inst2\|data_in_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344476 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[12\] " "Latch shift_registerv2:inst2\|data_in_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344476 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[11\] " "Latch shift_registerv2:inst2\|data_in_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344477 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[10\] " "Latch shift_registerv2:inst2\|data_in_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344477 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[9\] " "Latch shift_registerv2:inst2\|data_in_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344477 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[8\] " "Latch shift_registerv2:inst2\|data_in_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344477 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[23\] " "Latch shift_registerv2:inst2\|data_in_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344478 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[22\] " "Latch shift_registerv2:inst2\|data_in_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344478 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[21\] " "Latch shift_registerv2:inst2\|data_in_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344479 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[20\] " "Latch shift_registerv2:inst2\|data_in_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344479 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[19\] " "Latch shift_registerv2:inst2\|data_in_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344479 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[18\] " "Latch shift_registerv2:inst2\|data_in_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344480 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[17\] " "Latch shift_registerv2:inst2\|data_in_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344480 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[16\] " "Latch shift_registerv2:inst2\|data_in_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344480 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[31\] " "Latch shift_registerv2:inst2\|data_in_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344481 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[30\] " "Latch shift_registerv2:inst2\|data_in_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344481 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[29\] " "Latch shift_registerv2:inst2\|data_in_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344482 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[28\] " "Latch shift_registerv2:inst2\|data_in_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344482 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[27\] " "Latch shift_registerv2:inst2\|data_in_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344483 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[26\] " "Latch shift_registerv2:inst2\|data_in_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344483 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[25\] " "Latch shift_registerv2:inst2\|data_in_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344484 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[24\] " "Latch shift_registerv2:inst2\|data_in_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1427714344484 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1427714344484 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "t.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/t.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1427714344495 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1427714344496 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "new_all:inst\|fre:inst\|cnt\[31\] Low " "Register new_all:inst\|fre:inst\|cnt\[31\] will power up to Low" {  } { { "fp.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/fp.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1427714344830 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "new_all:inst\|fre:inst\|cnt\[0\] Low " "Register new_all:inst\|fre:inst\|cnt\[0\] will power up to Low" {  } { { "fp.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/fp.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1427714344830 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1427714344830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1427714345213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427714345604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427714345604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427714345769 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427714345769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "410 " "Implemented 410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427714345769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427714345769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427714345850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 19:19:05 2015 " "Processing ended: Mon Mar 30 19:19:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427714345850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427714345850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427714345850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427714345850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427714347749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427714347750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 19:19:06 2015 " "Processing started: Mon Mar 30 19:19:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427714347750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1427714347750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uarter -c uarter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uarter -c uarter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1427714347751 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1427714347961 ""}
{ "Info" "0" "" "Project  = uarter" {  } {  } 0 0 "Project  = uarter" 0 0 "Fitter" 0 0 1427714347962 ""}
{ "Info" "0" "" "Revision = uarter" {  } {  } 0 0 "Revision = uarter" 0 0 "Fitter" 0 0 1427714347963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1427714348211 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uarter EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uarter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1427714348265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427714348347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427714348348 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1427714348517 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427714349087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427714349087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427714349087 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1427714349087 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427714349096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 804 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427714349096 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1427714349096 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 47 " "No exact pin location assignment(s) for 9 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[7\] " "Pin O\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[7] } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 80 736 912 96 "O" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[6\] " "Pin O\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[6] } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 80 736 912 96 "O" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[5\] " "Pin O\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[5] } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 80 736 912 96 "O" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[4\] " "Pin O\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[4] } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 80 736 912 96 "O" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[3\] " "Pin O\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[3] } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 80 736 912 96 "O" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[2\] " "Pin O\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[2] } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 80 736 912 96 "O" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[1\] " "Pin O\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[1] } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 80 736 912 96 "O" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[0\] " "Pin O\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[0] } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 80 736 912 96 "O" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 88 -168 0 104 "RESET" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427714349261 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1427714349261 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "77 " "TimeQuest Timing Analyzer is analyzing 77 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1427714349595 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uarter.sdc " "Synopsys Design Constraints File file not found: 'uarter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1427714349597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427714349598 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1427714349632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427714349810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|current_state.WAIT_2 " "Destination node shift_registerv2:inst2\|current_state.WAIT_2" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|current_state.WAIT_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|current_state.000 " "Destination node shift_registerv2:inst2\|current_state.000" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|current_state.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349810 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427714349810 ""}  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427714349810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "new_all:inst\|fre:inst\|bclk  " "Automatically promoted node new_all:inst\|fre:inst\|bclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427714349811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|fre:inst\|bclk~0 " "Destination node new_all:inst\|fre:inst\|bclk~0" {  } { { "fp.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/fp.vhd" 10 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|fre:inst|bclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427714349811 ""}  } { { "fp.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/fp.vhd" 10 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|fre:inst|bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427714349811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "new_all:inst\|uarter_r:inst3\|R_ready  " "Automatically promoted node new_all:inst\|uarter_r:inst3\|R_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst1\|data\[0\] " "Destination node shift_register:inst1\|data\[0\]" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst1|data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst1\|data\[1\] " "Destination node shift_register:inst1\|data\[1\]" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst1|data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst1\|data\[2\] " "Destination node shift_register:inst1\|data\[2\]" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst1|data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst1\|data\[3\] " "Destination node shift_register:inst1\|data\[3\]" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst1|data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst1\|data\[4\] " "Destination node shift_register:inst1\|data\[4\]" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst1|data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst1\|data\[5\] " "Destination node shift_register:inst1\|data\[5\]" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst1|data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst1\|data\[6\] " "Destination node shift_register:inst1\|data\[6\]" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst1|data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst1\|data\[7\] " "Destination node shift_register:inst1\|data\[7\]" {  } { { "shift_register.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_register.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst1|data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter_r:inst3\|Selector3~0 " "Destination node new_all:inst\|uarter_r:inst3\|Selector3~0" {  } { { "r.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/r.vhd" 39 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter_r:inst3|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427714349812 ""}  } { { "r.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/r.vhd" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter_r:inst3|R_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427714349812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shift_registerv2:inst2\|current_state.START  " "Automatically promoted node shift_registerv2:inst2\|current_state.START " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427714349815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|Selector42~0 " "Destination node shift_registerv2:inst2\|Selector42~0" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|Selector42~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|Selector0~0 " "Destination node shift_registerv2:inst2\|Selector0~0" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|Selector41~0 " "Destination node shift_registerv2:inst2\|Selector41~0" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|Selector41~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|Selector43~0 " "Destination node shift_registerv2:inst2\|Selector43~0" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|Selector43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|next_state~0 " "Destination node shift_registerv2:inst2\|next_state~0" {  } { { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|next_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 749 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|done " "Destination node shift_registerv2:inst2\|done" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 9 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst2\|next_state.WAIT_633 " "Destination node shift_registerv2:inst2\|next_state.WAIT_633" {  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|next_state.WAIT_633 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427714349815 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427714349815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shift_registerv2:inst2\|Selector39~0  " "Automatically promoted node shift_registerv2:inst2\|Selector39~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|Selector39~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427714349817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shift_registerv2:inst2\|Selector38~1  " "Automatically promoted node shift_registerv2:inst2\|Selector38~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|Selector38~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427714349817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shift_registerv2:inst2\|Selector45~0  " "Automatically promoted node shift_registerv2:inst2\|Selector45~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""}  } { { "shift_registerv2.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/shift_registerv2.v" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|Selector45~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427714349817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN 89 (CLK6, LVDSCLK3p, Input)) " "Automatically promoted node RESET (placed in PIN 89 (CLK6, LVDSCLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter_r:inst3\|R_ready " "Destination node new_all:inst\|uarter_r:inst3\|R_ready" {  } { { "r.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/r.vhd" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter_r:inst3|R_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter:inst2\|Selector3~1 " "Destination node new_all:inst\|uarter:inst2\|Selector3~1" {  } { { "t.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/t.vhd" 32 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter:inst2|Selector3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter:inst2\|Selector0~0 " "Destination node new_all:inst\|uarter:inst2\|Selector0~0" {  } { { "t.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/t.vhd" 32 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter:inst2|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter:inst2\|xbitcnt\[31\]~34 " "Destination node new_all:inst\|uarter:inst2\|xbitcnt\[31\]~34" {  } { { "t.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/t.vhd" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter:inst2|xbitcnt[31]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter:inst2\|xcnt16\[4\]~0 " "Destination node new_all:inst\|uarter:inst2\|xcnt16\[4\]~0" {  } { { "t.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/t.vhd" 26 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter:inst2|xcnt16[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter_r:inst3\|R_buf\[7\]~1 " "Destination node new_all:inst\|uarter_r:inst3\|R_buf\[7\]~1" {  } { { "r.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/r.vhd" 32 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter_r:inst3|R_buf[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter_r:inst3\|Decoder0~0 " "Destination node new_all:inst\|uarter_r:inst3\|Decoder0~0" {  } { { "r.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/UART/r.vhd" 79 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter_r:inst3|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[31\]~1 " "Destination node new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[31\]~1" {  } { { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T7 " "Destination node T7" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T7 } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T7" } } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 264 -88 88 280 "T7" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427714349817 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427714349817 ""}  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "next_five.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/next_five.bdf" { { 88 -168 0 104 "RESET" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427714349817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1427714350064 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427714350074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427714350074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427714350079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427714350082 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1427714350085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1427714350086 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1427714350088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1427714350180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1427714350183 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1427714350183 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1427714350203 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1427714350203 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1427714350203 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 10 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427714350205 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 18 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427714350205 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 16 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427714350205 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 4 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427714350205 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1427714350205 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1427714350205 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "T_com " "Node \"T_com\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T_com" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427714350293 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1427714350293 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427714350293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1427714351284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427714351568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1427714351603 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1427714353305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427714353305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1427714353531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/UART/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1427714354972 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1427714354972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427714356140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1427714356143 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1427714356143 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1427714356168 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427714356173 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T 0 " "Pin \"T\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd 0 " "Pin \"dd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T6 0 " "Pin \"T6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T7 0 " "Pin \"T7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[31\] 0 " "Pin \"O\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[30\] 0 " "Pin \"O\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[29\] 0 " "Pin \"O\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[28\] 0 " "Pin \"O\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[27\] 0 " "Pin \"O\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[26\] 0 " "Pin \"O\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[25\] 0 " "Pin \"O\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[24\] 0 " "Pin \"O\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[23\] 0 " "Pin \"O\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[22\] 0 " "Pin \"O\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[21\] 0 " "Pin \"O\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[20\] 0 " "Pin \"O\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[19\] 0 " "Pin \"O\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[18\] 0 " "Pin \"O\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[17\] 0 " "Pin \"O\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[16\] 0 " "Pin \"O\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[15\] 0 " "Pin \"O\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[14\] 0 " "Pin \"O\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[13\] 0 " "Pin \"O\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[12\] 0 " "Pin \"O\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[11\] 0 " "Pin \"O\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[10\] 0 " "Pin \"O\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[9\] 0 " "Pin \"O\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[8\] 0 " "Pin \"O\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[7\] 0 " "Pin \"O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[6\] 0 " "Pin \"O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[5\] 0 " "Pin \"O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[4\] 0 " "Pin \"O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[3\] 0 " "Pin \"O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[2\] 0 " "Pin \"O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[1\] 0 " "Pin \"O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[0\] 0 " "Pin \"O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[7\] 0 " "Pin \"test\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[6\] 0 " "Pin \"test\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[5\] 0 " "Pin \"test\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[4\] 0 " "Pin \"test\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[3\] 0 " "Pin \"test\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[2\] 0 " "Pin \"test\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[1\] 0 " "Pin \"test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[0\] 0 " "Pin \"test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427714356197 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1427714356197 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427714356457 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427714356520 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427714356759 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427714356980 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1427714357064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/WIFI_OSC/FPGA/UART/uarter.fit.smsg " "Generated suppressed messages file E:/WORKSPACE/WIFI_OSC/FPGA/UART/uarter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1427714357506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427714357890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 19:19:17 2015 " "Processing ended: Mon Mar 30 19:19:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427714357890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427714357890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427714357890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1427714357890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1427714359850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427714359850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 19:19:19 2015 " "Processing started: Mon Mar 30 19:19:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427714359850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1427714359850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uarter -c uarter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uarter -c uarter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1427714359850 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1427714360591 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1427714360617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427714361059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 19:19:21 2015 " "Processing ended: Mon Mar 30 19:19:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427714361059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427714361059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427714361059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1427714361059 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1427714362333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1427714363173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 19:19:22 2015 " "Processing started: Mon Mar 30 19:19:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427714363174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427714363174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uarter -c uarter " "Command: quartus_sta uarter -c uarter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427714363175 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1427714363314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427714363524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427714363575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427714363575 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "77 " "TimeQuest Timing Analyzer is analyzing 77 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1427714363716 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uarter.sdc " "Synopsys Design Constraints File file not found: 'uarter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1427714363745 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1427714363746 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name new_all:inst\|fre:inst\|bclk new_all:inst\|fre:inst\|bclk " "create_clock -period 1.000 -name new_all:inst\|fre:inst\|bclk new_all:inst\|fre:inst\|bclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shift_register:inst1\|data\[0\] shift_register:inst1\|data\[0\] " "create_clock -period 1.000 -name shift_register:inst1\|data\[0\] shift_register:inst1\|data\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name new_all:inst\|uarter_r:inst3\|R_ready new_all:inst\|uarter_r:inst3\|R_ready " "create_clock -period 1.000 -name new_all:inst\|uarter_r:inst3\|R_ready new_all:inst\|uarter_r:inst3\|R_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shift_registerv2:inst2\|current_state.WAIT shift_registerv2:inst2\|current_state.WAIT " "create_clock -period 1.000 -name shift_registerv2:inst2\|current_state.WAIT shift_registerv2:inst2\|current_state.WAIT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shift_registerv2:inst2\|current_state.START shift_registerv2:inst2\|current_state.START " "create_clock -period 1.000 -name shift_registerv2:inst2\|current_state.START shift_registerv2:inst2\|current_state.START" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363751 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363751 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1427714363764 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1427714363808 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427714363827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.310 " "Worst-case setup slack is -6.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.310       -22.960 shift_registerv2:inst2\|current_state.WAIT  " "   -6.310       -22.960 shift_registerv2:inst2\|current_state.WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.170      -359.541 new_all:inst\|fre:inst\|bclk  " "   -5.170      -359.541 new_all:inst\|fre:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.133      -136.976 CLK  " "   -5.133      -136.976 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.037      -114.327 shift_registerv2:inst2\|current_state.START  " "   -4.037      -114.327 shift_registerv2:inst2\|current_state.START " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448       -12.759 new_all:inst\|uarter_r:inst3\|R_ready  " "   -1.448       -12.759 new_all:inst\|uarter_r:inst3\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187       -24.489 shift_register:inst1\|data\[0\]  " "   -1.187       -24.489 shift_register:inst1\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427714363830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.905 " "Worst-case hold slack is -6.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.905       -98.982 shift_registerv2:inst2\|current_state.WAIT  " "   -6.905       -98.982 shift_registerv2:inst2\|current_state.WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.130       -36.547 shift_register:inst1\|data\[0\]  " "   -3.130       -36.547 shift_register:inst1\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.776        -2.776 new_all:inst\|fre:inst\|bclk  " "   -2.776        -2.776 new_all:inst\|fre:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527        -2.527 CLK  " "   -2.527        -2.527 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989        -0.989 new_all:inst\|uarter_r:inst3\|R_ready  " "   -0.989        -0.989 new_all:inst\|uarter_r:inst3\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314         0.000 shift_registerv2:inst2\|current_state.START  " "    1.314         0.000 shift_registerv2:inst2\|current_state.START " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427714363841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427714363846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427714363851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -56.849 CLK  " "   -1.941       -56.849 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -149.884 new_all:inst\|fre:inst\|bclk  " "   -0.742      -149.884 new_all:inst\|fre:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -59.360 new_all:inst\|uarter_r:inst3\|R_ready  " "   -0.742       -59.360 new_all:inst\|uarter_r:inst3\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 shift_register:inst1\|data\[0\]  " "    0.500         0.000 shift_register:inst1\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 shift_registerv2:inst2\|current_state.START  " "    0.500         0.000 shift_registerv2:inst2\|current_state.START " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 shift_registerv2:inst2\|current_state.WAIT  " "    0.500         0.000 shift_registerv2:inst2\|current_state.WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427714363861 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427714364307 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1427714364311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427714364350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.825 " "Worst-case setup slack is -1.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825        -6.563 shift_registerv2:inst2\|current_state.WAIT  " "   -1.825        -6.563 shift_registerv2:inst2\|current_state.WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191       -22.833 CLK  " "   -1.191       -22.833 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097       -56.862 new_all:inst\|fre:inst\|bclk  " "   -1.097       -56.862 new_all:inst\|fre:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509       -11.920 shift_registerv2:inst2\|current_state.START  " "   -0.509       -11.920 shift_registerv2:inst2\|current_state.START " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107        -0.395 new_all:inst\|uarter_r:inst3\|R_ready  " "   -0.107        -0.395 new_all:inst\|uarter_r:inst3\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066         0.000 shift_register:inst1\|data\[0\]  " "    0.066         0.000 shift_register:inst1\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427714364365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.237 " "Worst-case hold slack is -2.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237       -39.363 shift_registerv2:inst2\|current_state.WAIT  " "   -2.237       -39.363 shift_registerv2:inst2\|current_state.WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.334        -1.334 CLK  " "   -1.334        -1.334 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284       -19.199 shift_register:inst1\|data\[0\]  " "   -1.284       -19.199 shift_register:inst1\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260        -1.260 new_all:inst\|fre:inst\|bclk  " "   -1.260        -1.260 new_all:inst\|fre:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736        -1.715 new_all:inst\|uarter_r:inst3\|R_ready  " "   -0.736        -1.715 new_all:inst\|uarter_r:inst3\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 shift_registerv2:inst2\|current_state.START  " "    0.372         0.000 shift_registerv2:inst2\|current_state.START " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427714364384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427714364450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427714364467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -38.380 CLK  " "   -1.380       -38.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -101.000 new_all:inst\|fre:inst\|bclk  " "   -0.500      -101.000 new_all:inst\|fre:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 new_all:inst\|uarter_r:inst3\|R_ready  " "   -0.500       -40.000 new_all:inst\|uarter_r:inst3\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 shift_register:inst1\|data\[0\]  " "    0.500         0.000 shift_register:inst1\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 shift_registerv2:inst2\|current_state.START  " "    0.500         0.000 shift_registerv2:inst2\|current_state.START " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 shift_registerv2:inst2\|current_state.WAIT  " "    0.500         0.000 shift_registerv2:inst2\|current_state.WAIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427714364485 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427714366670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427714366764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427714366765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427714367037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 19:19:27 2015 " "Processing ended: Mon Mar 30 19:19:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427714367037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427714367037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427714367037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427714367037 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus II Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427714367923 ""}
