// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="stream,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=6.380000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=9,HLS_SYN_FF=452,HLS_SYN_LUT=355}" *)

module stream (
        ap_clk,
        ap_rst_n,
        src_TDATA,
        src_TVALID,
        src_TREADY,
        src_TKEEP,
        src_TSTRB,
        src_TUSER,
        src_TLAST,
        src_TID,
        src_TDEST,
        dst_TDATA,
        dst_TVALID,
        dst_TREADY,
        dst_TKEEP,
        dst_TSTRB,
        dst_TUSER,
        dst_TLAST,
        dst_TID,
        dst_TDEST,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP
);

parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv16_1 = 16'b1;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] src_TDATA;
input   src_TVALID;
output   src_TREADY;
input  [3:0] src_TKEEP;
input  [3:0] src_TSTRB;
input  [0:0] src_TUSER;
input  [0:0] src_TLAST;
input  [0:0] src_TID;
input  [0:0] src_TDEST;
output  [31:0] dst_TDATA;
output   dst_TVALID;
input   dst_TREADY;
output  [3:0] dst_TKEEP;
output  [3:0] dst_TSTRB;
output  [0:0] dst_TUSER;
output  [0:0] dst_TLAST;
output  [0:0] dst_TID;
output  [0:0] dst_TDEST;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;

reg src_TREADY;
reg dst_TVALID;

reg    ap_rst_n_inv;
wire   [7:0] l;
wire   [7:0] c;
wire   [7:0] r;
reg   [15:0] y;
reg   [15:0] x;
reg   [0:0] guard_variable_for_stream_stre;
reg   [23:0] p_out_data_V;
reg   [3:0] p_out_keep_V;
reg   [3:0] p_out_strb_V;
reg   [0:0] p_out_user_V;
reg   [0:0] p_out_last_V;
reg   [0:0] p_out_id_V;
reg   [0:0] p_out_dest_V;
reg   [31:0] dl;
reg   [31:0] dc;
reg    src_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_55;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    dst_TDATA_blk_n;
reg   [7:0] r_read_reg_647;
reg    ap_sig_ioackin_dst_TREADY;
reg   [7:0] ap_reg_ppstg_r_read_reg_647_pp0_iter1;
reg   [7:0] ap_reg_ppstg_r_read_reg_647_pp0_iter2;
reg   [7:0] c_read_reg_652;
reg   [7:0] l_read_reg_657;
reg   [7:0] ap_reg_ppstg_l_read_reg_657_pp0_iter1;
reg   [7:0] ap_reg_ppstg_l_read_reg_657_pp0_iter2;
reg   [7:0] ap_reg_ppstg_l_read_reg_657_pp0_iter3;
reg   [31:0] tmp_data_V_1_reg_662;
reg   [31:0] ap_reg_ppstg_tmp_data_V_1_reg_662_pp0_iter1;
reg   [31:0] ap_reg_ppstg_tmp_data_V_1_reg_662_pp0_iter2;
reg   [3:0] tmp_keep_V_reg_670;
reg   [3:0] ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter1;
reg   [3:0] ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter2;
reg   [3:0] ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter3;
reg   [3:0] tmp_strb_V_reg_676;
reg   [3:0] ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter1;
reg   [3:0] ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter2;
reg   [3:0] ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter3;
reg   [0:0] tmp_user_V_reg_682;
reg   [0:0] ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter3;
reg   [0:0] tmp_last_V_reg_690;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter3;
reg   [0:0] tmp_id_V_reg_699;
reg   [0:0] ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter3;
reg   [0:0] tmp_dest_V_reg_705;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter3;
wire   [7:0] tmp_14_fu_265_p1;
reg   [7:0] tmp_14_reg_711;
reg   [7:0] ap_reg_ppstg_tmp_14_reg_711_pp0_iter1;
reg   [7:0] ap_reg_ppstg_tmp_14_reg_711_pp0_iter2;
wire   [15:0] tmp_1_cast1_fu_269_p1;
wire   [7:0] tmp_15_fu_276_p1;
reg   [7:0] tmp_15_reg_723;
reg   [7:0] ap_reg_ppstg_tmp_15_reg_723_pp0_iter2;
reg   [7:0] ap_reg_ppstg_tmp_15_reg_723_pp0_iter3;
reg   [7:0] tmp_13_cast_reg_733;
reg   [7:0] ap_reg_ppstg_tmp_13_cast_reg_733_pp0_iter2;
reg   [7:0] ap_reg_ppstg_tmp_13_cast_reg_733_pp0_iter3;
reg   [7:0] tmp_25_cast_reg_743;
reg   [7:0] ap_reg_ppstg_tmp_25_cast_reg_743_pp0_iter2;
reg   [7:0] ap_reg_ppstg_tmp_25_cast_reg_743_pp0_iter3;
wire   [15:0] grp_fu_292_p2;
reg   [15:0] tmp_8_reg_753;
wire   [15:0] grp_fu_322_p2;
reg   [15:0] tmp_7_reg_758;
wire   [15:0] grp_fu_352_p2;
reg   [15:0] tmp_9_reg_763;
wire   [0:0] guard_variable_for_stream_stre_load_fu_372_p1;
reg   [0:0] guard_variable_for_stream_stre_reg_768;
wire   [15:0] grp_fu_640_p3;
reg   [15:0] tmp1_reg_772;
wire   [15:0] grp_fu_602_p3;
reg   [15:0] tmp2_reg_777;
wire   [15:0] grp_fu_625_p3;
reg   [15:0] tmp3_reg_782;
wire   [31:0] ap_reg_phiprechg_tmp_data_V_reg_167pp0_it3;
reg   [31:0] ap_reg_phiprechg_tmp_data_V_reg_167pp0_it4;
reg   [31:0] tmp_data_V_phi_fu_170_p4;
wire   [31:0] extLd_fu_426_p1;
wire   [3:0] ap_reg_phiprechg_tmp_keep_V_1_reg_177pp0_it3;
reg   [3:0] ap_reg_phiprechg_tmp_keep_V_1_reg_177pp0_it4;
reg   [3:0] tmp_keep_V_1_phi_fu_180_p4;
wire   [3:0] ap_reg_phiprechg_tmp_strb_V_1_reg_187pp0_it3;
reg   [3:0] ap_reg_phiprechg_tmp_strb_V_1_reg_187pp0_it4;
reg   [3:0] tmp_strb_V_1_phi_fu_190_p4;
wire   [0:0] ap_reg_phiprechg_tmp_user_V_1_reg_197pp0_it3;
reg   [0:0] ap_reg_phiprechg_tmp_user_V_1_reg_197pp0_it4;
reg   [0:0] tmp_user_V_1_phi_fu_200_p4;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_1_reg_207pp0_it3;
reg   [0:0] ap_reg_phiprechg_tmp_last_V_1_reg_207pp0_it4;
reg   [0:0] tmp_last_V_1_phi_fu_210_p4;
wire   [0:0] ap_reg_phiprechg_tmp_id_V_1_reg_217pp0_it3;
reg   [0:0] ap_reg_phiprechg_tmp_id_V_1_reg_217pp0_it4;
reg   [0:0] tmp_id_V_1_phi_fu_220_p4;
wire   [0:0] ap_reg_phiprechg_tmp_dest_V_1_reg_227pp0_it3;
reg   [0:0] ap_reg_phiprechg_tmp_dest_V_1_reg_227pp0_it4;
reg   [0:0] tmp_dest_V_1_phi_fu_230_p4;
wire   [15:0] y_new_1_fu_566_p3;
wire   [0:0] y_flag_1_fu_562_p2;
wire   [15:0] x_new_fu_582_p3;
wire   [23:0] dn_fu_497_p4;
reg    ap_reg_ioackin_dst_TREADY;
wire   [7:0] tmp_16_fu_284_p1;
wire   [7:0] grp_fu_292_p0;
wire   [7:0] grp_fu_292_p1;
wire   [7:0] tmp_16_cast_fu_308_p4;
wire   [7:0] grp_fu_322_p0;
wire   [7:0] grp_fu_322_p1;
wire   [7:0] tmp_28_cast_fu_338_p4;
wire   [7:0] grp_fu_352_p0;
wire   [7:0] grp_fu_352_p1;
wire   [7:0] tmp_19_cast_fu_385_p4;
wire   [7:0] tmp_31_cast_fu_398_p4;
wire   [15:0] grp_fu_609_p3;
wire   [15:0] grp_fu_632_p3;
wire   [15:0] grp_fu_617_p3;
wire   [7:0] tmp_12_fu_488_p4;
wire   [7:0] tmp_fu_476_p4;
wire   [7:0] tmp_11_cast_fu_464_p4;
wire   [15:0] y_load_op_fu_543_p2;
wire   [15:0] tmp_13_fu_549_p3;
wire   [0:0] not_tmp_last_V_load_fu_573_p2;
wire   [15:0] tmp_40_cast_fu_578_p1;
wire   [15:0] x_load_op_fu_556_p2;
wire   [7:0] grp_fu_602_p0;
wire   [15:0] tmp_2_cast1_fu_369_p1;
wire   [7:0] grp_fu_602_p1;
wire   [7:0] grp_fu_609_p0;
wire   [15:0] tmp_cast1_fu_411_p1;
wire   [7:0] grp_fu_609_p1;
wire   [7:0] grp_fu_617_p0;
wire   [7:0] grp_fu_617_p1;
wire   [7:0] grp_fu_625_p0;
wire   [7:0] grp_fu_625_p1;
wire   [7:0] grp_fu_632_p0;
wire   [7:0] grp_fu_632_p1;
wire   [7:0] grp_fu_640_p0;
wire   [7:0] grp_fu_640_p1;
reg    grp_fu_292_ce;
reg    grp_fu_322_ce;
reg    grp_fu_352_ce;
reg   [0:0] ap_NS_fsm;
wire    ap_sig_pprstidle_pp0;
wire   [15:0] grp_fu_292_p10;
wire   [15:0] grp_fu_322_p10;
wire   [15:0] grp_fu_352_p10;
wire   [15:0] grp_fu_602_p10;
wire   [15:0] grp_fu_609_p10;
wire   [15:0] grp_fu_617_p10;
wire   [15:0] grp_fu_625_p10;
wire   [15:0] grp_fu_632_p10;
wire   [15:0] grp_fu_640_p10;
reg    ap_sig_219;

// power-on initialization
initial begin
#0 y = 16'b0000000000000000;
#0 x = 16'b0000000000000000;
#0 guard_variable_for_stream_stre = 1'b0;
#0 p_out_data_V = 24'b000000000000000000000000;
#0 p_out_keep_V = 4'b0000;
#0 p_out_strb_V = 4'b0000;
#0 p_out_user_V = 1'b0;
#0 p_out_last_V = 1'b0;
#0 p_out_id_V = 1'b0;
#0 p_out_dest_V = 1'b0;
#0 dl = 32'b00000000000000000000000000000000;
#0 dc = 32'b00000000000000000000000000000000;
#0 ap_CS_fsm = 1'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ioackin_dst_TREADY = 1'b0;
end

stream_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
stream_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .l(l),
    .c(c),
    .r(r)
);

stream_mul_8ns_8ns_16_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
stream_mul_8ns_8ns_16_2_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_292_p0),
    .din1(grp_fu_292_p1),
    .ce(grp_fu_292_ce),
    .dout(grp_fu_292_p2)
);

stream_mul_8ns_8ns_16_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
stream_mul_8ns_8ns_16_2_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_322_p0),
    .din1(grp_fu_322_p1),
    .ce(grp_fu_322_ce),
    .dout(grp_fu_322_p2)
);

stream_mul_8ns_8ns_16_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
stream_mul_8ns_8ns_16_2_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_352_p0),
    .din1(grp_fu_352_p1),
    .ce(grp_fu_352_ce),
    .dout(grp_fu_352_p2)
);

stream_mac_muladd_8ns_8ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
stream_mac_muladd_8ns_8ns_16ns_16_1_U4(
    .din0(grp_fu_602_p0),
    .din1(grp_fu_602_p1),
    .din2(tmp_7_reg_758),
    .dout(grp_fu_602_p3)
);

stream_mac_muladd_8ns_8ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
stream_mac_muladd_8ns_8ns_16ns_16_1_U5(
    .din0(grp_fu_609_p0),
    .din1(grp_fu_609_p1),
    .din2(tmp1_reg_772),
    .dout(grp_fu_609_p3)
);

stream_mac_muladd_8ns_8ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
stream_mac_muladd_8ns_8ns_16ns_16_1_U6(
    .din0(grp_fu_617_p0),
    .din1(grp_fu_617_p1),
    .din2(tmp3_reg_782),
    .dout(grp_fu_617_p3)
);

stream_mac_muladd_8ns_8ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
stream_mac_muladd_8ns_8ns_16ns_16_1_U7(
    .din0(grp_fu_625_p0),
    .din1(grp_fu_625_p1),
    .din2(tmp_9_reg_763),
    .dout(grp_fu_625_p3)
);

stream_mac_muladd_8ns_8ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
stream_mac_muladd_8ns_8ns_16ns_16_1_U8(
    .din0(grp_fu_632_p0),
    .din1(grp_fu_632_p1),
    .din2(tmp2_reg_777),
    .dout(grp_fu_632_p3)
);

stream_mac_muladd_8ns_8ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
stream_mac_muladd_8ns_8ns_16ns_16_1_U9(
    .din0(grp_fu_640_p0),
    .din1(grp_fu_640_p1),
    .din2(tmp_8_reg_753),
    .dout(grp_fu_640_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_dst_TREADY <= 1'b0;
    end else begin
        if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
            ap_reg_ioackin_dst_TREADY <= 1'b0;
        end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~((1'b1 == 1'b1) & (src_TVALID == 1'b0)) & (1'b1 == dst_TREADY))) begin
            ap_reg_ioackin_dst_TREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_219) begin
        if ((1'b0 == guard_variable_for_stream_stre_load_fu_372_p1)) begin
            ap_reg_phiprechg_tmp_data_V_reg_167pp0_it4 <= ap_reg_ppstg_tmp_data_V_1_reg_662_pp0_iter2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_data_V_reg_167pp0_it4 <= ap_reg_phiprechg_tmp_data_V_reg_167pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_219) begin
        if ((1'b0 == guard_variable_for_stream_stre_load_fu_372_p1)) begin
            ap_reg_phiprechg_tmp_dest_V_1_reg_227pp0_it4 <= ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_dest_V_1_reg_227pp0_it4 <= ap_reg_phiprechg_tmp_dest_V_1_reg_227pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_219) begin
        if ((1'b0 == guard_variable_for_stream_stre_load_fu_372_p1)) begin
            ap_reg_phiprechg_tmp_id_V_1_reg_217pp0_it4 <= ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_id_V_1_reg_217pp0_it4 <= ap_reg_phiprechg_tmp_id_V_1_reg_217pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_219) begin
        if ((1'b0 == guard_variable_for_stream_stre_load_fu_372_p1)) begin
            ap_reg_phiprechg_tmp_keep_V_1_reg_177pp0_it4 <= ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_keep_V_1_reg_177pp0_it4 <= ap_reg_phiprechg_tmp_keep_V_1_reg_177pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_219) begin
        if ((1'b0 == guard_variable_for_stream_stre_load_fu_372_p1)) begin
            ap_reg_phiprechg_tmp_last_V_1_reg_207pp0_it4 <= ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_last_V_1_reg_207pp0_it4 <= ap_reg_phiprechg_tmp_last_V_1_reg_207pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_219) begin
        if ((1'b0 == guard_variable_for_stream_stre_load_fu_372_p1)) begin
            ap_reg_phiprechg_tmp_strb_V_1_reg_187pp0_it4 <= ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_strb_V_1_reg_187pp0_it4 <= ap_reg_phiprechg_tmp_strb_V_1_reg_187pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_219) begin
        if ((1'b0 == guard_variable_for_stream_stre_load_fu_372_p1)) begin
            ap_reg_phiprechg_tmp_user_V_1_reg_197pp0_it4 <= ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_user_V_1_reg_197pp0_it4 <= ap_reg_phiprechg_tmp_user_V_1_reg_197pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
        ap_reg_ppstg_l_read_reg_657_pp0_iter1 <= l_read_reg_657;
        ap_reg_ppstg_r_read_reg_647_pp0_iter1 <= r_read_reg_647;
        ap_reg_ppstg_tmp_14_reg_711_pp0_iter1 <= tmp_14_reg_711;
        ap_reg_ppstg_tmp_data_V_1_reg_662_pp0_iter1 <= tmp_data_V_1_reg_662;
        ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter1 <= tmp_dest_V_reg_705;
        ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter1 <= tmp_id_V_reg_699;
        ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter1 <= tmp_keep_V_reg_670;
        ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter1 <= tmp_last_V_reg_690;
        ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter1 <= tmp_strb_V_reg_676;
        ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter1 <= tmp_user_V_reg_682;
        c_read_reg_652 <= c;
        l_read_reg_657 <= l;
        r_read_reg_647 <= r;
        tmp_13_cast_reg_733 <= {{dl[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_14_reg_711 <= tmp_14_fu_265_p1;
        tmp_15_reg_723 <= tmp_15_fu_276_p1;
        tmp_25_cast_reg_743 <= {{dl[ap_const_lv32_17 : ap_const_lv32_10]}};
        tmp_data_V_1_reg_662 <= src_TDATA;
        tmp_dest_V_reg_705 <= src_TDEST;
        tmp_id_V_reg_699 <= src_TID;
        tmp_keep_V_reg_670 <= src_TKEEP;
        tmp_last_V_reg_690 <= src_TLAST;
        tmp_strb_V_reg_676 <= src_TSTRB;
        tmp_user_V_reg_682 <= src_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY)))) begin
        ap_reg_ppstg_l_read_reg_657_pp0_iter2 <= ap_reg_ppstg_l_read_reg_657_pp0_iter1;
        ap_reg_ppstg_l_read_reg_657_pp0_iter3 <= ap_reg_ppstg_l_read_reg_657_pp0_iter2;
        ap_reg_ppstg_r_read_reg_647_pp0_iter2 <= ap_reg_ppstg_r_read_reg_647_pp0_iter1;
        ap_reg_ppstg_tmp_13_cast_reg_733_pp0_iter2 <= tmp_13_cast_reg_733;
        ap_reg_ppstg_tmp_13_cast_reg_733_pp0_iter3 <= ap_reg_ppstg_tmp_13_cast_reg_733_pp0_iter2;
        ap_reg_ppstg_tmp_14_reg_711_pp0_iter2 <= ap_reg_ppstg_tmp_14_reg_711_pp0_iter1;
        ap_reg_ppstg_tmp_15_reg_723_pp0_iter2 <= tmp_15_reg_723;
        ap_reg_ppstg_tmp_15_reg_723_pp0_iter3 <= ap_reg_ppstg_tmp_15_reg_723_pp0_iter2;
        ap_reg_ppstg_tmp_25_cast_reg_743_pp0_iter2 <= tmp_25_cast_reg_743;
        ap_reg_ppstg_tmp_25_cast_reg_743_pp0_iter3 <= ap_reg_ppstg_tmp_25_cast_reg_743_pp0_iter2;
        ap_reg_ppstg_tmp_data_V_1_reg_662_pp0_iter2 <= ap_reg_ppstg_tmp_data_V_1_reg_662_pp0_iter1;
        ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter2 <= ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter1;
        ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter3 <= ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter2;
        ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter2 <= ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter1;
        ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter3 <= ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter2;
        ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter2 <= ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter1;
        ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter3 <= ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter2;
        ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter2 <= ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter1;
        ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter3 <= ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter2;
        ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter2 <= ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter1;
        ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter3 <= ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter2;
        ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter2 <= ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter1;
        ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter3 <= ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter2;
        guard_variable_for_stream_stre_reg_768 <= guard_variable_for_stream_stre;
        tmp_7_reg_758 <= grp_fu_322_p2;
        tmp_8_reg_753 <= grp_fu_292_p2;
        tmp_9_reg_763 <= grp_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
        dc <= tmp_data_V_1_reg_662;
        dl <= dc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))) & (1'b0 == guard_variable_for_stream_stre_load_fu_372_p1))) begin
        guard_variable_for_stream_stre <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
        p_out_data_V <= dn_fu_497_p4;
        p_out_dest_V <= ap_reg_ppstg_tmp_dest_V_reg_705_pp0_iter3;
        p_out_id_V <= ap_reg_ppstg_tmp_id_V_reg_699_pp0_iter3;
        p_out_keep_V <= ap_reg_ppstg_tmp_keep_V_reg_670_pp0_iter3;
        p_out_last_V <= ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter3;
        p_out_strb_V <= ap_reg_ppstg_tmp_strb_V_reg_676_pp0_iter3;
        p_out_user_V <= ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter3;
        x <= x_new_fu_582_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
        tmp1_reg_772 <= grp_fu_640_p3;
        tmp2_reg_777 <= grp_fu_602_p3;
        tmp3_reg_782 <= grp_fu_625_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))) & ~(1'b0 == y_flag_1_fu_562_p2))) begin
        y <= y_new_1_fu_566_p3;
    end
end

always @ (*) begin
    if (ap_sig_55) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_dst_TREADY)) begin
        ap_sig_ioackin_dst_TREADY = dst_TREADY;
    end else begin
        ap_sig_ioackin_dst_TREADY = 1'b1;
    end
end

assign ap_sig_pprstidle_pp0 = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it4)) begin
        dst_TDATA_blk_n = dst_TREADY;
    end else begin
        dst_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~((1'b1 == 1'b1) & (src_TVALID == 1'b0)) & (1'b0 == ap_reg_ioackin_dst_TREADY))) begin
        dst_TVALID = 1'b1;
    end else begin
        dst_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
        grp_fu_292_ce = 1'b1;
    end else begin
        grp_fu_292_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
        grp_fu_322_ce = 1'b1;
    end else begin
        grp_fu_322_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
        grp_fu_352_ce = 1'b1;
    end else begin
        grp_fu_352_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == 1'b1))) begin
        src_TDATA_blk_n = src_TVALID;
    end else begin
        src_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == 1'b1) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))))) begin
        src_TREADY = 1'b1;
    end else begin
        src_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == guard_variable_for_stream_stre_reg_768))) begin
        tmp_data_V_phi_fu_170_p4 = extLd_fu_426_p1;
    end else begin
        tmp_data_V_phi_fu_170_p4 = ap_reg_phiprechg_tmp_data_V_reg_167pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == guard_variable_for_stream_stre_reg_768))) begin
        tmp_dest_V_1_phi_fu_230_p4 = p_out_dest_V;
    end else begin
        tmp_dest_V_1_phi_fu_230_p4 = ap_reg_phiprechg_tmp_dest_V_1_reg_227pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == guard_variable_for_stream_stre_reg_768))) begin
        tmp_id_V_1_phi_fu_220_p4 = p_out_id_V;
    end else begin
        tmp_id_V_1_phi_fu_220_p4 = ap_reg_phiprechg_tmp_id_V_1_reg_217pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == guard_variable_for_stream_stre_reg_768))) begin
        tmp_keep_V_1_phi_fu_180_p4 = p_out_keep_V;
    end else begin
        tmp_keep_V_1_phi_fu_180_p4 = ap_reg_phiprechg_tmp_keep_V_1_reg_177pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == guard_variable_for_stream_stre_reg_768))) begin
        tmp_last_V_1_phi_fu_210_p4 = p_out_last_V;
    end else begin
        tmp_last_V_1_phi_fu_210_p4 = ap_reg_phiprechg_tmp_last_V_1_reg_207pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == guard_variable_for_stream_stre_reg_768))) begin
        tmp_strb_V_1_phi_fu_190_p4 = p_out_strb_V;
    end else begin
        tmp_strb_V_1_phi_fu_190_p4 = ap_reg_phiprechg_tmp_strb_V_1_reg_187pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == guard_variable_for_stream_stre_reg_768))) begin
        tmp_user_V_1_phi_fu_200_p4 = p_out_user_V;
    end else begin
        tmp_user_V_1_phi_fu_200_p4 = ap_reg_phiprechg_tmp_user_V_1_reg_197pp0_it4;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_tmp_data_V_reg_167pp0_it3 = 'bx;

assign ap_reg_phiprechg_tmp_dest_V_1_reg_227pp0_it3 = 'bx;

assign ap_reg_phiprechg_tmp_id_V_1_reg_217pp0_it3 = 'bx;

assign ap_reg_phiprechg_tmp_keep_V_1_reg_177pp0_it3 = 'bx;

assign ap_reg_phiprechg_tmp_last_V_1_reg_207pp0_it3 = 'bx;

assign ap_reg_phiprechg_tmp_strb_V_1_reg_187pp0_it3 = 'bx;

assign ap_reg_phiprechg_tmp_user_V_1_reg_197pp0_it3 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_219 = ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == 1'b1) & (src_TVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_sig_ioackin_dst_TREADY))));
end

always @ (*) begin
    ap_sig_55 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

assign dn_fu_497_p4 = {{{tmp_12_fu_488_p4}, {tmp_fu_476_p4}}, {tmp_11_cast_fu_464_p4}};

assign dst_TDATA = tmp_data_V_phi_fu_170_p4;

assign dst_TDEST = tmp_dest_V_1_phi_fu_230_p4;

assign dst_TID = tmp_id_V_1_phi_fu_220_p4;

assign dst_TKEEP = tmp_keep_V_1_phi_fu_180_p4;

assign dst_TLAST = tmp_last_V_1_phi_fu_210_p4;

assign dst_TSTRB = tmp_strb_V_1_phi_fu_190_p4;

assign dst_TUSER = tmp_user_V_1_phi_fu_200_p4;

assign extLd_fu_426_p1 = p_out_data_V;

assign grp_fu_292_p0 = tmp_1_cast1_fu_269_p1;

assign grp_fu_292_p1 = grp_fu_292_p10;

assign grp_fu_292_p10 = tmp_16_fu_284_p1;

assign grp_fu_322_p0 = tmp_1_cast1_fu_269_p1;

assign grp_fu_322_p1 = grp_fu_322_p10;

assign grp_fu_322_p10 = tmp_16_cast_fu_308_p4;

assign grp_fu_352_p0 = tmp_1_cast1_fu_269_p1;

assign grp_fu_352_p1 = grp_fu_352_p10;

assign grp_fu_352_p10 = tmp_28_cast_fu_338_p4;

assign grp_fu_602_p0 = tmp_2_cast1_fu_369_p1;

assign grp_fu_602_p1 = grp_fu_602_p10;

assign grp_fu_602_p10 = tmp_19_cast_fu_385_p4;

assign grp_fu_609_p0 = tmp_cast1_fu_411_p1;

assign grp_fu_609_p1 = grp_fu_609_p10;

assign grp_fu_609_p10 = ap_reg_ppstg_tmp_15_reg_723_pp0_iter3;

assign grp_fu_617_p0 = tmp_cast1_fu_411_p1;

assign grp_fu_617_p1 = grp_fu_617_p10;

assign grp_fu_617_p10 = ap_reg_ppstg_tmp_25_cast_reg_743_pp0_iter3;

assign grp_fu_625_p0 = tmp_2_cast1_fu_369_p1;

assign grp_fu_625_p1 = grp_fu_625_p10;

assign grp_fu_625_p10 = tmp_31_cast_fu_398_p4;

assign grp_fu_632_p0 = tmp_cast1_fu_411_p1;

assign grp_fu_632_p1 = grp_fu_632_p10;

assign grp_fu_632_p10 = ap_reg_ppstg_tmp_13_cast_reg_733_pp0_iter3;

assign grp_fu_640_p0 = tmp_2_cast1_fu_369_p1;

assign grp_fu_640_p1 = grp_fu_640_p10;

assign grp_fu_640_p10 = ap_reg_ppstg_tmp_14_reg_711_pp0_iter2;

assign guard_variable_for_stream_stre_load_fu_372_p1 = guard_variable_for_stream_stre;

assign not_tmp_last_V_load_fu_573_p2 = (ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter3 ^ 1'b1);

assign tmp_11_cast_fu_464_p4 = {{grp_fu_609_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_12_fu_488_p4 = {{grp_fu_617_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_13_fu_549_p3 = ((ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter3[0:0] === 1'b1) ? ap_const_lv16_1 : y_load_op_fu_543_p2);

assign tmp_14_fu_265_p1 = src_TDATA[7:0];

assign tmp_15_fu_276_p1 = dl[7:0];

assign tmp_16_cast_fu_308_p4 = {{dc[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_16_fu_284_p1 = dc[7:0];

assign tmp_19_cast_fu_385_p4 = {{ap_reg_ppstg_tmp_data_V_1_reg_662_pp0_iter2[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_1_cast1_fu_269_p1 = c_read_reg_652;

assign tmp_28_cast_fu_338_p4 = {{dc[ap_const_lv32_17 : ap_const_lv32_10]}};

assign tmp_2_cast1_fu_369_p1 = ap_reg_ppstg_r_read_reg_647_pp0_iter2;

assign tmp_31_cast_fu_398_p4 = {{ap_reg_ppstg_tmp_data_V_1_reg_662_pp0_iter2[ap_const_lv32_17 : ap_const_lv32_10]}};

assign tmp_40_cast_fu_578_p1 = not_tmp_last_V_load_fu_573_p2;

assign tmp_cast1_fu_411_p1 = ap_reg_ppstg_l_read_reg_657_pp0_iter3;

assign tmp_fu_476_p4 = {{grp_fu_632_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign x_load_op_fu_556_p2 = (ap_const_lv16_1 + x);

assign x_new_fu_582_p3 = ((y_flag_1_fu_562_p2[0:0] === 1'b1) ? tmp_40_cast_fu_578_p1 : x_load_op_fu_556_p2);

assign y_flag_1_fu_562_p2 = (ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter3 | ap_reg_ppstg_tmp_user_V_reg_682_pp0_iter3);

assign y_load_op_fu_543_p2 = (ap_const_lv16_1 + y);

assign y_new_1_fu_566_p3 = ((ap_reg_ppstg_tmp_last_V_reg_690_pp0_iter3[0:0] === 1'b1) ? tmp_13_fu_549_p3 : ap_const_lv16_0);

endmodule //stream
