TimeQuest Timing Analyzer report for sd_bmp_hdmi
Wed Jan 21 16:15:04 2026
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. MTBF Summary
 42. Synchronizer Summary
 43. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 56. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 57. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 59. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 61. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 64. Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. MTBF Summary
 81. Synchronizer Summary
 82. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 93. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 94. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 95. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 97. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 98. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
100. Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
102. Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
110. Setup Times
111. Hold Times
112. Clock to Output Times
113. Minimum Clock to Output Times
114. Output Enable Times
115. Minimum Output Enable Times
116. Output Disable Times
117. Minimum Output Disable Times
118. MTBF Summary
119. Synchronizer Summary
120. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
123. Multicorner Timing Analysis Summary
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Board Trace Model Assignments
129. Input Transition Times
130. Signal Integrity Metrics (Slow 1200mv 0c Model)
131. Signal Integrity Metrics (Slow 1200mv 85c Model)
132. Signal Integrity Metrics (Fast 1200mv 0c Model)
133. Setup Transfers
134. Hold Transfers
135. Recovery Transfers
136. Removal Transfers
137. Report TCCS
138. Report RSKM
139. Unconstrained Paths
140. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; sd_bmp_hdmi                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; sd_bmp_hdmi.sdc ; OK     ; Wed Jan 21 16:15:02 2026 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 10.000 ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; Generated ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; Generated ; 20.000 ; 50.0 MHz  ; 10.000 ; 20.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] }  ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3.076  ; 325.1 MHz ; 0.000  ; 1.538  ; 50.00      ; 2         ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { sys_clk }                                                   ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 117.0 MHz  ; 117.0 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 139.72 MHz ; 139.72 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 147.93 MHz ; 147.93 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;      ;
; 291.29 MHz ; 291.29 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;      ;
; 355.11 MHz ; 355.11 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.452 ; -6.387        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.549 ; -3.000        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.260  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 6.602  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 6.965  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.226 ; -0.252        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.378  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.386  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.435  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.452  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.436 ; -68.208       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 6.185  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.461 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.711 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.700 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.410 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.718 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.719 ; 0.000         ;
; sys_clk                                                   ; 9.832 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.777      ;
; -3.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.619      ;
; -3.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.380      ;
; -3.029 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.354      ;
; -2.935 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.260      ;
; -2.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.187      ;
; -2.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.187      ;
; -2.850 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.175      ;
; -2.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.037      ;
; -2.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 1.962      ;
; -2.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 1.883      ;
; 2.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 7.064      ;
; 2.844  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 7.063      ;
; 2.851  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 7.056      ;
; 2.986  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.921      ;
; 2.987  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.920      ;
; 2.994  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.913      ;
; 2.997  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.923      ;
; 2.998  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.922      ;
; 3.009  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.911      ;
; 3.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.822      ;
; 3.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.821      ;
; 3.093  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.814      ;
; 3.121  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.798      ;
; 3.122  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.797      ;
; 3.129  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.790      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.143  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.777      ;
; 3.179  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.728      ;
; 3.180  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.727      ;
; 3.187  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.720      ;
; 3.266  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.641      ;
; 3.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.640      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.291  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.629      ;
; 3.404  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.516      ;
; 3.405  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.515      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.511      ;
; 3.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.498      ;
; 3.410  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.497      ;
; 3.434  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.474      ;
; 3.435  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.473      ;
; 3.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.466      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.452      ;
; 3.508  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.399      ;
; 3.509  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.398      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
; 3.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.401      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 2.747      ;
; -1.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 2.650      ;
; -1.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 2.594      ;
; -1.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 2.559      ;
; -1.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 2.491      ;
; -1.200 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 2.399      ;
; -1.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 2.357      ;
; -1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 2.335      ;
; -0.910 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 2.108      ;
; -0.845 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 2.043      ;
; -0.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 1.621      ;
; 6.837  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.467      ;
; 6.866  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.438      ;
; 6.896  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.409      ;
; 6.925  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 8.380      ;
; 7.108  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.196      ;
; 7.137  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.167      ;
; 7.261  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 8.042      ;
; 7.261  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 8.042      ;
; 7.272  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 8.031      ;
; 7.272  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 8.031      ;
; 7.418  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.885      ;
; 7.418  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.885      ;
; 7.421  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.883      ;
; 7.479  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.824      ;
; 7.480  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.825      ;
; 7.490  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.813      ;
; 7.520  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.779      ;
; 7.574  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.730      ;
; 7.577  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.722      ;
; 7.600  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.703      ;
; 7.603  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.701      ;
; 7.611  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.692      ;
; 7.617  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.688      ;
; 7.628  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.677      ;
; 7.636  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.667      ;
; 7.641  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.664      ;
; 7.652  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.653      ;
; 7.666  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.633      ;
; 7.690  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.614      ;
; 7.692  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.612      ;
; 7.696  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.603      ;
; 7.698  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.601      ;
; 7.719  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.585      ;
; 7.723  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.576      ;
; 7.753  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.546      ;
; 7.757  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.546      ;
; 7.774  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.531      ;
; 7.798  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.507      ;
; 7.827  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.478      ;
; 7.838  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.467      ;
; 7.844  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.455      ;
; 7.874  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.425      ;
; 7.886  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.413      ;
; 7.895  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.410      ;
; 7.904  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.401      ;
; 7.945  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.360      ;
; 7.956  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.349      ;
; 7.984  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.321      ;
; 8.032  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.267      ;
; 8.041  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.264      ;
; 8.041  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.263      ;
; 8.050  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.255      ;
; 8.062  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 7.237      ;
; 8.070  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.234      ;
; 8.071  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.234      ;
; 8.075  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.228      ;
; 8.075  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.228      ;
; 8.078  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.226      ;
; 8.080  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.225      ;
; 8.089  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.084     ; 7.212      ;
; 8.102  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.203      ;
; 8.105  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.200      ;
; 8.118  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.084     ; 7.183      ;
; 8.137  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.168      ;
; 8.158  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.146      ;
; 8.204  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.101      ;
; 8.206  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.099      ;
; 8.233  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.072      ;
; 8.235  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.070      ;
; 8.243  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.062      ;
; 8.251  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.054      ;
; 8.274  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.030      ;
; 8.281  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.024      ;
; 8.293  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 7.010      ;
; 8.328  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 6.971      ;
; 8.349  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 6.955      ;
; 8.385  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 6.914      ;
; 8.389  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.916      ;
; 8.414  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 6.889      ;
; 8.416  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.889      ;
; 8.419  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.886      ;
; 8.431  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.874      ;
; 8.445  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.860      ;
; 8.455  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.850      ;
; 8.506  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.086     ; 6.793      ;
; 8.515  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 6.788      ;
; 8.526  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 6.777      ;
; 8.549  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.756      ;
; 8.578  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 6.727      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.260 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.730      ;
; 0.264 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.726      ;
; 0.264 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.726      ;
; 0.421 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.569      ;
; 0.425 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.565      ;
; 0.425 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.565      ;
; 0.553 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.442      ;
; 0.554 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.441      ;
; 0.555 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.440      ;
; 0.555 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.440      ;
; 0.557 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.438      ;
; 0.558 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.439      ;
; 0.558 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.439      ;
; 0.558 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.439      ;
; 0.559 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.438      ;
; 0.559 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.438      ;
; 0.559 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.438      ;
; 0.560 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.435      ;
; 0.561 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.434      ;
; 0.568 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.429      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.395      ;
; 0.627 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.363      ;
; 0.631 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.359      ;
; 0.631 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 2.359      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.281      ;
; 0.715 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.280      ;
; 0.716 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.279      ;
; 0.716 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.279      ;
; 0.718 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.277      ;
; 0.719 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.278      ;
; 0.719 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.278      ;
; 0.719 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.278      ;
; 0.720 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.277      ;
; 0.720 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.277      ;
; 0.720 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.277      ;
; 0.721 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.274      ;
; 0.722 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.273      ;
; 0.729 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.268      ;
; 0.763 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.234      ;
; 0.853 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.689      ;
; 0.855 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.687      ;
; 0.861 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.135      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.133      ;
; 0.872 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.124      ;
; 0.872 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.124      ;
; 0.896 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.101      ;
; 0.902 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.095      ;
; 0.902 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.095      ;
; 0.902 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.095      ;
; 0.902 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.095      ;
; 0.903 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.094      ;
; 0.903 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.094      ;
; 0.910 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.085      ;
; 0.911 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.084      ;
; 0.911 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.084      ;
; 0.912 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.083      ;
; 0.912 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.083      ;
; 0.914 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.081      ;
; 0.915 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.080      ;
; 0.921 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.076      ;
; 0.960 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.037      ;
; 1.022 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.974      ;
; 1.024 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.972      ;
; 1.033 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.963      ;
; 1.033 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.963      ;
; 1.045 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.821      ;
; 1.092 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.449      ;
; 1.095 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.771      ;
; 1.096 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.447      ;
; 1.099 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.443      ;
; 1.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.876      ;
; 1.122 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.421      ;
; 1.123 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.418      ;
; 1.130 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.412      ;
; 1.155 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.841      ;
; 1.157 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.839      ;
; 1.176 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.820      ;
; 1.176 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.820      ;
; 1.204 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.794      ;
; 1.224 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.186     ; 1.667      ;
; 1.224 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.774      ;
; 1.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.770      ;
; 1.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.767      ;
; 1.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.766      ;
; 1.235 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.761      ;
; 1.238 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.760      ;
; 1.244 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.754      ;
; 1.261 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.605      ;
; 1.268 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.730      ;
; 1.272 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.180     ; 1.625      ;
; 1.274 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.723      ;
; 1.281 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.717      ;
; 1.287 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.711      ;
; 1.289 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.578      ;
; 1.297 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.701      ;
; 1.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.695      ;
; 1.304 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.561      ;
; 1.305 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.693      ;
; 1.311 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.687      ;
; 1.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 1.679      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.602  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 3.232      ;
; 6.870  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 2.962      ;
; 6.905  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 2.926      ;
; 6.941  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 2.893      ;
; 6.993  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 2.839      ;
; 7.076  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 2.756      ;
; 7.108  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 2.724      ;
; 7.109  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 2.725      ;
; 7.218  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 2.614      ;
; 7.280  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 2.554      ;
; 7.452  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 2.364      ;
; 7.452  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 2.364      ;
; 7.452  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 2.364      ;
; 7.461  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 2.366      ;
; 7.569  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 2.258      ;
; 7.715  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 2.101      ;
; 7.811  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 2.016      ;
; 7.822  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.220     ; 1.959      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 1.949      ;
; 7.933  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.883      ;
; 8.000  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.816      ;
; 8.017  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.799      ;
; 8.019  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.797      ;
; 8.378  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.414      ;
; 8.383  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.409      ;
; 8.412  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.380      ;
; 8.414  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.378      ;
; 8.553  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 1.281      ;
; 8.594  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.198      ;
; 8.594  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.198      ;
; 8.596  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.196      ;
; 8.597  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.195      ;
; 8.598  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.194      ;
; 8.640  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 1.152      ;
; 8.714  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 1.103      ;
; 8.932  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 0.885      ;
; 13.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.679      ;
; 13.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.280      ;
; 13.983 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.950      ;
; 14.044 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.875      ;
; 14.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.669      ;
; 14.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.619      ;
; 14.565 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.341      ;
; 14.566 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.340      ;
; 14.567 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.339      ;
; 14.568 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.338      ;
; 14.615 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.318      ;
; 14.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.297      ;
; 14.655 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[23]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.265      ;
; 14.657 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.263      ;
; 14.658 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.262      ;
; 14.660 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.260      ;
; 14.739 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.180      ;
; 14.741 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.165      ;
; 14.742 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.164      ;
; 14.787 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.134      ;
; 14.799 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.134      ;
; 14.858 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.061      ;
; 14.858 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[21]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.061      ;
; 14.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 5.074      ;
; 14.874 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.032      ;
; 14.875 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.031      ;
; 14.882 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[25]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.038      ;
; 14.883 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[22]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.037      ;
; 14.887 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[14]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.033      ;
; 14.888 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[15]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.032      ;
; 15.001 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.920      ;
; 15.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.867      ;
; 15.057 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.862      ;
; 15.126 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.807      ;
; 15.148 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.771      ;
; 15.149 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.770      ;
; 15.149 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 4.769      ;
; 15.150 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 4.768      ;
; 15.170 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.749      ;
; 15.171 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.748      ;
; 15.173 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.746      ;
; 15.174 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.745      ;
; 15.217 ; sd_read_photo:u_sd_read_photo|sdram_wr_en                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.709      ;
; 15.255 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[7]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.665      ;
; 15.262 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 4.673      ;
; 15.270 ; sd_read_photo:u_sd_read_photo|sdram_wr_en                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.656      ;
; 15.274 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.659      ;
; 15.284 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[23]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.635      ;
; 15.286 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.633      ;
; 15.287 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.632      ;
; 15.289 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.630      ;
; 15.312 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.607      ;
; 15.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.613      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.965  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 2.824      ;
; 6.965  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 2.824      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 6.980  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.833      ;
; 7.171  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.642      ;
; 16.567 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.353      ;
; 16.640 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.280      ;
; 16.645 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.105     ; 3.251      ;
; 16.645 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.105     ; 3.251      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.660 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.260      ;
; 16.720 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.200      ;
; 16.813 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.107      ;
; 16.851 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.069      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.073      ;
; 16.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 3.058      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 3.053      ;
; 16.959 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.961      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.974      ;
; 17.004 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.916      ;
; 17.050 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.870      ;
; 17.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.823      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.122 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.066     ; 2.813      ;
; 17.127 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.792      ;
; 17.166 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.753      ;
; 17.167 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.752      ;
; 17.202 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.717      ;
; 17.211 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.708      ;
; 17.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.677      ;
; 17.253 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.665      ;
; 17.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.658      ;
; 17.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.655      ;
; 17.270 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.648      ;
; 17.332 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.587      ;
; 17.372 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.547      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.530      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.323      ; 1.451      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 1.650      ;
; 0.041  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 1.717      ;
; 0.045  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.323      ; 1.722      ;
; 0.097  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 1.773      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 1.877      ;
; 0.308  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.323      ; 1.985      ;
; 0.337  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 2.013      ;
; 0.354  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.323      ; 2.031      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.484  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.500  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.503  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.508  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.517  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.519  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.812      ;
; 0.521  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.170      ;
; 0.522  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.172      ;
; 0.542  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.323      ; 2.219      ;
; 0.550  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.558  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.211      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.229      ;
; 0.597  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.250      ;
; 0.625  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.640  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.293      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.669  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.691  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.983      ;
; 0.692  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.984      ;
; 0.693  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.729  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.023      ;
; 0.741  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.747  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 2.423      ;
; 0.752  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.752  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.762  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.415      ;
; 0.763  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.776  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.777  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.778  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.779  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.782  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.786  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.788  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.796  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.087      ;
; 0.796  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.801  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.092      ;
; 0.801  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.094      ;
; 0.803  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.810  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.811  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.839  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.132      ;
; 0.852  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.505      ;
; 0.856  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.150      ;
; 0.870  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.522      ;
; 0.873  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.525      ;
; 0.888  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.181      ;
; 0.894  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.543      ;
; 0.902  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.551      ;
; 0.902  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.193      ;
; 0.906  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.200      ;
; 0.906  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.200      ;
; 0.911  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.204      ;
; 0.913  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.206      ;
; 0.915  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.567      ;
; 0.919  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.212      ;
; 0.940  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.233      ;
; 0.940  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.231      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.115      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.166      ;
; 0.443 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.174      ;
; 0.452 ; sd_read_photo:u_sd_read_photo|rd_addr_sw                                                                                                                               ; sd_read_photo:u_sd_read_photo|rd_addr_sw                                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.209      ;
; 0.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.236      ;
; 0.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.815      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.826      ;
; 0.535 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.827      ;
; 0.541 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.834      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.836      ;
; 0.551 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.844      ;
; 0.556 ; sd_read_photo:u_sd_read_photo|rgb888_data[12]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 1.304      ;
; 0.562 ; sd_read_photo:u_sd_read_photo|rgb888_data[5]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 1.310      ;
; 0.562 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.855      ;
; 0.571 ; sd_read_photo:u_sd_read_photo|rgb888_data[10]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 1.319      ;
; 0.580 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.874      ;
; 0.582 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[11]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.875      ;
; 0.585 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[3]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.878      ;
; 0.585 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[15]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.878      ;
; 0.586 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[7]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.879      ;
; 0.587 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[22]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.880      ;
; 0.599 ; sd_read_photo:u_sd_read_photo|rgb888_data[13]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 1.347      ;
; 0.605 ; sd_read_photo:u_sd_read_photo|rgb888_data[3]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.348      ;
; 0.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 1.044      ;
; 0.619 ; sd_read_photo:u_sd_read_photo|rgb888_data[11]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.362      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.390      ;
; 0.654 ; sd_read_photo:u_sd_read_photo|rgb888_data[6]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.397      ;
; 0.656 ; sd_read_photo:u_sd_read_photo|rgb888_data[4]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 1.404      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.950      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.952      ;
; 0.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.954      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.966      ;
; 0.677 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.969      ;
; 0.680 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[2]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.974      ;
; 0.693 ; sd_read_photo:u_sd_read_photo|rgb888_data[7]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.436      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.429      ;
; 0.696 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[20]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.989      ;
; 0.697 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[10]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[12]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[21]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[13]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.437      ;
; 0.702 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.996      ;
; 0.703 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[4]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.996      ;
; 0.703 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[5]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.996      ;
; 0.704 ; sd_read_photo:u_sd_read_photo|val_data_t[6]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[6]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.997      ;
; 0.705 ; sd_read_photo:u_sd_read_photo|val_data_t[6]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[14]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.998      ;
; 0.705 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.997      ;
; 0.709 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.001      ;
; 0.710 ; sd_read_photo:u_sd_read_photo|rgb888_data[22]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.452      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.004      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                            ; sd_read_photo:u_sd_read_photo|val_data_t[13]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.007      ;
; 0.717 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[1]                                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.012      ;
; 0.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; sd_read_photo:u_sd_read_photo|rd_busy_d0                                                                                                                               ; sd_read_photo:u_sd_read_photo|rd_busy_d1                                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.017      ;
; 0.725 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.456      ;
; 0.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.021      ;
; 0.733 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_read_photo:u_sd_read_photo|val_data_t[12]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.027      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.028      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; sd_read_photo:u_sd_read_photo|val_data_t[11]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rgb888_data[3]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sd_read_photo:u_sd_read_photo|val_data_t[13]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rgb888_data[5]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sd_read_photo:u_sd_read_photo|val_data_t[2]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[10]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]                                                                                                                          ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; sd_read_photo:u_sd_read_photo|delay_cnt[11]                                                                                                                            ; sd_read_photo:u_sd_read_photo|delay_cnt[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; sd_read_photo:u_sd_read_photo|val_data_t[14]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rgb888_data[6]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.386 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.795      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.502 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.529 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.938      ;
; 0.531 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.940      ;
; 0.545 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.838      ;
; 0.566 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.859      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.982      ;
; 0.577 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.986      ;
; 0.577 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.986      ;
; 0.578 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.987      ;
; 0.578 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.987      ;
; 0.583 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.876      ;
; 0.584 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.877      ;
; 0.584 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.877      ;
; 0.584 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.877      ;
; 0.585 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.993      ;
; 0.590 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.000      ;
; 0.607 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.015      ;
; 0.608 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.016      ;
; 0.609 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.017      ;
; 0.628 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.037      ;
; 0.641 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.651 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.944      ;
; 0.652 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.945      ;
; 0.691 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.984      ;
; 0.692 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.985      ;
; 0.692 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.985      ;
; 0.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.986      ;
; 0.696 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.988      ;
; 0.697 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.990      ;
; 0.725 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.729 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.137      ;
; 0.733 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.141      ;
; 0.740 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.743 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.760 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.775 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.069      ;
; 0.775 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.069      ;
; 0.776 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.070      ;
; 0.787 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.791 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.084      ;
; 0.801 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.094      ;
; 0.804 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.097      ;
; 0.826 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.236      ;
; 0.833 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.126      ;
; 0.836 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.176      ; 1.240      ;
; 0.839 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.176      ; 1.243      ;
; 0.848 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.140      ;
; 0.849 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.142      ;
; 0.860 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.270      ;
; 0.864 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.274      ;
; 0.867 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.277      ;
; 0.867 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.277      ;
; 0.882 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.292      ;
; 0.882 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.290      ;
; 0.966 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.184      ; 1.378      ;
; 0.983 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.391      ;
; 1.000 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.292      ;
; 1.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.288      ;
; 1.023 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.316      ;
; 1.027 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.322      ;
; 1.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.336      ;
; 1.042 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.337      ;
; 1.042 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.337      ;
; 1.044 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.183      ; 1.455      ;
; 1.053 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.346      ;
; 1.053 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.346      ;
; 1.078 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.373      ;
; 1.081 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.375      ;
; 1.082 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.376      ;
; 1.082 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.376      ;
; 1.086 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.496      ;
; 1.096 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.391      ;
; 1.099 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.176      ; 1.503      ;
; 1.108 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.292      ;
; 1.113 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.407      ;
; 1.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.408      ;
; 1.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.299      ;
; 1.119 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.303      ;
; 1.156 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.449      ;
; 1.164 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.348      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.165      ;
; 0.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.172      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.196      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.211      ;
; 0.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.210      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.153      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.800      ;
; 0.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.172      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.188      ;
; 0.541 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.194      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.204      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.852      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.952      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.958      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.966      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.980      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.425      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.711 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.005      ;
; 0.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.755 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.412      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.758 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.761 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.789      ;
; 0.500 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.794      ;
; 0.641 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.935      ;
; 0.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.942      ;
; 0.670 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.963      ;
; 0.741 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.051      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.064      ;
; 0.774 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.067      ;
; 0.776 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.069      ;
; 0.778 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.071      ;
; 0.779 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.075      ;
; 0.808 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.076      ;
; 0.816 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.109      ;
; 0.817 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.110      ;
; 0.876 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.169      ;
; 0.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.170      ;
; 0.878 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.171      ;
; 0.879 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.172      ;
; 0.879 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.172      ;
; 0.880 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.173      ;
; 0.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.176      ;
; 0.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.176      ;
; 0.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.176      ;
; 0.897 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.191      ;
; 0.919 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.212      ;
; 0.919 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.212      ;
; 1.057 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.350      ;
; 1.057 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.350      ;
; 1.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.394      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.401      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.410      ;
; 1.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.422      ;
; 1.148 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.441      ;
; 1.178 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.472      ;
; 1.179 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.473      ;
; 1.198 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.491      ;
; 1.198 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.491      ;
; 1.218 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.512      ;
; 1.218 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.513      ;
; 1.229 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.525      ;
; 1.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.525      ;
; 1.238 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.533      ;
; 1.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.534      ;
; 1.247 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.541      ;
; 1.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.545      ;
; 1.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.545      ;
; 1.256 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.551      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.625      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.547      ; 3.622      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.547      ; 3.622      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.628      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.488      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.547      ; 3.485      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.547      ; 3.485      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.491      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.550      ; 3.330      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.547      ; 3.327      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.547      ; 3.327      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.333      ;
; 12.518 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 2.779      ;
; 12.518 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 2.779      ;
; 12.518 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 2.779      ;
; 12.518 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 2.779      ;
; 12.518 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.088     ; 2.779      ;
; 12.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.701      ;
; 12.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.701      ;
; 12.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.701      ;
; 12.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 2.436      ;
; 12.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 2.436      ;
; 12.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 2.436      ;
; 12.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 2.436      ;
; 12.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 2.436      ;
; 12.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 2.436      ;
; 12.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.083     ; 2.436      ;
; 12.895 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 2.403      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[11]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[13]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[14]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[15]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.659      ;
; 6.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.656      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.658      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.658      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[12]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.658      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[8]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[9]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[10]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[12]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 3.655      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_en      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 3.627      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[16]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[17]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[19]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[20]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[21]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[22]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[23]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[24]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[25]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[26]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[29]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[30]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[31]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.643      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[15]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[14]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[13]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[12]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[11]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[23]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[22]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[21]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[20]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 3.623      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[19]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.628      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.202     ; 3.612      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.202     ; 3.612      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.202     ; 3.612      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.202     ; 3.612      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.202     ; 3.612      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.202     ; 3.612      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[12] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 3.614      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 3.614      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[14] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 3.614      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 3.614      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[16] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 3.614      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 3.614      ;
; 6.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[18] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.199     ; 3.615      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.132      ;
; 1.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.311      ; 3.127      ;
; 1.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.311      ; 3.127      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.131      ;
; 1.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.135      ;
; 1.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.135      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.299      ;
; 1.629 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.311      ; 3.294      ;
; 1.629 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.311      ; 3.294      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.298      ;
; 1.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.302      ;
; 1.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.302      ;
; 1.640 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.934      ;
; 1.640 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.934      ;
; 1.640 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.934      ;
; 1.640 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.934      ;
; 1.640 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.934      ;
; 1.640 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.934      ;
; 1.640 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.934      ;
; 1.640 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.934      ;
; 1.654 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.947      ;
; 1.654 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.947      ;
; 1.654 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.947      ;
; 1.654 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.947      ;
; 1.654 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.947      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.436      ;
; 1.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.311      ; 3.431      ;
; 1.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.311      ; 3.431      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.314      ; 3.435      ;
; 1.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.439      ;
; 1.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.439      ;
; 1.848 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.141      ;
; 1.848 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.141      ;
; 1.848 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.141      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.711 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[13]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.145      ;
; 2.711 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[16]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.145      ;
; 2.711 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[18]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.145      ;
; 2.711 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[21]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.145      ;
; 2.711 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[24]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.145      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_busy_d1        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.148      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_start_en       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.148      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_busy_d0        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.148      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.148      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[14]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.146      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.146      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[17]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.146      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[19]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.146      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.146      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.146      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[23]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.146      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[25]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.146      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.148      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_rd_done       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.148      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_addr_sw        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.148      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[11]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[12]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[13]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[14]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[15]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.204      ; 3.149      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[16]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[17]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[19]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[20]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[21]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[22]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[23]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[24]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[25]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[26]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[29]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[30]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[31]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.148      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[8]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[9]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[12]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[13]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[14]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[15]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.206      ; 3.165      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 3.163      ;
; 2.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 3.120      ;
; 2.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 3.120      ;
; 2.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 3.120      ;
; 2.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 3.120      ;
; 2.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 3.120      ;
; 2.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 3.120      ;
; 2.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 3.120      ;
; 2.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 3.120      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[18]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.124      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[16]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[20]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[21]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
; 2.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[22]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.124      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.259 ; 1.479        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.479        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.479        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.379 ; 1.537        ; 0.158          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.379 ; 1.537        ; 0.158          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                                                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                              ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                              ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                               ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                 ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                  ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                                                       ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                                       ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                       ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                       ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                       ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                       ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.727 ; 9.947        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.727 ; 9.947        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.864 ; 10.052       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.864 ; 10.052       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[0]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[10]|clk                                      ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[11]|clk                                      ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[12]|clk                                      ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[13]|clk                                      ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[1]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[2]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[3]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[4]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[5]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[6]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[7]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[8]|clk                                       ;
; 9.991 ; 9.991        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[9]|clk                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[27]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[16]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[17]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[19]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[20]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[21]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[22]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[23]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[24]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[25]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[26]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[29]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[30]              ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[31]              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en      ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[2]              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[3]              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[5]              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[0]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[10]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[11]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[1]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[2]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[3]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[4]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[5]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[6]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[8]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[9]                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[0]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]               ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[11]               ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[12]               ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[13]               ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[14]               ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[15]               ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[1]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[2]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[3]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[4]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[5]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[6]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[7]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[8]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[9]                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]            ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]      ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]      ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]      ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy        ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.556  ; 5.765  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.804  ; 5.156  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.319  ; 5.611  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.082  ; 5.367  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.556  ; 5.765  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.967  ; 5.259  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.177  ; 5.415  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.295  ; 5.580  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.269  ; 5.559  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.704  ; 4.941  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.687  ; 4.934  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.757  ; 4.991  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.671  ; 4.933  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.780  ; 5.018  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.885  ; 5.153  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.117  ; 5.335  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.157  ; 5.356  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.964  ; 5.270  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso         ; sys_clk    ; -3.574 ; -3.180 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -3.878 ; -4.117 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.000 ; -4.329 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.517 ; -4.796 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.271 ; -4.532 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.726 ; -4.914 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -4.177 ; -4.457 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -4.362 ; -4.578 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.488 ; -4.764 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.468 ; -4.745 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.909 ; -4.124 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.893 ; -4.118 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.960 ; -4.173 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.878 ; -4.117 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.983 ; -4.199 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -4.100 ; -4.356 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -4.306 ; -4.503 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.344 ; -4.523 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -4.101 ; -4.433 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso         ; sys_clk    ; 5.819  ; 5.519  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.793  ; 7.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.383  ; 5.541  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.010  ; 5.145  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.023  ; 5.158  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.095  ; 5.228  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.809  ; 4.900  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.428  ; 5.578  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.659  ; 4.790  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.147  ; 5.254  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.165  ; 5.265  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 5.141  ; 5.239  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.793  ; 7.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 5.028  ; 5.088  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.631  ; 4.673  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.851  ; 4.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.851  ; 4.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.467  ; 4.513  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.712  ; 4.734  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 4.286  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 4.293  ; 4.384  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 7.454  ; 7.580  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.895  ; 4.809  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.164  ; 5.036  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.763  ; 4.676  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.089  ; 4.971  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.717  ; 4.608  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 7.454  ; 7.580  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.878  ; 4.787  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 5.056  ; 4.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.268  ; 5.175  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.702  ; 4.605  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.899  ; 4.805  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.866  ; 4.790  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.942  ; 4.846  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.564  ; 4.503  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.502  ; 4.454  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.519  ; 4.470  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.777  ; 4.848  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.465  ; 4.516  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 1.145  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 1.043  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.119  ; 6.999  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 7.236  ; 7.039  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.841  ; 6.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.554 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.376 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; tmds_clk_n      ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.397  ; 4.365  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.385  ; 4.353  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.375  ; 4.343  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.362  ; 4.330  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.350  ; 4.318  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.340  ; 4.308  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.064  ; 4.104  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 4.784  ; 4.937  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.425  ; 4.556  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.437  ; 4.569  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.506  ; 4.636  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.233  ; 4.322  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 4.829  ; 4.974  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.084  ; 4.211  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.559  ; 4.663  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.577  ; 4.674  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.554  ; 4.648  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.211  ; 7.051  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.445  ; 4.504  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.064  ; 4.104  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 3.899  ; 3.944  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.267  ; 4.353  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 3.899  ; 3.944  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.141  ; 4.164  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.733  ; 3.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.738  ; 3.827  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.940  ; 3.894  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.316  ; 4.232  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.569  ; 4.444  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.183  ; 4.099  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.496  ; 4.381  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.139  ; 4.034  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.877  ; 7.006  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.300  ; 4.211  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.465  ; 4.352  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.676  ; 4.586  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.124  ; 4.031  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.321  ; 4.231  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.289  ; 4.216  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.363  ; 4.270  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 3.999  ; 3.940  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 3.940  ; 3.894  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 3.957  ; 3.909  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.196  ; 4.265  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.896  ; 3.946  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.646  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.547  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.402  ; 6.304  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 6.226  ; 6.014  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.020  ; 5.822  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 14.962 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 14.791 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; tmds_clk_n      ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.056  ; 4.024  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.045  ; 4.013  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.035  ; 4.003  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.035  ; 4.003  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.023  ; 3.991  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.011  ; 3.979  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.001  ; 3.969  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.001  ; 3.969  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.014 ; 4.939 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.080 ; 4.967 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.529 ; 5.437 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.950 ; 5.858 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.938 ; 5.846 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.422 ; 6.330 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 9.150 ; 9.286 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.080 ; 4.967 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.938 ; 5.846 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.014 ; 4.939 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.440 ; 6.348 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.621 ; 6.546 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.565 ; 6.490 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.621 ; 6.546 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.621 ; 6.546 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.603 ; 6.528 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.603 ; 6.528 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.447 ; 4.356 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.469 ; 4.356 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.934 ; 4.842 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.339 ; 5.247 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.327 ; 5.235 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.791 ; 5.699 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.521 ; 8.657 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.469 ; 4.356 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.327 ; 5.235 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.447 ; 4.372 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.809 ; 5.717 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.990 ; 5.915 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.936 ; 5.861 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.990 ; 5.915 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.990 ; 5.915 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.972 ; 5.897 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.972 ; 5.897 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.886     ; 4.961     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.953     ; 5.066     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.343     ; 5.435     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.728     ; 5.820     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.732     ; 5.824     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.187     ; 6.279     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 9.145     ; 9.009     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.953     ; 5.066     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.732     ; 5.824     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.886     ; 4.961     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.205     ; 6.297     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.403     ; 6.478     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.346     ; 6.421     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.403     ; 6.478     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.403     ; 6.478     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.385     ; 6.460     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.385     ; 6.460     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.321     ; 4.396     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.342     ; 4.455     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.752     ; 4.844     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.122     ; 5.214     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.125     ; 5.217     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.562     ; 5.654     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.522     ; 8.386     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.342     ; 4.455     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.125     ; 5.217     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.321     ; 4.396     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.580     ; 5.672     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.778     ; 5.853     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.722     ; 5.797     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.778     ; 5.853     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.778     ; 5.853     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.760     ; 5.835     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.760     ; 5.835     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.425 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.425         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.425       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 27.187         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 8.932        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 18.255       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 27.440         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 9.038        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 9.039        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 6.377        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 2.986        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 123.23 MHz ; 123.23 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 146.11 MHz ; 146.11 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 154.7 MHz  ; 154.7 MHz       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;      ;
; 319.8 MHz  ; 319.8 MHz       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;      ;
; 380.23 MHz ; 380.23 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.020 ; -5.610        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.469 ; -2.861        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.446  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 6.827  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 7.112  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.159 ; -0.159        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.359  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.369  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.400  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.401  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.197 ; -61.490       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 6.554  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.384 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.453 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.671 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.410 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.717 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.717 ; 0.000         ;
; sys_clk                                                   ; 9.835 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.020 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.546      ;
; -2.970 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.496      ;
; -2.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.218      ;
; -2.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.192      ;
; -2.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.116      ;
; -2.526 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.052      ;
; -2.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.018      ;
; -2.473 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.999      ;
; -2.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.890      ;
; -2.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.810      ;
; -2.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.749      ;
; 3.156  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.762      ;
; 3.157  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.761      ;
; 3.163  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.755      ;
; 3.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.637      ;
; 3.282  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.636      ;
; 3.288  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.630      ;
; 3.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.469      ;
; 3.450  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.468      ;
; 3.456  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.462      ;
; 3.499  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.431      ;
; 3.500  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.430      ;
; 3.506  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.424      ;
; 3.540  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.378      ;
; 3.541  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.377      ;
; 3.547  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.371      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.372      ;
; 3.557  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.361      ;
; 3.558  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.360      ;
; 3.584  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.344      ;
; 3.585  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.343      ;
; 3.591  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.337      ;
; 3.682  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.236      ;
; 3.683  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.235      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.242      ;
; 3.725  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.193      ;
; 3.726  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.192      ;
; 3.732  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.186      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.115      ;
; 3.850  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.068      ;
; 3.851  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.067      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.058      ;
; 3.875  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.055      ;
; 3.876  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.883  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.046      ;
; 3.893  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.025      ;
; 3.894  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.024      ;
; 3.900  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.018      ;
; 3.914  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.015      ;
; 3.914  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.015      ;
; 3.914  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.015      ;
; 3.914  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.015      ;
; 3.914  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.015      ;
; 3.914  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.015      ;
; 3.914  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.015      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 2.559      ;
; -1.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 2.484      ;
; -1.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 2.431      ;
; -1.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 2.377      ;
; -1.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 2.368      ;
; -1.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 2.256      ;
; -1.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 2.249      ;
; -1.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 2.206      ;
; -0.881 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 1.971      ;
; -0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 1.923      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 1.519      ;
; 7.269  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 8.043      ;
; 7.329  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 7.984      ;
; 7.379  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.933      ;
; 7.439  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 7.874      ;
; 7.517  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.795      ;
; 7.627  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.685      ;
; 7.714  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.597      ;
; 7.722  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.589      ;
; 7.735  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.576      ;
; 7.743  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.568      ;
; 7.796  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.516      ;
; 7.840  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.471      ;
; 7.848  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.463      ;
; 7.856  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 7.457      ;
; 7.904  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.407      ;
; 7.925  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.386      ;
; 7.974  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.333      ;
; 7.990  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.322      ;
; 8.017  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.294      ;
; 8.030  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.281      ;
; 8.038  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.273      ;
; 8.044  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.268      ;
; 8.079  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.235      ;
; 8.086  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.221      ;
; 8.098  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.216      ;
; 8.100  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.207      ;
; 8.100  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.212      ;
; 8.100  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.214      ;
; 8.119  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.193      ;
; 8.119  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.195      ;
; 8.137  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.170      ;
; 8.139  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.168      ;
; 8.143  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 7.168      ;
; 8.205  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.109      ;
; 8.212  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.095      ;
; 8.224  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.090      ;
; 8.229  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 7.083      ;
; 8.251  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.056      ;
; 8.256  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.058      ;
; 8.263  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.044      ;
; 8.277  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.037      ;
; 8.302  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.005      ;
; 8.324  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 6.983      ;
; 8.368  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.946      ;
; 8.382  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.932      ;
; 8.389  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.925      ;
; 8.405  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.909      ;
; 8.407  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.905      ;
; 8.413  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.901      ;
; 8.418  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.894      ;
; 8.420  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 6.891      ;
; 8.428  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 6.883      ;
; 8.450  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 6.857      ;
; 8.458  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 6.851      ;
; 8.467  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.846      ;
; 8.489  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 6.818      ;
; 8.494  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.820      ;
; 8.517  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.795      ;
; 8.528  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.784      ;
; 8.531  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.783      ;
; 8.539  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.775      ;
; 8.568  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 6.741      ;
; 8.570  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.744      ;
; 8.578  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.736      ;
; 8.581  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.733      ;
; 8.610  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 6.701      ;
; 8.646  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.666      ;
; 8.651  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.662      ;
; 8.655  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.657      ;
; 8.655  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.658      ;
; 8.685  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 6.622      ;
; 8.707  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.607      ;
; 8.711  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.603      ;
; 8.723  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 6.588      ;
; 8.746  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.568      ;
; 8.761  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.552      ;
; 8.765  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.548      ;
; 8.785  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.529      ;
; 8.797  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 6.510      ;
; 8.804  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.510      ;
; 8.831  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.482      ;
; 8.837  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.477      ;
; 8.848  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 6.459      ;
; 8.876  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.438      ;
; 8.941  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.372      ;
; 8.942  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 6.369      ;
; 8.945  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 6.367      ;
; 8.956  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.357      ;
; 8.962  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.352      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.446 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.554      ;
; 0.452 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.548      ;
; 0.452 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.548      ;
; 0.579 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.421      ;
; 0.585 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.415      ;
; 0.585 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.415      ;
; 0.729 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.277      ;
; 0.730 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.276      ;
; 0.730 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.276      ;
; 0.730 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.276      ;
; 0.731 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.275      ;
; 0.731 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.275      ;
; 0.733 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.272      ;
; 0.734 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.271      ;
; 0.734 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.272      ;
; 0.735 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.270      ;
; 0.735 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.270      ;
; 0.737 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.268      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.264      ;
; 0.742 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.263      ;
; 0.753 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.247      ;
; 0.759 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.241      ;
; 0.759 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.241      ;
; 0.760 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.246      ;
; 0.862 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.144      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.143      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.143      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.143      ;
; 0.864 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.142      ;
; 0.864 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.142      ;
; 0.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.139      ;
; 0.867 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.138      ;
; 0.867 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.139      ;
; 0.868 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.137      ;
; 0.868 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.137      ;
; 0.870 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.135      ;
; 0.874 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.131      ;
; 0.875 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.130      ;
; 0.893 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.113      ;
; 1.005 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.580      ;
; 1.036 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.970      ;
; 1.037 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.969      ;
; 1.037 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.969      ;
; 1.037 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.969      ;
; 1.038 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.968      ;
; 1.038 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.968      ;
; 1.040 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.965      ;
; 1.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.964      ;
; 1.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.965      ;
; 1.042 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.963      ;
; 1.042 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.963      ;
; 1.044 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.961      ;
; 1.045 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.540      ;
; 1.048 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.957      ;
; 1.049 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.956      ;
; 1.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.946      ;
; 1.061 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.944      ;
; 1.065 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.940      ;
; 1.065 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.940      ;
; 1.067 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.939      ;
; 1.092 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.914      ;
; 1.167 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.707      ;
; 1.192 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.813      ;
; 1.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.811      ;
; 1.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.807      ;
; 1.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.807      ;
; 1.206 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.378      ;
; 1.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.373      ;
; 1.223 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.363      ;
; 1.225 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.781      ;
; 1.246 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.338      ;
; 1.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.333      ;
; 1.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.619      ;
; 1.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.330      ;
; 1.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.694      ;
; 1.331 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.164     ; 1.583      ;
; 1.338 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.671      ;
; 1.342 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.667      ;
; 1.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.666      ;
; 1.345 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.664      ;
; 1.347 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.658      ;
; 1.349 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.656      ;
; 1.351 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.525      ;
; 1.351 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.658      ;
; 1.361 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.644      ;
; 1.362 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.643      ;
; 1.370 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.159     ; 1.549      ;
; 1.378 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.631      ;
; 1.379 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.630      ;
; 1.380 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.495      ;
; 1.388 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.621      ;
; 1.395 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.614      ;
; 1.395 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.614      ;
; 1.396 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.609      ;
; 1.397 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.612      ;
; 1.398 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.475      ;
; 1.399 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.607      ;
; 1.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.608      ;
; 1.411 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.590      ;
; 1.417 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.069     ; 1.592      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.827  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.027      ;
; 7.078  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.777      ;
; 7.149  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 2.705      ;
; 7.164  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 2.690      ;
; 7.180  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.675      ;
; 7.279  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 2.575      ;
; 7.340  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.515      ;
; 7.355  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.500      ;
; 7.379  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.476      ;
; 7.502  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 2.352      ;
; 7.586  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.265      ;
; 7.594  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 2.245      ;
; 7.594  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 2.245      ;
; 7.594  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 2.245      ;
; 7.693  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.158      ;
; 7.854  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 1.985      ;
; 7.923  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 1.928      ;
; 7.956  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.196     ; 1.850      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 1.835      ;
; 8.062  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 1.777      ;
; 8.120  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 1.719      ;
; 8.123  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 1.716      ;
; 8.170  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 1.669      ;
; 8.530  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.287      ;
; 8.535  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.282      ;
; 8.562  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.255      ;
; 8.564  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.253      ;
; 8.698  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 1.156      ;
; 8.709  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.108      ;
; 8.711  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.106      ;
; 8.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.105      ;
; 8.713  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.104      ;
; 8.713  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.104      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 1.058      ;
; 8.827  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 1.013      ;
; 9.041  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 0.799      ;
; 13.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.393      ;
; 13.928 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.001      ;
; 14.279 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 5.664      ;
; 14.355 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.574      ;
; 14.558 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 5.385      ;
; 14.598 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 5.345      ;
; 14.854 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.060      ;
; 14.855 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.059      ;
; 14.856 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.058      ;
; 14.857 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.057      ;
; 14.876 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 5.067      ;
; 14.888 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.042      ;
; 14.889 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[23]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.041      ;
; 14.892 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.038      ;
; 14.894 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.036      ;
; 14.895 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.035      ;
; 15.001 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.913      ;
; 15.003 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.911      ;
; 15.025 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 4.908      ;
; 15.041 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 4.902      ;
; 15.080 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.849      ;
; 15.100 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.829      ;
; 15.100 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[21]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.829      ;
; 15.104 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[25]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.826      ;
; 15.105 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[22]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.825      ;
; 15.110 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[14]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.820      ;
; 15.111 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[15]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.819      ;
; 15.127 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.787      ;
; 15.129 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.785      ;
; 15.203 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 4.741      ;
; 15.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.623      ;
; 15.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.571      ;
; 15.360 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 4.583      ;
; 15.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.566      ;
; 15.441 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.484      ;
; 15.443 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.482      ;
; 15.443 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.483      ;
; 15.445 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.481      ;
; 15.453 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.473      ;
; 15.455 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.471      ;
; 15.455 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.471      ;
; 15.457 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.469      ;
; 15.464 ; sd_read_photo:u_sd_read_photo|sdram_wr_en                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 4.468      ;
; 15.498 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[7]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.432      ;
; 15.499 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[23]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.430      ;
; 15.502 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.427      ;
; 15.504 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.425      ;
; 15.505 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.424      ;
; 15.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 4.428      ;
; 15.516 ; sd_read_photo:u_sd_read_photo|sdram_wr_en                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 4.416      ;
; 15.532 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 4.412      ;
; 15.542 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[22]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.384      ;
; 15.544 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[22]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.382      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.112  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.191     ; 2.699      ;
; 7.112  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.191     ; 2.699      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.708      ;
; 7.304  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.169     ; 2.529      ;
; 16.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.056      ;
; 16.900 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.095     ; 3.007      ;
; 16.900 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.095     ; 3.007      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.016      ;
; 16.945 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.984      ;
; 17.006 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.923      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.901      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.881      ;
; 17.091 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.838      ;
; 17.092 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.837      ;
; 17.128 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.801      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.814      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.678      ;
; 17.253 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.676      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.283 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.059     ; 2.660      ;
; 17.335 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.594      ;
; 17.414 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.514      ;
; 17.418 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.510      ;
; 17.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.493      ;
; 17.437 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.491      ;
; 17.440 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.488      ;
; 17.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.480      ;
; 17.451 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.477      ;
; 17.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.472      ;
; 17.486 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.442      ;
; 17.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.426      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.539 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.391      ;
; 17.596 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.332      ;
; 17.610 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.318      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 1.301      ;
; 0.020  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 1.478      ;
; 0.082  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 1.540      ;
; 0.101  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 1.561      ;
; 0.150  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 1.608      ;
; 0.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 1.688      ;
; 0.314  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 1.774      ;
; 0.347  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 1.805      ;
; 0.388  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 1.848      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.449  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.469  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.477  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.478  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.482  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.495  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.072      ;
; 0.495  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.070      ;
; 0.510  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.778      ;
; 0.521  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.102      ;
; 0.533  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 1.993      ;
; 0.545  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.122      ;
; 0.556  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.139      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.598  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.179      ;
; 0.608  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.623  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.888      ;
; 0.623  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.889      ;
; 0.623  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.891      ;
; 0.644  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.653  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.919      ;
; 0.671  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.937      ;
; 0.690  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.701  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.282      ;
; 0.702  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.709  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.168      ;
; 0.710  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.720  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.720  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.723  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.724  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.726  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.728  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.730  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.732  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.999      ;
; 0.738  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.741  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.747  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.752  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.020      ;
; 0.756  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.023      ;
; 0.756  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.023      ;
; 0.787  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.054      ;
; 0.792  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.060      ;
; 0.797  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.378      ;
; 0.802  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.381      ;
; 0.802  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.381      ;
; 0.813  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.080      ;
; 0.826  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.092      ;
; 0.826  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.092      ;
; 0.826  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.401      ;
; 0.830  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.097      ;
; 0.831  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.406      ;
; 0.833  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.100      ;
; 0.838  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.105      ;
; 0.840  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.419      ;
; 0.852  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.870  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.138      ;
; 0.881  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.014      ;
; 0.400 ; sd_read_photo:u_sd_read_photo|rd_addr_sw                                                                                                                               ; sd_read_photo:u_sd_read_photo|rd_addr_sw                                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.063      ;
; 0.416 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.071      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.104      ;
; 0.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.128      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.751      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.766      ;
; 0.504 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.771      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.776      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.779      ;
; 0.522 ; sd_read_photo:u_sd_read_photo|rgb888_data[5]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.187      ;
; 0.522 ; sd_read_photo:u_sd_read_photo|rgb888_data[12]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.187      ;
; 0.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.792      ;
; 0.536 ; sd_read_photo:u_sd_read_photo|rgb888_data[10]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.201      ;
; 0.541 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[11]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.809      ;
; 0.545 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[3]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.813      ;
; 0.545 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[15]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.813      ;
; 0.545 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.814      ;
; 0.546 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[7]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.814      ;
; 0.547 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[22]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.815      ;
; 0.558 ; sd_read_photo:u_sd_read_photo|rgb888_data[13]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.223      ;
; 0.566 ; sd_read_photo:u_sd_read_photo|rgb888_data[3]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.432      ; 1.228      ;
; 0.579 ; sd_read_photo:u_sd_read_photo|rgb888_data[11]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.432      ; 1.241      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.582 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 0.968      ;
; 0.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[2]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.871      ;
; 0.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.260      ;
; 0.606 ; sd_read_photo:u_sd_read_photo|rgb888_data[6]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.432      ; 1.268      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.877      ;
; 0.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.879      ;
; 0.612 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.879      ;
; 0.614 ; sd_read_photo:u_sd_read_photo|rgb888_data[4]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.279      ;
; 0.623 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.891      ;
; 0.626 ; sd_read_photo:u_sd_read_photo|val_data_t[6]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[6]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.894      ;
; 0.627 ; sd_read_photo:u_sd_read_photo|val_data_t[6]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[14]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.895      ;
; 0.628 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.895      ;
; 0.629 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.896      ;
; 0.631 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                            ; sd_read_photo:u_sd_read_photo|val_data_t[13]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.901      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.290      ;
; 0.637 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.907      ;
; 0.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.908      ;
; 0.640 ; sd_read_photo:u_sd_read_photo|rgb888_data[7]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.432      ; 1.302      ;
; 0.640 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.907      ;
; 0.641 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[1]                                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.910      ;
; 0.646 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[20]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_read_photo:u_sd_read_photo|val_data_t[12]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.916      ;
; 0.647 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[10]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.302      ;
; 0.648 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[12]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.916      ;
; 0.649 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[21]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.917      ;
; 0.649 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[13]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.917      ;
; 0.654 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[4]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[5]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.922      ;
; 0.655 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.924      ;
; 0.656 ; sd_read_photo:u_sd_read_photo|rgb888_data[22]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.432      ; 1.318      ;
; 0.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.930      ;
; 0.664 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[11]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.933      ;
; 0.664 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[9]                                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.933      ;
; 0.664 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.933      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.317      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.933      ;
; 0.666 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[2]                                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.935      ;
; 0.667 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[13]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.936      ;
; 0.669 ; sd_read_photo:u_sd_read_photo|rd_busy_d0                                                                                                                               ; sd_read_photo:u_sd_read_photo|rd_busy_d1                                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.938      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.942      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.944      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.946      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.369 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.739      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.472 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.498 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.868      ;
; 0.500 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.870      ;
; 0.504 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.772      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.879      ;
; 0.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.884      ;
; 0.514 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.885      ;
; 0.514 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.885      ;
; 0.515 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.885      ;
; 0.519 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.787      ;
; 0.521 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.892      ;
; 0.522 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 0.890      ;
; 0.540 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.808      ;
; 0.541 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.809      ;
; 0.541 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.809      ;
; 0.542 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 0.910      ;
; 0.542 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.810      ;
; 0.543 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 0.911      ;
; 0.543 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 0.911      ;
; 0.591 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.961      ;
; 0.598 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.609 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.609 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.615 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.882      ;
; 0.621 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.643 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.911      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.649 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.917      ;
; 0.672 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.940      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.051      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.051      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.710 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.731 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.998      ;
; 0.736 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.004      ;
; 0.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.115      ;
; 0.745 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.154      ; 1.110      ;
; 0.745 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.154      ; 1.110      ;
; 0.745 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.013      ;
; 0.749 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.017      ;
; 0.762 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.133      ;
; 0.765 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.136      ;
; 0.767 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.138      ;
; 0.768 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.139      ;
; 0.774 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.042      ;
; 0.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.153      ;
; 0.784 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.051      ;
; 0.784 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.052      ;
; 0.796 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.164      ;
; 0.866 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.238      ;
; 0.876 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.244      ;
; 0.886 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.148      ;
; 0.891 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.158      ;
; 0.913 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.184      ;
; 0.931 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.303      ;
; 0.939 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.210      ;
; 0.939 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.210      ;
; 0.940 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.211      ;
; 0.954 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.225      ;
; 0.955 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.223      ;
; 0.965 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.336      ;
; 0.969 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.237      ;
; 0.970 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.238      ;
; 0.976 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.154      ; 1.341      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.246      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.246      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.246      ;
; 0.980 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.251      ;
; 0.992 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.260      ;
; 0.992 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.260      ;
; 0.993 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.261      ;
; 0.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.156      ;
; 1.008 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.162      ;
; 1.009 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.165      ;
; 1.052 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.323      ;
; 1.062 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.219      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.729      ;
; 0.463 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.732      ;
; 0.597 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.867      ;
; 0.606 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.873      ;
; 0.622 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.890      ;
; 0.689 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.962      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.965      ;
; 0.701 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.970      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.984      ;
; 0.721 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.990      ;
; 0.727 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.995      ;
; 0.734 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.979      ;
; 0.734 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.002      ;
; 0.740 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.008      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.011      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.012      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.012      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.014      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.015      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.030      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.032      ;
; 0.818 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.087      ;
; 0.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.097      ;
; 0.830 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.098      ;
; 0.831 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.099      ;
; 0.832 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.100      ;
; 0.833 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.101      ;
; 0.833 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.101      ;
; 0.836 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.104      ;
; 0.837 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.105      ;
; 0.838 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.106      ;
; 0.845 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.113      ;
; 0.845 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.113      ;
; 0.987 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.255      ;
; 0.987 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.255      ;
; 1.011 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.279      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.283      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.284      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.285      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.286      ;
; 1.029 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.299      ;
; 1.031 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.300      ;
; 1.044 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.312      ;
; 1.071 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.340      ;
; 1.074 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.342      ;
; 1.086 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.355      ;
; 1.088 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.357      ;
; 1.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.361      ;
; 1.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.361      ;
; 1.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.374      ;
; 1.106 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.374      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.378      ;
; 1.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.381      ;
; 1.114 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.382      ;
; 1.133 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.401      ;
; 1.136 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 1.381      ;
; 1.136 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.406      ;
; 1.139 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.408      ;
; 1.151 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.422      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.063      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.071      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.083      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.092      ;
; 0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.718      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.106      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.106      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.049      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.487 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.068      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
; 0.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.084      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.088      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.097      ;
; 0.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.582 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.902      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.291      ;
; 0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.904      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.907      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.656 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.932      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.949      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.283      ;
; 0.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.357      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.285      ;
; -2.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.285      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.280      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.281      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.276      ;
; -2.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.276      ;
; -2.081 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.169      ;
; -2.081 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.169      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.164      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.165      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.160      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.160      ;
; -1.935 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.023      ;
; -1.935 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.448      ; 3.023      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.444      ; 3.018      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.445      ; 3.019      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.014      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.014      ;
; 12.666 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.639      ;
; 12.666 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.639      ;
; 12.666 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.639      ;
; 12.666 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.639      ;
; 12.666 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.639      ;
; 12.754 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.560      ;
; 12.754 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.560      ;
; 12.754 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.560      ;
; 13.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.301      ;
; 13.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.301      ;
; 13.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.301      ;
; 13.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.301      ;
; 13.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.301      ;
; 13.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.301      ;
; 13.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.301      ;
; 13.028 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.279      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.554 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.312      ;
; 6.554 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[9]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.312      ;
; 6.554 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[12]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[8]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[13]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[14]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[15]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 3.312      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.307      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[16]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[17]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[19]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[20]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[21]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[22]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[23]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[24]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[25]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[26]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[29]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[30]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[31]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 3.298      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[11]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[15]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[14]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[23]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[22]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[19]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[15]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[14]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.266      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.266      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.266      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.266      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.266      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.266      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[16]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[18]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 3.271      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 3.271      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[20]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[21]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[22]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[23]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 3.270      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.266      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.266      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.278      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_en       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 3.282      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.278      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[13]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.278      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.278      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[12]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.278      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 3.278      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.836      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.838      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.111      ; 2.833      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.111      ; 2.833      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.842      ;
; 1.385 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.842      ;
; 1.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.735      ;
; 1.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.735      ;
; 1.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.735      ;
; 1.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.735      ;
; 1.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.735      ;
; 1.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.735      ;
; 1.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.735      ;
; 1.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.735      ;
; 1.478 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.746      ;
; 1.478 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.746      ;
; 1.478 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.746      ;
; 1.478 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.746      ;
; 1.478 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.746      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.539 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 2.991      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 2.993      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.111      ; 2.988      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.111      ; 2.988      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.997      ;
; 1.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.997      ;
; 1.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.915      ;
; 1.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.915      ;
; 1.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.915      ;
; 1.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.915      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.115      ; 3.125      ;
; 1.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.940      ;
; 1.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.940      ;
; 1.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.940      ;
; 1.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.940      ;
; 1.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.940      ;
; 1.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.940      ;
; 1.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.940      ;
; 1.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 3.127      ;
; 1.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 3.127      ;
; 1.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 3.127      ;
; 1.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 3.127      ;
; 1.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 3.127      ;
; 1.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 3.127      ;
; 1.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 3.127      ;
; 1.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.116      ; 3.127      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_busy_d1        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.851      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_start_en       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.851      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_busy_d0        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.851      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.851      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.851      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_rd_done       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.851      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_addr_sw        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.851      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[11]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[12]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[13]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[14]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[15]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.852      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[13]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.849      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[14]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.850      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.850      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[16]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.849      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[17]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.850      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[18]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.849      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[19]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.850      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.850      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[21]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.849      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.850      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[23]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.850      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[24]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.849      ;
; 2.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[25]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.850      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.866      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[9]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.866      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[12]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.866      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[16]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[17]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[19]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[20]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[21]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[22]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[23]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[24]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[25]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[26]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[29]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[30]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[31]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.852      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[8]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[13]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[14]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[15]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.867      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.864      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.863      ;
; 2.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.823      ;
; 2.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.823      ;
; 2.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.823      ;
; 2.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.823      ;
; 2.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.823      ;
; 2.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.823      ;
; 2.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.823      ;
; 2.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.823      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
; 2.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.154      ; 2.840      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.258 ; 1.474        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.258 ; 1.474        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.258 ; 1.474        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.258 ; 1.474        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.258 ; 1.474        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.258 ; 1.474        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.258 ; 1.474        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.380 ; 1.530        ; 0.150          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.380 ; 1.530        ; 0.150          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                         ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                                                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                                                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                                                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                                                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                                                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                                                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                                                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                              ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                              ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                 ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                  ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                     ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                       ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ;
; 7.413 ; 7.629        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[27]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[16]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[17]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[19]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[20]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[21]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[22]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[23]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[24]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[25]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[26]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[29]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[30]              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[31]              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_rd_done                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_addr_sw                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_busy_d0                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_busy_d1                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[0]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[10]              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[11]              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[12]              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[13]              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[14]              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[15]              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[1]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[2]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[3]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[4]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[5]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[6]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[7]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[8]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[9]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[0]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[12]               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[9]                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_start_en                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2] ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0] ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1] ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2] ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3] ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1       ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi        ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[2]              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[3]              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[5]              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[7]                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.874 ; 10.058       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.874 ; 10.058       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.124 ; 10.124       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.926  ; 4.946  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.190  ; 4.403  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.707  ; 4.816  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.488  ; 4.581  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.926  ; 4.946  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.344  ; 4.513  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.567  ; 4.626  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.679  ; 4.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.638  ; 4.770  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.118  ; 4.202  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.108  ; 4.198  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.171  ; 4.252  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.093  ; 4.198  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.194  ; 4.274  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.280  ; 4.415  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.523  ; 4.555  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.557  ; 4.576  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.354  ; 4.925  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso         ; sys_clk    ; -4.330 ; -4.004 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -3.387 ; -3.479 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.477 ; -3.676 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.992 ; -4.097 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.766 ; -3.847 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.186 ; -4.196 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.643 ; -3.806 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.842 ; -3.889 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.962 ; -4.075 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.926 ; -4.052 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.411 ; -3.482 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.401 ; -3.479 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.463 ; -3.531 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.387 ; -3.479 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.485 ; -3.552 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.582 ; -3.712 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.801 ; -3.822 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.833 ; -3.842 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -3.587 ; -4.179 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso         ; sys_clk    ; 6.357  ; 6.184  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 6.885  ; 6.862  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 4.907  ; 5.213  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.580  ; 4.809  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.593  ; 4.823  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.656  ; 4.891  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.398  ; 4.576  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 4.951  ; 5.243  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.263  ; 4.469  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.697  ; 4.906  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.716  ; 4.919  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.692  ; 4.897  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 6.885  ; 6.862  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.593  ; 4.742  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.234  ; 4.345  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.432  ; 4.606  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.432  ; 4.606  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.086  ; 4.195  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.308  ; 4.402  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.972  ; 3.920  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.936  ; 4.083  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 6.704  ; 6.696  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.562  ; 4.404  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.830  ; 4.598  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.446  ; 4.274  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.761  ; 4.536  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.398  ; 4.212  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.704  ; 6.696  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.545  ; 4.383  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.726  ; 4.513  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.921  ; 4.726  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.382  ; 4.209  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.568  ; 4.390  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.538  ; 4.377  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.610  ; 4.425  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.247  ; 4.120  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.189  ; 4.076  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.205  ; 4.091  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.367  ; 4.516  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.081  ; 4.198  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.927  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.785  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.626  ; 6.436  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 6.767  ; 6.466  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.401  ; 6.066  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.246 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 14.865 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; tmds_clk_n      ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.958  ; 3.916  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.946  ; 3.904  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.940  ; 3.898  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.936  ; 3.894  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.940  ; 3.898  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.926  ; 3.885  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.914  ; 3.873  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.908  ; 3.867  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.904  ; 3.863  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.908  ; 3.867  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 3.715  ; 3.822  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 4.359  ; 4.654  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.043  ; 4.265  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.055  ; 4.278  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.116  ; 4.343  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 3.870  ; 4.043  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 4.402  ; 4.683  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 3.737  ; 3.936  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.159  ; 4.360  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.179  ; 4.374  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.155  ; 4.352  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 6.351  ; 6.324  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.059  ; 4.204  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 3.715  ; 3.822  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 3.566  ; 3.671  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 3.898  ; 4.066  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 3.566  ; 3.671  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 3.787  ; 3.878  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.464  ; 3.413  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.425  ; 3.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.673  ; 3.564  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.028  ; 3.875  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.282  ; 4.057  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 3.913  ; 3.746  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.214  ; 3.997  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 3.866  ; 3.687  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.173  ; 6.172  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.012  ; 3.854  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.182  ; 3.976  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.376  ; 4.187  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 3.852  ; 3.684  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.036  ; 3.865  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.008  ; 3.852  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.078  ; 3.898  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 3.728  ; 3.606  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 3.673  ; 3.564  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 3.688  ; 3.578  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 3.836  ; 3.980  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.561  ; 3.675  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.466  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.329  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 5.969  ; 5.806  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 5.847  ; 5.521  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 5.655  ; 5.325  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 14.698 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 14.331 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; tmds_clk_n      ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.656  ; 3.614  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.644  ; 3.602  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634  ; 3.592  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.634  ; 3.592  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.627  ; 3.585  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.615  ; 3.573  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605  ; 3.563  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.605  ; 3.563  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.652 ; 4.563 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.723 ; 4.616 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.165 ; 5.068 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.566 ; 5.469 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.554 ; 5.457 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.016 ; 5.919 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.305 ; 8.376 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.723 ; 4.616 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.554 ; 5.457 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.652 ; 4.563 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.034 ; 5.937 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.197 ; 6.108 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.144 ; 6.055 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.197 ; 6.108 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.197 ; 6.108 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.179 ; 6.090 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.179 ; 6.090 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.148 ; 4.059 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.168 ; 4.061 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.635 ; 4.538 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.020 ; 4.923 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.008 ; 4.911 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.452 ; 5.355 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.742 ; 7.813 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.168 ; 4.061 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.008 ; 4.911 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.148 ; 4.059 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.468 ; 5.371 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.631 ; 5.542 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.581 ; 5.492 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.631 ; 5.542 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.631 ; 5.542 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.615 ; 5.526 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.615 ; 5.526 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.432     ; 4.521     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.512     ; 4.619     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.844     ; 4.941     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.192     ; 5.289     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.193     ; 5.290     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.609     ; 5.706     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.069     ; 7.998     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.512     ; 4.619     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.193     ; 5.290     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.432     ; 4.521     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.625     ; 5.722     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.796     ; 5.885     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.741     ; 5.830     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.796     ; 5.885     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.796     ; 5.885     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.780     ; 5.869     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.780     ; 5.869     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.934     ; 4.023     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.961     ; 4.068     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.322     ; 4.419     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.656     ; 4.753     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.658     ; 4.755     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.057     ; 5.154     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.518     ; 7.447     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.961     ; 4.068     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.658     ; 4.755     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 3.934     ; 4.023     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.072     ; 5.169     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.243     ; 5.332     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.190     ; 5.279     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.243     ; 5.332     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.243     ; 5.332     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.228     ; 5.317     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.228     ; 5.317     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.520 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.520         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.520       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 27.400         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 9.041        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 18.359       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 28.095         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 9.134        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 9.135        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 6.545        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 3.281        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -1.227 ; -2.260        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.239 ; -0.376        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.893  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 8.552  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 8.665  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.333 ; -0.583        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.119  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.129  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.151  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.186  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.656 ; -18.364       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 8.285  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.486 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 1.219 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.076 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.734 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.430 ; 0.000         ;
; sys_clk                                                   ; 9.423 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.733 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.797 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.159      ;
; -1.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.126      ;
; -1.086 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.018      ;
; -1.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.015      ;
; -1.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.965      ;
; -1.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.944      ;
; -1.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.936      ;
; -1.003 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.935      ;
; -0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.869      ;
; -0.925 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.857      ;
; -0.868 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.800      ;
; 6.747  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.192      ;
; 6.748  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.191      ;
; 6.752  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.187      ;
; 6.846  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.093      ;
; 6.847  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.092      ;
; 6.851  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.088      ;
; 6.924  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.015      ;
; 6.925  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.014      ;
; 6.949  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.001      ;
; 6.950  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.000      ;
; 6.952  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.987      ;
; 6.953  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.986      ;
; 6.954  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.996      ;
; 6.957  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.982      ;
; 6.999  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.940      ;
; 7.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.939      ;
; 7.004  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.935      ;
; 7.009  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.939      ;
; 7.010  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.938      ;
; 7.014  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.934      ;
; 7.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.916      ;
; 7.024  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.915      ;
; 7.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.816      ;
; 7.125  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.815      ;
; 7.126  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.824      ;
; 7.127  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.823      ;
; 7.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.811      ;
; 7.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.810      ;
; 7.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.809      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.818      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.787      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.787      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.787      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.787      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.787      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.787      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.787      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.787      ;
; 7.164  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.778      ;
; 7.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.776      ;
; 7.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.772      ;
; 7.169  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.771      ;
; 7.173  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.767      ;
; 7.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.763      ;
; 7.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.762      ;
; 7.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.762      ;
; 7.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.761      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.747      ;
; 7.210  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.730      ;
; 7.211  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.729      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.737      ;
; 7.215  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.725      ;
; 7.233  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.719      ;
; 7.235  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.717      ;
; 7.237  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.703      ;
; 7.238  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.702      ;
; 7.239  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.701      ;
; 7.240  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.700      ;
; 7.242  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.698      ;
; 7.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.696      ;
; 7.250  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.690      ;
; 7.251  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.688      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.199      ;
; -0.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.108      ;
; -0.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.337      ; 1.099      ;
; -0.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.337      ; 1.091      ;
; -0.087 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.337      ; 1.049      ;
; -0.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.337      ; 1.038      ;
; -0.029 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 0.989      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 0.975      ;
; 0.077  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 0.883      ;
; 0.090  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 0.870      ;
; 0.268  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.337      ; 0.694      ;
; 11.532 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.801      ;
; 11.536 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.797      ;
; 11.547 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.788      ;
; 11.551 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.784      ;
; 11.665 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.668      ;
; 11.669 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.664      ;
; 11.820 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.513      ;
; 11.835 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.500      ;
; 11.879 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.454      ;
; 11.883 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.450      ;
; 11.923 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.410      ;
; 11.927 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.406      ;
; 11.953 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.380      ;
; 11.967 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.366      ;
; 11.971 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.362      ;
; 11.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.361      ;
; 11.976 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.357      ;
; 12.022 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.307      ;
; 12.037 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.296      ;
; 12.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.292      ;
; 12.049 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.280      ;
; 12.053 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.276      ;
; 12.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.267      ;
; 12.070 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.263      ;
; 12.078 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.255      ;
; 12.080 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.249      ;
; 12.083 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.250      ;
; 12.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 3.246      ;
; 12.088 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 3.242      ;
; 12.090 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.239      ;
; 12.094 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.235      ;
; 12.106 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.227      ;
; 12.110 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.223      ;
; 12.117 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.212      ;
; 12.123 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.210      ;
; 12.125 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.204      ;
; 12.138 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.197      ;
; 12.139 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.195      ;
; 12.143 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.191      ;
; 12.144 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.190      ;
; 12.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.185      ;
; 12.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.186      ;
; 12.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.167      ;
; 12.167 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.166      ;
; 12.180 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.149      ;
; 12.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.125      ;
; 12.211 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.122      ;
; 12.211 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.118      ;
; 12.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.121      ;
; 12.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.121      ;
; 12.217 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.116      ;
; 12.218 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.117      ;
; 12.220 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.115      ;
; 12.220 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.115      ;
; 12.227 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.107      ;
; 12.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.103      ;
; 12.248 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.081      ;
; 12.250 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.084      ;
; 12.251 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.084      ;
; 12.251 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.084      ;
; 12.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.079      ;
; 12.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.077      ;
; 12.278 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.056      ;
; 12.282 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.052      ;
; 12.288 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.047      ;
; 12.288 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.047      ;
; 12.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.034      ;
; 12.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 3.026      ;
; 12.305 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.030      ;
; 12.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.028      ;
; 12.310 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.023      ;
; 12.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.018      ;
; 12.330 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.999      ;
; 12.338 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.996      ;
; 12.338 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.997      ;
; 12.354 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 2.979      ;
; 12.358 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.977      ;
; 12.362 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.973      ;
; 12.366 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.969      ;
; 12.372 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.041     ; 2.958      ;
; 12.375 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.960      ;
; 12.375 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.954      ;
; 12.380 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 2.953      ;
; 12.389 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.945      ;
; 12.397 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.938      ;
; 12.434 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.901      ;
; 12.449 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 2.884      ;
; 12.461 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.868      ;
; 12.470 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 2.863      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.893 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.127      ;
; 1.895 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.125      ;
; 1.896 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.124      ;
; 1.955 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.065      ;
; 1.957 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.063      ;
; 1.958 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.062      ;
; 1.971 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.049      ;
; 1.973 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.047      ;
; 1.974 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 1.046      ;
; 2.010 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.018      ;
; 2.010 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.018      ;
; 2.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 1.014      ;
; 2.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.017      ;
; 2.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.017      ;
; 2.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.017      ;
; 2.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.017      ;
; 2.012 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 1.013      ;
; 2.013 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 1.012      ;
; 2.013 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 1.012      ;
; 2.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.014      ;
; 2.015 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 1.010      ;
; 2.016 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 1.009      ;
; 2.018 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 1.007      ;
; 2.020 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.008      ;
; 2.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.776      ;
; 2.077 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.758      ;
; 2.080 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.945      ;
; 2.081 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.944      ;
; 2.082 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.946      ;
; 2.082 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.943      ;
; 2.082 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.943      ;
; 2.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.941      ;
; 2.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.941      ;
; 2.085 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.943      ;
; 2.085 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.943      ;
; 2.085 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.943      ;
; 2.086 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.942      ;
; 2.086 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.942      ;
; 2.086 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.942      ;
; 2.086 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.939      ;
; 2.093 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.935      ;
; 2.096 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.929      ;
; 2.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.928      ;
; 2.098 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.930      ;
; 2.098 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.927      ;
; 2.098 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.927      ;
; 2.100 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.925      ;
; 2.100 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.925      ;
; 2.101 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.927      ;
; 2.101 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.927      ;
; 2.101 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.927      ;
; 2.102 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.926      ;
; 2.102 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.926      ;
; 2.102 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.926      ;
; 2.102 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.923      ;
; 2.109 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.919      ;
; 2.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.911      ;
; 2.117 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.910      ;
; 2.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.906      ;
; 2.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.906      ;
; 2.177 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.851      ;
; 2.182 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.794      ;
; 2.185 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.791      ;
; 2.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.831      ;
; 2.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.830      ;
; 2.201 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.826      ;
; 2.201 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.826      ;
; 2.222 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.613      ;
; 2.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.091     ; 0.744      ;
; 2.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.606      ;
; 2.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.799      ;
; 2.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.797      ;
; 2.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.602      ;
; 2.234 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.795      ;
; 2.237 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.790      ;
; 2.238 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.791      ;
; 2.239 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.788      ;
; 2.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.590      ;
; 2.246 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.588      ;
; 2.251 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.584      ;
; 2.251 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.778      ;
; 2.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.776      ;
; 2.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.776      ;
; 2.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.773      ;
; 2.257 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.772      ;
; 2.258 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.771      ;
; 2.266 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.763      ;
; 2.266 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.763      ;
; 2.268 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.761      ;
; 2.271 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.757      ;
; 2.273 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.754      ;
; 2.274 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.042     ; 0.747      ;
; 2.274 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.755      ;
; 2.276 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.753      ;
; 2.284 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 0.695      ;
; 2.288 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.741      ;
; 2.290 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.739      ;
; 2.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 0.678      ;
; 2.304 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.725      ;
; 2.332 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.697      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.552  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.357      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 1.270      ;
; 8.641  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.268      ;
; 8.663  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.246      ;
; 8.697  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.212      ;
; 8.713  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.196      ;
; 8.724  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.185      ;
; 8.757  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.152      ;
; 8.768  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.141      ;
; 8.831  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 1.078      ;
; 8.846  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 1.064      ;
; 8.895  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.005      ;
; 8.895  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.005      ;
; 8.895  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.005      ;
; 8.911  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 0.999      ;
; 9.000  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.899      ;
; 9.012  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 0.898      ;
; 9.019  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.106     ; 0.862      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 0.844      ;
; 9.078  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.821      ;
; 9.098  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.801      ;
; 9.130  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 0.770      ;
; 9.133  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 0.767      ;
; 9.281  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.606      ;
; 9.283  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.604      ;
; 9.298  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.589      ;
; 9.301  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.586      ;
; 9.350  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.537      ;
; 9.350  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.537      ;
; 9.352  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.535      ;
; 9.353  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.534      ;
; 9.353  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.534      ;
; 9.361  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 0.548      ;
; 9.369  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 0.518      ;
; 9.456  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 0.444      ;
; 9.524  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 0.376      ;
; 17.010 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.940      ;
; 17.211 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.739      ;
; 17.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 2.608      ;
; 17.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.558      ;
; 17.494 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 2.464      ;
; 17.543 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 2.415      ;
; 17.617 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[23]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.334      ;
; 17.620 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.331      ;
; 17.622 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.329      ;
; 17.624 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.327      ;
; 17.640 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.311      ;
; 17.675 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.266      ;
; 17.676 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.265      ;
; 17.676 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.265      ;
; 17.677 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]                                                                                                         ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.264      ;
; 17.686 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 2.272      ;
; 17.688 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.263      ;
; 17.697 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 2.255      ;
; 17.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 2.244      ;
; 17.715 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.235      ;
; 17.715 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[21]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.235      ;
; 17.731 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[25]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.220      ;
; 17.732 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[22]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.219      ;
; 17.738 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[14]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.213      ;
; 17.739 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[15]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.212      ;
; 17.744 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.197      ;
; 17.745 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.196      ;
; 17.788 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.171      ;
; 17.803 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.138      ;
; 17.804 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 2.137      ;
; 17.836 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.115      ;
; 17.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.082      ;
; 17.878 ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[7]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 2.074      ;
; 17.880 ; sd_read_photo:u_sd_read_photo|sdram_wr_en                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.074      ;
; 17.890 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[23]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.060      ;
; 17.893 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.057      ;
; 17.895 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.055      ;
; 17.897 ; sd_read_photo:u_sd_read_photo|delay_cnt[12]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.053      ;
; 17.900 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.051      ;
; 17.907 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.029     ; 2.051      ;
; 17.911 ; sd_read_photo:u_sd_read_photo|sdram_wr_en                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.043      ;
; 17.916 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.032      ;
; 17.917 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.031      ;
; 17.921 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 2.026      ;
; 17.922 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 2.025      ;
; 17.928 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.023      ;
; 17.937 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.011      ;
; 17.938 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.010      ;
; 17.938 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.010      ;
; 17.939 ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.009      ;
; 17.943 ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[23]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.007      ;
; 17.946 ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.004      ;
; 17.948 ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                           ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.002      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.665  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.107     ; 1.215      ;
; 8.665  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.107     ; 1.215      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.221      ;
; 8.727  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.095     ; 1.165      ;
; 18.499 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.451      ;
; 18.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.049     ; 1.410      ;
; 18.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.049     ; 1.410      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.415      ;
; 18.537 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.413      ;
; 18.573 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.377      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.351      ;
; 18.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.334      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.339      ;
; 18.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.324      ;
; 18.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.311      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.296      ;
; 18.684 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.266      ;
; 18.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.247      ;
; 18.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.206      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.028     ; 1.208      ;
; 18.752 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.198      ;
; 18.754 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.196      ;
; 18.754 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.196      ;
; 18.776 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.174      ;
; 18.791 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.159      ;
; 18.803 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.147      ;
; 18.813 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.137      ;
; 18.836 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.114      ;
; 18.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.104      ;
; 18.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.029     ; 1.096      ;
; 18.869 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.044     ; 1.074      ;
; 18.870 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.079      ;
; 18.872 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.038     ; 1.077      ;
; 18.874 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.029     ; 1.084      ;
; 18.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.074      ;
; 18.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.074      ;
; 18.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.074      ;
; 18.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.074      ;
; 18.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.074      ;
; 18.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.074      ;
; 18.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.074      ;
; 18.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.074      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.595      ;
; -0.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 0.676      ;
; -0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.692      ;
; -0.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 0.695      ;
; -0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 0.714      ;
; -0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 0.748      ;
; -0.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 0.796      ;
; -0.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.802      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.816      ;
; -0.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.895      ;
; 0.044  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 0.970      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.480      ;
; 0.199  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.479      ;
; 0.205  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.210  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.497      ;
; 0.214  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.219  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.501      ;
; 0.228  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.348      ;
; 0.228  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.514      ;
; 0.245  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.530      ;
; 0.252  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.262  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.268  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.277  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.285  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.295  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.303  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.590      ;
; 0.306  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.316  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.326  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.446      ;
; 0.329  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.329  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.329  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.450      ;
; 0.330  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.344  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.346  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.629      ;
; 0.351  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.470      ;
; 0.351  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.470      ;
; 0.352  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.637      ;
; 0.352  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.471      ;
; 0.356  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.639      ;
; 0.360  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.361  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.480      ;
; 0.363  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.643      ;
; 0.364  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.484      ;
; 0.365  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[2]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.484      ;
; 0.366  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.646      ;
; 0.369  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.652      ;
; 0.374  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.375  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.119 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.449      ;
; 0.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.478      ;
; 0.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.481      ;
; 0.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.494      ;
; 0.176 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.503      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_read_photo:u_sd_read_photo|rd_addr_sw                                                                                                                               ; sd_read_photo:u_sd_read_photo|rd_addr_sw                                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.202 ; sd_read_photo:u_sd_read_photo|rgb888_data[5]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 0.539      ;
; 0.204 ; sd_read_photo:u_sd_read_photo|rgb888_data[12]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 0.541      ;
; 0.208 ; sd_read_photo:u_sd_read_photo|rgb888_data[10]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 0.545      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.330      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.335      ;
; 0.218 ; sd_read_photo:u_sd_read_photo|rgb888_data[13]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 0.555      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.341      ;
; 0.224 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.344      ;
; 0.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.423      ;
; 0.229 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.350      ;
; 0.232 ; sd_read_photo:u_sd_read_photo|rgb888_data[3]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.565      ;
; 0.233 ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                           ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.354      ;
; 0.236 ; sd_read_photo:u_sd_read_photo|rgb888_data[11]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.569      ;
; 0.244 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[11]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.364      ;
; 0.247 ; sd_read_photo:u_sd_read_photo|rgb888_data[6]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.580      ;
; 0.247 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[3]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.367      ;
; 0.247 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[15]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.367      ;
; 0.249 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[22]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.369      ;
; 0.249 ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[7]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.369      ;
; 0.249 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.579      ;
; 0.252 ; sd_read_photo:u_sd_read_photo|rgb888_data[4]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 0.589      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[2]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.587      ;
; 0.263 ; sd_read_photo:u_sd_read_photo|rgb888_data[7]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.596      ;
; 0.265 ; sd_read_photo:u_sd_read_photo|val_data_t[6]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[6]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sd_read_photo:u_sd_read_photo|val_data_t[6]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[14]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                            ; sd_read_photo:u_sd_read_photo|val_data_t[13]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.599      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1]                                                                                                                        ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0]                                                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[1]                                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; sd_read_photo:u_sd_read_photo|rgb888_data[22]                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.605      ;
; 0.274 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                             ; sd_read_photo:u_sd_read_photo|val_data_t[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_read_photo:u_sd_read_photo|val_data_t[12]                                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]                                                                                                                          ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.281 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[11]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.403      ;
; 0.281 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[9]                                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.403      ;
; 0.281 ; sd_read_photo:u_sd_read_photo|rd_busy_d0                                                                                                                               ; sd_read_photo:u_sd_read_photo|rd_busy_d1                                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[2]                                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.405      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; sd_read_photo:u_sd_read_photo|rd_sec_addr[13]                                                                                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.406      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.406      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.408      ;
; 0.288 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[20]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.410      ;
; 0.290 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[10]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.410      ;
; 0.290 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[12]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[21]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]                                                                                                                            ; sd_read_photo:u_sd_read_photo|rgb888_data[13]                                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.619      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.129 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.315      ;
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.373      ;
; 0.190 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.375      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.382      ;
; 0.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.383      ;
; 0.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.383      ;
; 0.199 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.386      ;
; 0.199 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.384      ;
; 0.206 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.391      ;
; 0.207 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.392      ;
; 0.207 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.392      ;
; 0.223 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.343      ;
; 0.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.416      ;
; 0.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.352      ;
; 0.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.352      ;
; 0.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.352      ;
; 0.233 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.353      ;
; 0.237 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.357      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.442      ;
; 0.257 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.442      ;
; 0.259 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.263 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.382      ;
; 0.263 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.274 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.393      ;
; 0.287 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.483      ;
; 0.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.300 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.494      ;
; 0.310 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.497      ;
; 0.310 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.497      ;
; 0.311 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.498      ;
; 0.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.497      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.080      ; 0.497      ;
; 0.317 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.080      ; 0.497      ;
; 0.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.507      ;
; 0.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.442      ;
; 0.327 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.332 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.452      ;
; 0.341 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.352 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.472      ;
; 0.357 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.089      ; 0.546      ;
; 0.359 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.544      ;
; 0.383 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.502      ;
; 0.400 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.088      ; 0.588      ;
; 0.400 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.513      ;
; 0.409 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.531      ;
; 0.413 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.535      ;
; 0.413 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.535      ;
; 0.414 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.601      ;
; 0.414 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.536      ;
; 0.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.536      ;
; 0.418 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.419 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.420 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.080      ; 0.600      ;
; 0.430 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.552      ;
; 0.430 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.551      ;
; 0.430 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.551      ;
; 0.431 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.552      ;
; 0.433 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.555      ;
; 0.440 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.561      ;
; 0.440 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.561      ;
; 0.440 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.561      ;
; 0.464 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.543      ;
; 0.466 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.545      ;
; 0.468 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 0.546      ;
; 0.470 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 0.548      ;
; 0.471 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.551      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.163 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.502      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.472      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.481      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.490      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.493      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.495      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.386      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.599      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.402      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.626      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.628      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.592      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.628      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.200 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.320      ;
; 0.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.327      ;
; 0.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.373      ;
; 0.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.377      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.294 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.423      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.322 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.024      ; 0.430      ;
; 0.326 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.447      ;
; 0.329 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.450      ;
; 0.330 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.451      ;
; 0.330 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.451      ;
; 0.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.337 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.459      ;
; 0.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.490      ;
; 0.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.490      ;
; 0.370 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.491      ;
; 0.371 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.492      ;
; 0.372 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.493      ;
; 0.372 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.493      ;
; 0.375 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.496      ;
; 0.376 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.497      ;
; 0.377 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.498      ;
; 0.381 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.502      ;
; 0.381 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.502      ;
; 0.381 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.502      ;
; 0.425 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.546      ;
; 0.425 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.546      ;
; 0.445 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.570      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.466 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.587      ;
; 0.491 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.612      ;
; 0.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.625      ;
; 0.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.630      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.024      ; 0.621      ;
; 0.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.634      ;
; 0.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.636      ;
; 0.522 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.646      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.611      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.612      ;
; -0.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.326      ; 1.606      ;
; -0.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.326      ; 1.606      ;
; -0.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.614      ;
; -0.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.614      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.326      ; 1.540      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.326      ; 1.540      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.544      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.547      ;
; -0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.547      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.481      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.482      ;
; -0.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.326      ; 1.476      ;
; -0.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.326      ; 1.476      ;
; -0.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.484      ;
; -0.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.484      ;
; 14.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.255      ;
; 14.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.255      ;
; 14.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.255      ;
; 14.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.255      ;
; 14.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.255      ;
; 14.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.188      ;
; 14.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.188      ;
; 14.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.188      ;
; 14.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.087      ;
; 14.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.087      ;
; 14.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.087      ;
; 14.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.087      ;
; 14.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.087      ;
; 14.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.087      ;
; 14.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.087      ;
; 14.247 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.044     ; 1.080      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[8]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[9]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[12]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[13]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[14]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[15]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.630      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.628      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|delay_cnt[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.627      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_en       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 1.612      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[16]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[17]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[19]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[20]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[21]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[22]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[23]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[24]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[25]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[26]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[29]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[30]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[31]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.622      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 1.600      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 1.600      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 1.600      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 1.600      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 1.600      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 1.600      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[16]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[17]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[18]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 1.604      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[19]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 1.604      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[20]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[21]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[22]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[23]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 1.603      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 1.600      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 1.600      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_en_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[13]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[12]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[11]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[15]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[14]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[13]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[12]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 1.606      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|val_data_t[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
; 8.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_read_photo:u_sd_read_photo|rgb888_data[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.610      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.410      ;
; 0.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.413      ;
; 0.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.413      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.410      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.692      ; 1.406      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.692      ; 1.406      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.477      ;
; 0.554 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.480      ;
; 0.554 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.480      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.477      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.692      ; 1.473      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.692      ; 1.473      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.530      ;
; 0.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.533      ;
; 0.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.533      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.530      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.692      ; 1.526      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.692      ; 1.526      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.683 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.685 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.685 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.685 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.685 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.685 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
; 0.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
; 0.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[14]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[17]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[19]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[23]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[25]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.420      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_busy_d1        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_start_en       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_busy_d0        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[13]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.420      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[16]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.420      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[18]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.420      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[21]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.420      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[24]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.420      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_rd_done       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_addr_sw        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[9]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[10]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[11]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[12]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[13]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[14]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[15]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.422      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[16]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[17]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[18]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[19]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[20]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[21]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[22]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[23]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[24]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[25]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[26]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[27]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[28]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[29]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[30]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_addr[31]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.421      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[8]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[9]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[12]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[13]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[14]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[15]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.430      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|delay_cnt[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.428      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.401      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.401      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.401      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.401      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.401      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|bmp_head_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.401      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.401      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_flow_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.401      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|val_en_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|sdram_wr_en       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|val_data_t[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rgb888_data[11]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|val_data_t[15]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|val_data_t[7]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rgb888_data[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|val_data_t[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|val_data_t[14]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|rgb888_data[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_read_photo:u_sd_read_photo|val_data_t[11]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.334 ; 1.550        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.338 ; 1.522        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.338 ; 1.522        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1] ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                             ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                                                                                                   ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                                                                                                   ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                                                                                                   ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                                                                                                   ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                                                                                                   ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                                                                                                   ;
; 7.488 ; 7.718        ; 0.230          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                                      ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                                      ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[2]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[5]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[6]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                                      ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|bmp_rd_done                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[13]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[14]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[15]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[16]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[17]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[18]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[19]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[20]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[21]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[22]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[23]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[24]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|delay_cnt[25]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_addr_sw                                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_busy_d0                                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_busy_d1                                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[0]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_flow_cnt[1]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[0]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[10]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[11]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[12]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[13]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[14]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[15]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[1]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[2]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[3]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[4]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[5]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[6]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[7]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[8]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_addr[9]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[10]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[11]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[13]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[14]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[15]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[1]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[2]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[3]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[4]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[5]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[6]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[7]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_sec_cnt[8]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rd_start_en                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[10]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[11]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[12]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[13]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[14]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[15]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[19]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[20]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[21]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[22]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[23]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[3]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[4]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[5]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[6]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|rgb888_data[7]                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[0]                                                                                                                                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[10]                                                                                                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_read_photo:u_sd_read_photo|sdram_wr_cnt[11]                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                         ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                       ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                 ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.625  ; 3.435  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.354  ; 3.151  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.516  ; 3.301  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.424  ; 3.215  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.625  ; 3.435  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.384  ; 3.137  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.461  ; 3.248  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.511  ; 3.304  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.503  ; 3.276  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.256  ; 3.005  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.259  ; 3.009  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.282  ; 3.041  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.254  ; 3.008  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.291  ; 3.052  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.336  ; 3.082  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.433  ; 3.212  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.443  ; 3.224  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 2.483  ; 2.821  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso         ; sys_clk    ; -6.925 ; -6.197 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -1.889 ; -2.628 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.988 ; -2.768 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.146 ; -2.923 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.052 ; -2.828 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.245 ; -3.039 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -2.018 ; -2.765 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -2.088 ; -2.860 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.142 ; -2.925 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.134 ; -2.899 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -1.892 ; -2.628 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.894 ; -2.631 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.917 ; -2.663 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.889 ; -2.630 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.925 ; -2.673 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.974 ; -2.713 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -2.062 ; -2.826 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.072 ; -2.838 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.086 ; -2.440 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso         ; sys_clk    ; 7.967  ; 7.209  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.326  ; 3.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.572  ; 2.467  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.369  ; 2.289  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.380  ; 2.300  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.418  ; 2.331  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.275  ; 2.201  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.611  ; 2.505  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.200  ; 2.135  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.493  ; 2.337  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.512  ; 2.355  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.489  ; 2.334  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.326  ; 3.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.443  ; 2.284  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.231  ; 2.103  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 2.296  ; 2.202  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.296  ; 2.202  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 2.094  ; 2.026  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.275  ; 2.130  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.937  ; 2.048  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 2.000  ; 1.963  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.853  ; 4.219  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.207  ; 2.281  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.289  ; 2.389  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 2.118  ; 2.196  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 2.246  ; 2.340  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 2.079  ; 2.150  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.853  ; 4.219  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.191  ; 2.265  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 2.246  ; 2.335  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.354  ; 2.515  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 2.080  ; 2.149  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.171  ; 2.311  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.166  ; 2.305  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.189  ; 2.331  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 2.036  ; 2.156  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 2.017  ; 2.135  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 2.025  ; 2.141  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 2.255  ; 2.168  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 2.083  ; 2.011  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.586 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.543 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.168  ; 3.267  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 3.181  ; 3.295  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 3.025  ; 3.133  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.416 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.658 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; tmds_clk_n      ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.150  ; 2.171  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.138  ; 2.159  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.132  ; 2.153  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.128  ; 2.149  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.132  ; 2.153  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.166  ; 2.187  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.154  ; 2.175  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.148  ; 2.169  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.144  ; 2.165  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.148  ; 2.169  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 1.933  ; 1.842  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.288  ; 2.187  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.091  ; 2.014  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.103  ; 2.027  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.140  ; 2.056  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.002  ; 1.931  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.326  ; 2.224  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 1.933  ; 1.871  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.219  ; 2.067  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.238  ; 2.085  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.216  ; 2.064  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.056  ; 3.671  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.172  ; 2.017  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 1.968  ; 1.842  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 1.831  ; 1.765  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.024  ; 1.934  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 1.831  ; 1.765  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.009  ; 1.867  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.681  ; 1.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 1.739  ; 1.703  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 1.759  ; 1.874  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 1.936  ; 2.007  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.017  ; 2.114  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 1.852  ; 1.927  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 1.975  ; 2.065  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.815  ; 1.884  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.589  ; 3.953  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 1.921  ; 1.992  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 1.976  ; 2.062  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.083  ; 2.241  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.815  ; 1.882  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 1.906  ; 2.043  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 1.901  ; 2.038  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 1.923  ; 2.063  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 1.776  ; 1.894  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.759  ; 1.874  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 1.766  ; 1.881  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 1.984  ; 1.900  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.818  ; 1.749  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.821 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.779 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 2.837  ; 2.942  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.723  ; 2.854  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.641  ; 2.758  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.147 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.384 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; tmds_clk_n      ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.988  ; 2.009  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.976  ; 1.997  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.004  ; 2.024  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.992  ; 2.012  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.264 ; 2.271 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.298 ; 2.271 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.467 ; 2.447 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.648 ; 2.628 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.638 ; 2.618 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.853 ; 2.833 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.612 ; 4.888 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.298 ; 2.271 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.638 ; 2.618 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.264 ; 2.305 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.863 ; 2.843 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.952 ; 2.993 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.929 ; 2.970 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.952 ; 2.993 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.952 ; 2.993 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.942 ; 2.983 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.942 ; 2.983 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.002 ; 1.997 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.024 ; 1.997 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.194 ; 2.174 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.367 ; 2.347 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.358 ; 2.338 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.564 ; 2.544 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.324 ; 4.600 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.024 ; 1.997 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.358 ; 2.338 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.002 ; 2.043 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.573 ; 2.553 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.662 ; 2.703 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.640 ; 2.681 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.662 ; 2.703 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.662 ; 2.703 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.653 ; 2.694 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.653 ; 2.694 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.362     ; 2.336     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.362     ; 2.389     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.563     ; 2.583     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.765     ; 2.785     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.760     ; 2.780     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.014     ; 3.034     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.063     ; 4.787     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.362     ; 2.389     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.760     ; 2.780     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.377     ; 2.336     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.022     ; 3.042     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.172     ; 3.131     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.139     ; 3.098     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.172     ; 3.131     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.172     ; 3.131     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.164     ; 3.123     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.164     ; 3.123     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.085     ; 2.071     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.085     ; 2.112     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.285     ; 2.305     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.479     ; 2.499     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.474     ; 2.494     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.717     ; 2.737     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.767     ; 4.491     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.085     ; 2.112     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.474     ; 2.494     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.112     ; 2.071     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.726     ; 2.746     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.876     ; 2.835     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.844     ; 2.803     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.876     ; 2.835     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.876     ; 2.835     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.867     ; 2.826     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.867     ; 2.826     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.964 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.964         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.964       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 28.732         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 9.524        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 19.208       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 34.450         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 9.576        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 9.577        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 8.451        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 6.846        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                      ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                           ; -3.452 ; -0.333 ; -2.436   ; 0.486   ; 0.589               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.452 ; 0.151  ; N/A      ; N/A     ; 4.671               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 6.602  ; 0.119  ; 6.185    ; 1.219   ; 9.717               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 6.965  ; 0.186  ; N/A      ; N/A     ; 9.717               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.549 ; -0.333 ; -2.436   ; 0.486   ; 7.410               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.260  ; 0.129  ; N/A      ; N/A     ; 0.589               ;
;  sys_clk                                                   ; N/A    ; N/A    ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                            ; -9.387 ; -0.583 ; -68.208  ; 0.0     ; 0.0                 ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -6.387 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.000 ; -0.583 ; -68.208  ; 0.000   ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                   ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.556  ; 5.765  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.804  ; 5.156  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.319  ; 5.611  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.082  ; 5.367  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.556  ; 5.765  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.967  ; 5.259  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.177  ; 5.415  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.295  ; 5.580  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.269  ; 5.559  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.704  ; 4.941  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.687  ; 4.934  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.757  ; 4.991  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.671  ; 4.933  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.780  ; 5.018  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.885  ; 5.153  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.117  ; 5.335  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.157  ; 5.356  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.964  ; 5.270  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso         ; sys_clk    ; -3.574 ; -3.180 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -1.889 ; -2.628 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.988 ; -2.768 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.146 ; -2.923 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.052 ; -2.828 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.245 ; -3.039 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -2.018 ; -2.765 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -2.088 ; -2.860 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.142 ; -2.925 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.134 ; -2.899 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -1.892 ; -2.628 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.894 ; -2.631 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.917 ; -2.663 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.889 ; -2.630 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.925 ; -2.673 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.974 ; -2.713 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -2.062 ; -2.826 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.072 ; -2.838 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.086 ; -2.440 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso         ; sys_clk    ; 7.967  ; 7.209  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.793  ; 7.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.383  ; 5.541  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.010  ; 5.145  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.023  ; 5.158  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.095  ; 5.228  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.809  ; 4.900  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.428  ; 5.578  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.659  ; 4.790  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.147  ; 5.254  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.165  ; 5.265  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 5.141  ; 5.239  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.793  ; 7.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 5.028  ; 5.088  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.631  ; 4.673  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.851  ; 4.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.851  ; 4.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.467  ; 4.513  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.712  ; 4.734  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 4.286  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 4.293  ; 4.384  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 7.454  ; 7.580  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.895  ; 4.809  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.164  ; 5.036  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.763  ; 4.676  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.089  ; 4.971  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.717  ; 4.608  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 7.454  ; 7.580  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.878  ; 4.787  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 5.056  ; 4.939  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.268  ; 5.175  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.702  ; 4.605  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.899  ; 4.805  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.866  ; 4.790  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.942  ; 4.846  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.564  ; 4.503  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.502  ; 4.454  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.519  ; 4.470  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.777  ; 4.848  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.465  ; 4.516  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 1.145  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 1.043  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.119  ; 6.999  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 7.236  ; 7.039  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.841  ; 6.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.554 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.376 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; tmds_clk_n      ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.397  ; 4.365  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.385  ; 4.353  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.375  ; 4.343  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.362  ; 4.330  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.350  ; 4.318  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.340  ; 4.308  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 1.933  ; 1.842  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.288  ; 2.187  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.091  ; 2.014  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.103  ; 2.027  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.140  ; 2.056  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.002  ; 1.931  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.326  ; 2.224  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 1.933  ; 1.871  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.219  ; 2.067  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.238  ; 2.085  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.216  ; 2.064  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.056  ; 3.671  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.172  ; 2.017  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 1.968  ; 1.842  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 1.831  ; 1.765  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.024  ; 1.934  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 1.831  ; 1.765  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.009  ; 1.867  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.681  ; 1.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 1.739  ; 1.703  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 1.759  ; 1.874  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 1.936  ; 2.007  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.017  ; 2.114  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 1.852  ; 1.927  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 1.975  ; 2.065  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.815  ; 1.884  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.589  ; 3.953  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 1.921  ; 1.992  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 1.976  ; 2.062  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.083  ; 2.241  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.815  ; 1.882  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 1.906  ; 2.043  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 1.901  ; 2.038  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 1.923  ; 2.063  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 1.776  ; 1.894  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.759  ; 1.874  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 1.766  ; 1.881  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 1.984  ; 1.900  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.818  ; 1.749  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.821 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.779 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 2.837  ; 2.942  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.723  ; 2.854  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.641  ; 2.758  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.147 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.384 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; tmds_clk_n      ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.988  ; 2.009  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.976  ; 1.997  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.004  ; 2.024  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.992  ; 2.012  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; sdram_data[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sd_miso        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5630     ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 21       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 3334     ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 36       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 17       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 253      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 21       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6484     ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5630     ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 21       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 3334     ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 36       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 17       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 253      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 21       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6484     ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 429      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 84       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 429      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 84       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 852   ; 852  ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Jan 21 16:15:01 2026
Info: Command: quartus_sta sd_bmp_hdmi -c sd_bmp_hdmi
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'sd_bmp_hdmi.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.452              -6.387 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.549              -3.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.260               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.602               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.965               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.226              -0.252 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.378               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.386               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.435               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -2.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.436             -68.208 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.185               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.461
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.461               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.711               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.700               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.410               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.719               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.832               0.000 sys_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.425 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.020              -5.610 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.469              -2.861 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.446               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.827               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.112               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.159              -0.159 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.369               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.401               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.197             -61.490 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.554               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.384               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.453               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.671               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.410               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.717               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.717               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.835               0.000 sys_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.520 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.227              -2.260 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.239              -0.376 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.893               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.552               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.665               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.333              -0.583 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.119               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.129               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.151               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -0.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.656             -18.364 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.285               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.486               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.219               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.076               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.734               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.430               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 sys_clk 
    Info (332119):     9.733               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.797               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.964 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Wed Jan 21 16:15:04 2026
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


