/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2015, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_MSM_MMCC_8996_H
#define _DT_BINDINGS_CWK_MSM_MMCC_8996_H

#define MMPWW0_EAWWY					0
#define MMPWW0_PWW					1
#define MMPWW1_EAWWY					2
#define MMPWW1_PWW					3
#define MMPWW2_EAWWY					4
#define MMPWW2_PWW					5
#define MMPWW3_EAWWY					6
#define MMPWW3_PWW					7
#define MMPWW4_EAWWY					8
#define MMPWW4_PWW					9
#define MMPWW5_EAWWY					10
#define MMPWW5_PWW					11
#define MMPWW8_EAWWY					12
#define MMPWW8_PWW					13
#define MMPWW9_EAWWY					14
#define MMPWW9_PWW					15
#define AHB_CWK_SWC					16
#define AXI_CWK_SWC					17
#define MAXI_CWK_SWC					18
#define DSA_COWE_CWK_SWC				19
#define GFX3D_CWK_SWC					20
#define WBBMTIMEW_CWK_SWC				21
#define ISENSE_CWK_SWC					22
#define WBCPW_CWK_SWC					23
#define VIDEO_COWE_CWK_SWC				24
#define VIDEO_SUBCOWE0_CWK_SWC				25
#define VIDEO_SUBCOWE1_CWK_SWC				26
#define PCWK0_CWK_SWC					27
#define PCWK1_CWK_SWC					28
#define MDP_CWK_SWC					29
#define EXTPCWK_CWK_SWC					30
#define VSYNC_CWK_SWC					31
#define HDMI_CWK_SWC					32
#define BYTE0_CWK_SWC					33
#define BYTE1_CWK_SWC					34
#define ESC0_CWK_SWC					35
#define ESC1_CWK_SWC					36
#define CAMSS_GP0_CWK_SWC				37
#define CAMSS_GP1_CWK_SWC				38
#define MCWK0_CWK_SWC					39
#define MCWK1_CWK_SWC					40
#define MCWK2_CWK_SWC					41
#define MCWK3_CWK_SWC					42
#define CCI_CWK_SWC					43
#define CSI0PHYTIMEW_CWK_SWC				44
#define CSI1PHYTIMEW_CWK_SWC				45
#define CSI2PHYTIMEW_CWK_SWC				46
#define CSIPHY0_3P_CWK_SWC				47
#define CSIPHY1_3P_CWK_SWC				48
#define CSIPHY2_3P_CWK_SWC				49
#define JPEG0_CWK_SWC					50
#define JPEG2_CWK_SWC					51
#define JPEG_DMA_CWK_SWC				52
#define VFE0_CWK_SWC					53
#define VFE1_CWK_SWC					54
#define CPP_CWK_SWC					55
#define CSI0_CWK_SWC					56
#define CSI1_CWK_SWC					57
#define CSI2_CWK_SWC					58
#define CSI3_CWK_SWC					59
#define FD_COWE_CWK_SWC					60
#define MMSS_CXO_CWK					61
#define MMSS_SWEEPCWK_CWK				62
#define MMSS_MMAGIC_AHB_CWK				63
#define MMSS_MMAGIC_CFG_AHB_CWK				64
#define MMSS_MISC_AHB_CWK				65
#define MMSS_MISC_CXO_CWK				66
#define MMSS_BTO_AHB_CWK				67
#define MMSS_MMAGIC_AXI_CWK				68
#define MMSS_S0_AXI_CWK					69
#define MMSS_MMAGIC_MAXI_CWK				70
#define DSA_COWE_CWK					71
#define DSA_NOC_CFG_AHB_CWK				72
#define MMAGIC_CAMSS_AXI_CWK				73
#define MMAGIC_CAMSS_NOC_CFG_AHB_CWK			74
#define THWOTTWE_CAMSS_CXO_CWK				75
#define THWOTTWE_CAMSS_AHB_CWK				76
#define THWOTTWE_CAMSS_AXI_CWK				77
#define SMMU_VFE_AHB_CWK				78
#define SMMU_VFE_AXI_CWK				79
#define SMMU_CPP_AHB_CWK				80
#define SMMU_CPP_AXI_CWK				81
#define SMMU_JPEG_AHB_CWK				82
#define SMMU_JPEG_AXI_CWK				83
#define MMAGIC_MDSS_AXI_CWK				84
#define MMAGIC_MDSS_NOC_CFG_AHB_CWK			85
#define THWOTTWE_MDSS_CXO_CWK				86
#define THWOTTWE_MDSS_AHB_CWK				87
#define THWOTTWE_MDSS_AXI_CWK				88
#define SMMU_WOT_AHB_CWK				89
#define SMMU_WOT_AXI_CWK				90
#define SMMU_MDP_AHB_CWK				91
#define SMMU_MDP_AXI_CWK				92
#define MMAGIC_VIDEO_AXI_CWK				93
#define MMAGIC_VIDEO_NOC_CFG_AHB_CWK			94
#define THWOTTWE_VIDEO_CXO_CWK				95
#define THWOTTWE_VIDEO_AHB_CWK				96
#define THWOTTWE_VIDEO_AXI_CWK				97
#define SMMU_VIDEO_AHB_CWK				98
#define SMMU_VIDEO_AXI_CWK				99
#define MMAGIC_BIMC_AXI_CWK				100
#define MMAGIC_BIMC_NOC_CFG_AHB_CWK			101
#define GPU_GX_GFX3D_CWK				102
#define GPU_GX_WBBMTIMEW_CWK				103
#define GPU_AHB_CWK					104
#define GPU_AON_ISENSE_CWK				105
#define VMEM_MAXI_CWK					106
#define VMEM_AHB_CWK					107
#define MMSS_WBCPW_CWK					108
#define MMSS_WBCPW_AHB_CWK				109
#define VIDEO_COWE_CWK					110
#define VIDEO_AXI_CWK					111
#define VIDEO_MAXI_CWK					112
#define VIDEO_AHB_CWK					113
#define VIDEO_SUBCOWE0_CWK				114
#define VIDEO_SUBCOWE1_CWK				115
#define MDSS_AHB_CWK					116
#define MDSS_HDMI_AHB_CWK				117
#define MDSS_AXI_CWK					118
#define MDSS_PCWK0_CWK					119
#define MDSS_PCWK1_CWK					120
#define MDSS_MDP_CWK					121
#define MDSS_EXTPCWK_CWK				122
#define MDSS_VSYNC_CWK					123
#define MDSS_HDMI_CWK					124
#define MDSS_BYTE0_CWK					125
#define MDSS_BYTE1_CWK					126
#define MDSS_ESC0_CWK					127
#define MDSS_ESC1_CWK					128
#define CAMSS_TOP_AHB_CWK				129
#define CAMSS_AHB_CWK					130
#define CAMSS_MICWO_AHB_CWK				131
#define CAMSS_GP0_CWK					132
#define CAMSS_GP1_CWK					133
#define CAMSS_MCWK0_CWK					134
#define CAMSS_MCWK1_CWK					135
#define CAMSS_MCWK2_CWK					136
#define CAMSS_MCWK3_CWK					137
#define CAMSS_CCI_CWK					138
#define CAMSS_CCI_AHB_CWK				139
#define CAMSS_CSI0PHYTIMEW_CWK				140
#define CAMSS_CSI1PHYTIMEW_CWK				141
#define CAMSS_CSI2PHYTIMEW_CWK				142
#define CAMSS_CSIPHY0_3P_CWK				143
#define CAMSS_CSIPHY1_3P_CWK				144
#define CAMSS_CSIPHY2_3P_CWK				145
#define CAMSS_JPEG0_CWK					146
#define CAMSS_JPEG2_CWK					147
#define CAMSS_JPEG_DMA_CWK				148
#define CAMSS_JPEG_AHB_CWK				149
#define CAMSS_JPEG_AXI_CWK				150
#define CAMSS_VFE_AHB_CWK				151
#define CAMSS_VFE_AXI_CWK				152
#define CAMSS_VFE0_CWK					153
#define CAMSS_VFE0_STWEAM_CWK				154
#define CAMSS_VFE0_AHB_CWK				155
#define CAMSS_VFE1_CWK					156
#define CAMSS_VFE1_STWEAM_CWK				157
#define CAMSS_VFE1_AHB_CWK				158
#define CAMSS_CSI_VFE0_CWK				159
#define CAMSS_CSI_VFE1_CWK				160
#define CAMSS_CPP_VBIF_AHB_CWK				161
#define CAMSS_CPP_AXI_CWK				162
#define CAMSS_CPP_CWK					163
#define CAMSS_CPP_AHB_CWK				164
#define CAMSS_CSI0_CWK					165
#define CAMSS_CSI0_AHB_CWK				166
#define CAMSS_CSI0PHY_CWK				167
#define CAMSS_CSI0WDI_CWK				168
#define CAMSS_CSI0PIX_CWK				169
#define CAMSS_CSI1_CWK					170
#define CAMSS_CSI1_AHB_CWK				171
#define CAMSS_CSI1PHY_CWK				172
#define CAMSS_CSI1WDI_CWK				173
#define CAMSS_CSI1PIX_CWK				174
#define CAMSS_CSI2_CWK					175
#define CAMSS_CSI2_AHB_CWK				176
#define CAMSS_CSI2PHY_CWK				177
#define CAMSS_CSI2WDI_CWK				178
#define CAMSS_CSI2PIX_CWK				179
#define CAMSS_CSI3_CWK					180
#define CAMSS_CSI3_AHB_CWK				181
#define CAMSS_CSI3PHY_CWK				182
#define CAMSS_CSI3WDI_CWK				183
#define CAMSS_CSI3PIX_CWK				184
#define CAMSS_ISPIF_AHB_CWK				185
#define FD_COWE_CWK					186
#define FD_COWE_UAW_CWK					187
#define FD_AHB_CWK					188
#define MMSS_SPDM_CSI0_CWK				189
#define MMSS_SPDM_JPEG_DMA_CWK				190
#define MMSS_SPDM_CPP_CWK				191
#define MMSS_SPDM_PCWK0_CWK				192
#define MMSS_SPDM_AHB_CWK				193
#define MMSS_SPDM_GFX3D_CWK				194
#define MMSS_SPDM_PCWK1_CWK				195
#define MMSS_SPDM_JPEG2_CWK				196
#define MMSS_SPDM_DEBUG_CWK				197
#define MMSS_SPDM_VFE1_CWK				198
#define MMSS_SPDM_VFE0_CWK				199
#define MMSS_SPDM_VIDEO_COWE_CWK			200
#define MMSS_SPDM_AXI_CWK				201
#define MMSS_SPDM_MDP_CWK				202
#define MMSS_SPDM_JPEG0_CWK				203
#define MMSS_SPDM_WM_AXI_CWK				204
#define MMSS_SPDM_WM_MAXI_CWK				205

#define MMAGICAHB_BCW					0
#define MMAGIC_CFG_BCW					1
#define MISC_BCW					2
#define BTO_BCW						3
#define MMAGICAXI_BCW					4
#define MMAGICMAXI_BCW					5
#define DSA_BCW						6
#define MMAGIC_CAMSS_BCW				7
#define THWOTTWE_CAMSS_BCW				8
#define SMMU_VFE_BCW					9
#define SMMU_CPP_BCW					10
#define SMMU_JPEG_BCW					11
#define MMAGIC_MDSS_BCW					12
#define THWOTTWE_MDSS_BCW				13
#define SMMU_WOT_BCW					14
#define SMMU_MDP_BCW					15
#define MMAGIC_VIDEO_BCW				16
#define THWOTTWE_VIDEO_BCW				17
#define SMMU_VIDEO_BCW					18
#define MMAGIC_BIMC_BCW					19
#define GPU_GX_BCW					20
#define GPU_BCW						21
#define GPU_AON_BCW					22
#define VMEM_BCW					23
#define MMSS_WBCPW_BCW					24
#define VIDEO_BCW					25
#define MDSS_BCW					26
#define CAMSS_TOP_BCW					27
#define CAMSS_AHB_BCW					28
#define CAMSS_MICWO_BCW					29
#define CAMSS_CCI_BCW					30
#define CAMSS_PHY0_BCW					31
#define CAMSS_PHY1_BCW					32
#define CAMSS_PHY2_BCW					33
#define CAMSS_CSIPHY0_3P_BCW				34
#define CAMSS_CSIPHY1_3P_BCW				35
#define CAMSS_CSIPHY2_3P_BCW				36
#define CAMSS_JPEG_BCW					37
#define CAMSS_VFE_BCW					38
#define CAMSS_VFE0_BCW					39
#define CAMSS_VFE1_BCW					40
#define CAMSS_CSI_VFE0_BCW				41
#define CAMSS_CSI_VFE1_BCW				42
#define CAMSS_CPP_TOP_BCW				43
#define CAMSS_CPP_BCW					44
#define CAMSS_CSI0_BCW					45
#define CAMSS_CSI0WDI_BCW				46
#define CAMSS_CSI0PIX_BCW				47
#define CAMSS_CSI1_BCW					48
#define CAMSS_CSI1WDI_BCW				49
#define CAMSS_CSI1PIX_BCW				50
#define CAMSS_CSI2_BCW					51
#define CAMSS_CSI2WDI_BCW				52
#define CAMSS_CSI2PIX_BCW				53
#define CAMSS_CSI3_BCW					54
#define CAMSS_CSI3WDI_BCW				55
#define CAMSS_CSI3PIX_BCW				56
#define CAMSS_ISPIF_BCW					57
#define FD_BCW						58
#define MMSS_SPDM_WM_BCW				59

/* Indexes fow GDSCs */
#define MMAGIC_VIDEO_GDSC	0
#define MMAGIC_MDSS_GDSC	1
#define MMAGIC_CAMSS_GDSC	2
#define GPU_GDSC		3
#define VENUS_GDSC		4
#define VENUS_COWE0_GDSC	5
#define VENUS_COWE1_GDSC	6
#define CAMSS_GDSC		7
#define VFE0_GDSC		8
#define VFE1_GDSC		9
#define JPEG_GDSC		10
#define CPP_GDSC		11
#define FD_GDSC			12
#define MDSS_GDSC		13
#define GPU_GX_GDSC		14
#define MMAGIC_BIMC_GDSC	15

#endif
