Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Mar  7 16:33:12 2017
| Host         : AE5UPH16 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[1]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.258        0.000                      0                17452        0.016        0.000                      0                17452        1.500        0.000                       0                  7407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
  ser_clk_out   {0.000 2.000}        4.000           250.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         
rx_clk          {0.000 2.000}        4.000           250.000         
  par_clk       {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.636        0.000                      0                15598        0.016        0.000                      0                15598        2.000        0.000                       0                  6458  
  dac_2clk_out        0.497        0.000                      0                  224        0.115        0.000                      0                  224        1.500        0.000                       0                   159  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.440        0.000                      0                   45        0.048        0.000                      0                   45        3.500        0.000                       0                    47  
  ser_clk_out                                                                                                                                                     1.845        0.000                       0                     4  
clk_fpga_0            0.258        0.000                      0                 1101        0.173        0.000                      0                 1101        3.500        0.000                       0                   551  
rx_clk                                                                                                                                                            2.333        0.000                       0                     4  
  par_clk             2.356        0.000                      0                  429        0.134        0.000                      0                  429        3.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
par_clk       adc_clk             5.402        0.000                      0                   17        0.179        0.000                      0                   17  
adc_clk       dac_2clk_out        1.089        0.000                      0                   96        0.143        0.000                      0                   96  
adc_clk       clk_fpga_0          1.506        0.000                      0                   34        0.586        0.000                      0                   34  
par_clk       clk_fpga_0          2.353        0.000                      0                   32        0.275        0.000                      0                   32  
adc_clk       par_clk             2.132        0.000                      0                  128        0.196        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[1].SumDataB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 5.096ns (71.426%)  route 2.039ns (28.574%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.755     4.916    i_pid/DDSfreqs[1].DDS_machs/clk_i
    DSP48_X0Y34          DSP48E1                                      r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.925 r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/P[17]
                         net (fo=1, routed)           2.039    10.963    i_pid/SigOutB23_out[3]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  i_pid/genblk2[1].SumDataB[3]_i_2/O
                         net (fo=1, routed)           0.000    11.087    i_pid/genblk2[1].SumDataB[3]_i_2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.488 r  i_pid/genblk2[1].SumDataB_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.488    i_pid/genblk2[1].SumDataB_reg[3]_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  i_pid/genblk2[1].SumDataB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.602    i_pid/genblk2[1].SumDataB_reg[7]_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  i_pid/genblk2[1].SumDataB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.716    i_pid/genblk2[1].SumDataB_reg[11]_i_1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.050 r  i_pid/genblk2[1].SumDataB_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.050    i_pid/genblk2[1].SumDataB_reg[13]_i_1_n_6
    SLICE_X35Y86         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.485    12.397    i_pid/clk_i
    SLICE_X35Y86         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[13]/C
                         clock pessimism              0.263    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X35Y86         FDRE (Setup_fdre_C_D)        0.062    12.686    i_pid/genblk2[1].SumDataB_reg[13]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[1].SumDataB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 4.985ns (70.975%)  route 2.039ns (29.025%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.755     4.916    i_pid/DDSfreqs[1].DDS_machs/clk_i
    DSP48_X0Y34          DSP48E1                                      r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.925 r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/P[17]
                         net (fo=1, routed)           2.039    10.963    i_pid/SigOutB23_out[3]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  i_pid/genblk2[1].SumDataB[3]_i_2/O
                         net (fo=1, routed)           0.000    11.087    i_pid/genblk2[1].SumDataB[3]_i_2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.488 r  i_pid/genblk2[1].SumDataB_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.488    i_pid/genblk2[1].SumDataB_reg[3]_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  i_pid/genblk2[1].SumDataB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.602    i_pid/genblk2[1].SumDataB_reg[7]_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  i_pid/genblk2[1].SumDataB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.716    i_pid/genblk2[1].SumDataB_reg[11]_i_1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.939 r  i_pid/genblk2[1].SumDataB_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.939    i_pid/genblk2[1].SumDataB_reg[13]_i_1_n_7
    SLICE_X35Y86         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.485    12.397    i_pid/clk_i
    SLICE_X35Y86         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[12]/C
                         clock pessimism              0.263    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X35Y86         FDRE (Setup_fdre_C_D)        0.062    12.686    i_pid/genblk2[1].SumDataB_reg[12]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[1].SumDataB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 4.982ns (70.962%)  route 2.039ns (29.038%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.755     4.916    i_pid/DDSfreqs[1].DDS_machs/clk_i
    DSP48_X0Y34          DSP48E1                                      r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.925 r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/P[17]
                         net (fo=1, routed)           2.039    10.963    i_pid/SigOutB23_out[3]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  i_pid/genblk2[1].SumDataB[3]_i_2/O
                         net (fo=1, routed)           0.000    11.087    i_pid/genblk2[1].SumDataB[3]_i_2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.488 r  i_pid/genblk2[1].SumDataB_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.488    i_pid/genblk2[1].SumDataB_reg[3]_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  i_pid/genblk2[1].SumDataB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.602    i_pid/genblk2[1].SumDataB_reg[7]_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.936 r  i_pid/genblk2[1].SumDataB_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.936    i_pid/genblk2[1].SumDataB_reg[11]_i_1_n_6
    SLICE_X35Y85         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.485    12.397    i_pid/clk_i
    SLICE_X35Y85         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[9]/C
                         clock pessimism              0.263    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.062    12.686    i_pid/genblk2[1].SumDataB_reg[9]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[1].SumDataB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 4.961ns (70.875%)  route 2.039ns (29.125%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.755     4.916    i_pid/DDSfreqs[1].DDS_machs/clk_i
    DSP48_X0Y34          DSP48E1                                      r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.925 r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/P[17]
                         net (fo=1, routed)           2.039    10.963    i_pid/SigOutB23_out[3]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  i_pid/genblk2[1].SumDataB[3]_i_2/O
                         net (fo=1, routed)           0.000    11.087    i_pid/genblk2[1].SumDataB[3]_i_2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.488 r  i_pid/genblk2[1].SumDataB_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.488    i_pid/genblk2[1].SumDataB_reg[3]_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  i_pid/genblk2[1].SumDataB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.602    i_pid/genblk2[1].SumDataB_reg[7]_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.915 r  i_pid/genblk2[1].SumDataB_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.915    i_pid/genblk2[1].SumDataB_reg[11]_i_1_n_4
    SLICE_X35Y85         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.485    12.397    i_pid/clk_i
    SLICE_X35Y85         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[11]/C
                         clock pessimism              0.263    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.062    12.686    i_pid/genblk2[1].SumDataB_reg[11]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[6].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[6].SumDataB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 4.953ns (71.279%)  route 1.996ns (28.721%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.770     4.931    i_pid/DDSfreqs[6].DDS_machs/clk_i
    DSP48_X0Y16          DSP48E1                                      r  i_pid/DDSfreqs[6].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     8.940 r  i_pid/DDSfreqs[6].DDS_machs/DDSintermediate_Q/P[20]
                         net (fo=1, routed)           1.996    10.935    i_pid/SigOutB8_out[6]
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    11.059 r  i_pid/genblk2[6].SumDataB[7]_i_3/O
                         net (fo=1, routed)           0.000    11.059    i_pid/genblk2[6].SumDataB[7]_i_3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.439 r  i_pid/genblk2[6].SumDataB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.439    i_pid/genblk2[6].SumDataB_reg[7]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.556 r  i_pid/genblk2[6].SumDataB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.556    i_pid/genblk2[6].SumDataB_reg[11]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.879 r  i_pid/genblk2[6].SumDataB_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.879    i_pid/genblk2[6].SumDataB_reg[13]_i_1_n_6
    SLICE_X28Y53         FDRE                                         r  i_pid/genblk2[6].SumDataB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.489    12.401    i_pid/clk_i
    SLICE_X28Y53         FDRE                                         r  i_pid/genblk2[6].SumDataB_reg[13]/C
                         clock pessimism              0.249    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.109    12.723    i_pid/genblk2[6].SumDataB_reg[13]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[1].SumDataB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 4.887ns (70.564%)  route 2.039ns (29.436%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.755     4.916    i_pid/DDSfreqs[1].DDS_machs/clk_i
    DSP48_X0Y34          DSP48E1                                      r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.925 r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/P[17]
                         net (fo=1, routed)           2.039    10.963    i_pid/SigOutB23_out[3]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  i_pid/genblk2[1].SumDataB[3]_i_2/O
                         net (fo=1, routed)           0.000    11.087    i_pid/genblk2[1].SumDataB[3]_i_2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.488 r  i_pid/genblk2[1].SumDataB_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.488    i_pid/genblk2[1].SumDataB_reg[3]_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  i_pid/genblk2[1].SumDataB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.602    i_pid/genblk2[1].SumDataB_reg[7]_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.841 r  i_pid/genblk2[1].SumDataB_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.841    i_pid/genblk2[1].SumDataB_reg[11]_i_1_n_5
    SLICE_X35Y85         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.485    12.397    i_pid/clk_i
    SLICE_X35Y85         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[10]/C
                         clock pessimism              0.263    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.062    12.686    i_pid/genblk2[1].SumDataB_reg[10]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[1].SumDataB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 4.871ns (70.496%)  route 2.039ns (29.504%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.755     4.916    i_pid/DDSfreqs[1].DDS_machs/clk_i
    DSP48_X0Y34          DSP48E1                                      r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.925 r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/P[17]
                         net (fo=1, routed)           2.039    10.963    i_pid/SigOutB23_out[3]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  i_pid/genblk2[1].SumDataB[3]_i_2/O
                         net (fo=1, routed)           0.000    11.087    i_pid/genblk2[1].SumDataB[3]_i_2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.488 r  i_pid/genblk2[1].SumDataB_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.488    i_pid/genblk2[1].SumDataB_reg[3]_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  i_pid/genblk2[1].SumDataB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.602    i_pid/genblk2[1].SumDataB_reg[7]_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.825 r  i_pid/genblk2[1].SumDataB_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.825    i_pid/genblk2[1].SumDataB_reg[11]_i_1_n_7
    SLICE_X35Y85         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.485    12.397    i_pid/clk_i
    SLICE_X35Y85         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[8]/C
                         clock pessimism              0.263    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.062    12.686    i_pid/genblk2[1].SumDataB_reg[8]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[1].SumDataB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 4.868ns (70.483%)  route 2.039ns (29.517%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.755     4.916    i_pid/DDSfreqs[1].DDS_machs/clk_i
    DSP48_X0Y34          DSP48E1                                      r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.925 r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/P[17]
                         net (fo=1, routed)           2.039    10.963    i_pid/SigOutB23_out[3]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  i_pid/genblk2[1].SumDataB[3]_i_2/O
                         net (fo=1, routed)           0.000    11.087    i_pid/genblk2[1].SumDataB[3]_i_2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.488 r  i_pid/genblk2[1].SumDataB_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.488    i_pid/genblk2[1].SumDataB_reg[3]_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.822 r  i_pid/genblk2[1].SumDataB_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.822    i_pid/genblk2[1].SumDataB_reg[7]_i_1_n_6
    SLICE_X35Y84         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.484    12.396    i_pid/clk_i
    SLICE_X35Y84         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[5]/C
                         clock pessimism              0.263    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.062    12.685    i_pid/genblk2[1].SumDataB_reg[5]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[1].SumDataB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 4.847ns (70.393%)  route 2.039ns (29.607%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.755     4.916    i_pid/DDSfreqs[1].DDS_machs/clk_i
    DSP48_X0Y34          DSP48E1                                      r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.925 r  i_pid/DDSfreqs[1].DDS_machs/DDSintermediate_Q/P[17]
                         net (fo=1, routed)           2.039    10.963    i_pid/SigOutB23_out[3]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  i_pid/genblk2[1].SumDataB[3]_i_2/O
                         net (fo=1, routed)           0.000    11.087    i_pid/genblk2[1].SumDataB[3]_i_2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.488 r  i_pid/genblk2[1].SumDataB_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.488    i_pid/genblk2[1].SumDataB_reg[3]_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.801 r  i_pid/genblk2[1].SumDataB_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.801    i_pid/genblk2[1].SumDataB_reg[7]_i_1_n_4
    SLICE_X35Y84         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.484    12.396    i_pid/clk_i
    SLICE_X35Y84         FDRE                                         r  i_pid/genblk2[1].SumDataB_reg[7]/C
                         clock pessimism              0.263    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.062    12.685    i_pid/genblk2[1].SumDataB_reg[7]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 i_pid/DDSfreqs[6].DDS_machs/DDSintermediate_Q/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/genblk2[6].SumDataB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 4.849ns (70.842%)  route 1.996ns (29.158%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.770     4.931    i_pid/DDSfreqs[6].DDS_machs/clk_i
    DSP48_X0Y16          DSP48E1                                      r  i_pid/DDSfreqs[6].DDS_machs/DDSintermediate_Q/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     8.940 r  i_pid/DDSfreqs[6].DDS_machs/DDSintermediate_Q/P[20]
                         net (fo=1, routed)           1.996    10.935    i_pid/SigOutB8_out[6]
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    11.059 r  i_pid/genblk2[6].SumDataB[7]_i_3/O
                         net (fo=1, routed)           0.000    11.059    i_pid/genblk2[6].SumDataB[7]_i_3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.439 r  i_pid/genblk2[6].SumDataB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.439    i_pid/genblk2[6].SumDataB_reg[7]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.556 r  i_pid/genblk2[6].SumDataB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.556    i_pid/genblk2[6].SumDataB_reg[11]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.775 r  i_pid/genblk2[6].SumDataB_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.775    i_pid/genblk2[6].SumDataB_reg[13]_i_1_n_7
    SLICE_X28Y53         FDRE                                         r  i_pid/genblk2[6].SumDataB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.489    12.401    i_pid/clk_i
    SLICE_X28Y53         FDRE                                         r  i_pid/genblk2[6].SumDataB_reg[12]/C
                         clock pessimism              0.249    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.109    12.723    i_pid/genblk2[6].SumDataB_reg[12]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[9].DDS_machs/inf_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[9].DDS_machs/DDS_mem/mem_reg_2/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.373%)  route 0.164ns (52.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.553     1.608    i_pid/DDSfreqs[9].DDS_machs/clk_i
    SLICE_X34Y21         FDRE                                         r  i_pid/DDSfreqs[9].DDS_machs/inf_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.148     1.756 r  i_pid/DDSfreqs[9].DDS_machs/inf_reg[84]/Q
                         net (fo=1, routed)           0.164     1.921    i_pid/DDSfreqs[9].DDS_machs/DDS_mem/a_din[84]
    RAMB36_X2Y4          RAMB36E1                                     r  i_pid/DDSfreqs[9].DDS_machs/DDS_mem/mem_reg_2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.859     2.005    i_pid/DDSfreqs[9].DDS_machs/DDS_mem/a_clk
    RAMB36_X2Y4          RAMB36E1                                     r  i_pid/DDSfreqs[9].DDS_machs/DDS_mem/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.344     1.662    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.243     1.905    i_pid/DDSfreqs[9].DDS_machs/DDS_mem/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[5].DDS_machs/inf_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[5].DDS_machs/DDS_mem/mem_reg_1/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.567     1.622    i_pid/DDSfreqs[5].DDS_machs/clk_i
    SLICE_X6Y48          FDRE                                         r  i_pid/DDSfreqs[5].DDS_machs/inf_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148     1.770 r  i_pid/DDSfreqs[5].DDS_machs/inf_reg[57]/Q
                         net (fo=1, routed)           0.170     1.940    i_pid/DDSfreqs[5].DDS_machs/DDS_mem/a_din[57]
    RAMB36_X0Y9          RAMB36E1                                     r  i_pid/DDSfreqs[5].DDS_machs/DDS_mem/mem_reg_1/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.877     2.023    i_pid/DDSfreqs[5].DDS_machs/DDS_mem/a_clk
    RAMB36_X0Y9          RAMB36E1                                     r  i_pid/DDSfreqs[5].DDS_machs/DDS_mem/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.681    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.243     1.924    i_pid/DDSfreqs[5].DDS_machs/DDS_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[3].DDS_machs/inf_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[3].DDS_machs/DDS_mem/mem_reg_2/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.563     1.618    i_pid/DDSfreqs[3].DDS_machs/clk_i
    SLICE_X6Y57          FDRE                                         r  i_pid/DDSfreqs[3].DDS_machs/inf_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.148     1.766 r  i_pid/DDSfreqs[3].DDS_machs/inf_reg[95]/Q
                         net (fo=1, routed)           0.170     1.936    i_pid/DDSfreqs[3].DDS_machs/DDS_mem/a_din[95]
    RAMB36_X0Y11         RAMB36E1                                     r  i_pid/DDSfreqs[3].DDS_machs/DDS_mem/mem_reg_2/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.874     2.020    i_pid/DDSfreqs[3].DDS_machs/DDS_mem/a_clk
    RAMB36_X0Y11         RAMB36E1                                     r  i_pid/DDSfreqs[3].DDS_machs/DDS_mem/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.344     1.677    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.243     1.920    i_pid/DDSfreqs[3].DDS_machs/DDS_mem/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[4].DDS_machs/inf_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_3/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.420%)  route 0.171ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_pid/DDSfreqs[4].DDS_machs/clk_i
    SLICE_X34Y77         FDRE                                         r  i_pid/DDSfreqs[4].DDS_machs/inf_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.148     1.754 r  i_pid/DDSfreqs[4].DDS_machs/inf_reg[116]/Q
                         net (fo=1, routed)           0.171     1.925    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/a_din[116]
    RAMB36_X2Y15         RAMB36E1                                     r  i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_3/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.861     2.007    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/a_clk
    RAMB36_X2Y15         RAMB36E1                                     r  i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_3/CLKARDCLK
                         clock pessimism             -0.345     1.663    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.906    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[4].DDS_machs/inf_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_3/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.339%)  route 0.171ns (53.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_pid/DDSfreqs[4].DDS_machs/clk_i
    SLICE_X34Y77         FDRE                                         r  i_pid/DDSfreqs[4].DDS_machs/inf_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.148     1.754 r  i_pid/DDSfreqs[4].DDS_machs/inf_reg[118]/Q
                         net (fo=1, routed)           0.171     1.926    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/a_din[118]
    RAMB36_X2Y15         RAMB36E1                                     r  i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_3/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.861     2.007    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/a_clk
    RAMB36_X2Y15         RAMB36E1                                     r  i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_3/CLKARDCLK
                         clock pessimism             -0.345     1.663    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.242     1.905    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[6].DDS_machs/inf_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[6].DDS_machs/DDS_mem/mem_reg_2/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.312%)  route 0.172ns (53.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.554     1.609    i_pid/DDSfreqs[6].DDS_machs/clk_i
    SLICE_X6Y23          FDRE                                         r  i_pid/DDSfreqs[6].DDS_machs/inf_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.148     1.757 r  i_pid/DDSfreqs[6].DDS_machs/inf_reg[93]/Q
                         net (fo=1, routed)           0.172     1.929    i_pid/DDSfreqs[6].DDS_machs/DDS_mem/a_din[93]
    RAMB36_X0Y4          RAMB36E1                                     r  i_pid/DDSfreqs[6].DDS_machs/DDS_mem/mem_reg_2/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.861     2.007    i_pid/DDSfreqs[6].DDS_machs/DDS_mem/a_clk
    RAMB36_X0Y4          RAMB36E1                                     r  i_pid/DDSfreqs[6].DDS_machs/DDS_mem/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.243     1.908    i_pid/DDSfreqs[6].DDS_machs/DDS_mem/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[4].DDS_machs/inf_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_2/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.312%)  route 0.172ns (53.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_pid/DDSfreqs[4].DDS_machs/clk_i
    SLICE_X34Y66         FDRE                                         r  i_pid/DDSfreqs[4].DDS_machs/inf_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.148     1.759 r  i_pid/DDSfreqs[4].DDS_machs/inf_reg[84]/Q
                         net (fo=1, routed)           0.172     1.931    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/a_din[84]
    RAMB36_X2Y13         RAMB36E1                                     r  i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.864     2.010    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/a_clk
    RAMB36_X2Y13         RAMB36E1                                     r  i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.345     1.666    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.243     1.909    i_pid/DDSfreqs[4].DDS_machs/DDS_mem/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[5].DDS_machs/DDSftw_IF_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.279%)  route 0.157ns (38.721%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.558     1.613    i_pid/DDSfreqs[5].DDS_machs/clk_i
    SLICE_X21Y53         FDRE                                         r  i_pid/DDSfreqs[5].DDS_machs/DDSftw_IF_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  i_pid/DDSfreqs[5].DDS_machs/DDSftw_IF_reg[15]/Q
                         net (fo=1, routed)           0.157     1.912    i_pid/DDSfreqs[5].DDS_machs/DDSftw_IF_reg_n_0_[15]
    SLICE_X22Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  i_pid/DDSfreqs[5].DDS_machs/DDSftwfull[47]_i_6/O
                         net (fo=1, routed)           0.000     1.957    i_pid/DDSfreqs[5].DDS_machs/DDSftwfull[47]_i_6_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.020 r  i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.020    i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[47]_i_1_n_4
    SLICE_X22Y53         FDRE                                         r  i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.827     1.973    i_pid/DDSfreqs[5].DDS_machs/clk_i
    SLICE_X22Y53         FDRE                                         r  i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[47]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.105     1.983    i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[5].DDS_machs/DDSftw_IF_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.279%)  route 0.157ns (38.721%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.558     1.613    i_pid/DDSfreqs[5].DDS_machs/clk_i
    SLICE_X21Y55         FDRE                                         r  i_pid/DDSfreqs[5].DDS_machs/DDSftw_IF_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  i_pid/DDSfreqs[5].DDS_machs/DDSftw_IF_reg[23]/Q
                         net (fo=1, routed)           0.157     1.912    i_pid/DDSfreqs[5].DDS_machs/DDSftw_IF_reg_n_0_[23]
    SLICE_X22Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  i_pid/DDSfreqs[5].DDS_machs/DDSftwfull[55]_i_6/O
                         net (fo=1, routed)           0.000     1.957    i_pid/DDSfreqs[5].DDS_machs/DDSftwfull[55]_i_6_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.020 r  i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.020    i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[55]_i_1_n_4
    SLICE_X22Y55         FDRE                                         r  i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.827     1.973    i_pid/DDSfreqs[5].DDS_machs/clk_i
    SLICE_X22Y55         FDRE                                         r  i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[55]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.105     1.983    i_pid/DDSfreqs[5].DDS_machs/DDSftwfull_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_pid/DDSfreqs[6].DDS_machs/inf_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/DDSfreqs[6].DDS_machs/DDS_mem/mem_reg_3/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.019%)  route 0.226ns (57.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.564     1.619    i_pid/DDSfreqs[6].DDS_machs/clk_i
    SLICE_X6Y38          FDRE                                         r  i_pid/DDSfreqs[6].DDS_machs/inf_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.783 r  i_pid/DDSfreqs[6].DDS_machs/inf_reg[113]/Q
                         net (fo=1, routed)           0.226     2.009    i_pid/DDSfreqs[6].DDS_machs/DDS_mem/a_din[113]
    RAMB36_X0Y6          RAMB36E1                                     r  i_pid/DDSfreqs[6].DDS_machs/DDS_mem/mem_reg_3/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.869     2.015    i_pid/DDSfreqs[6].DDS_machs/DDS_mem/a_clk
    RAMB36_X0Y6          RAMB36E1                                     r  i_pid/DDSfreqs[6].DDS_machs/DDS_mem/mem_reg_3/CLKARDCLK
                         clock pessimism             -0.343     1.673    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.969    i_pid/DDSfreqs[6].DDS_machs/DDS_mem/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       i_ams/XADC_inst/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y7      i_test/m_reg[1].mult_aa_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y7      i_test/m_reg[1].mult_bb_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y6      i_test/m_reg[0].mult_aa_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y6      i_test/m_reg[0].mult_bb_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y14    i_pid/DDSfreqs[1].DDS_machs/DDS_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y14    i_pid/DDSfreqs[1].DDS_machs/DDS_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y15    i_pid/DDSfreqs[2].DDS_machs/DDS_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y15    i_pid/DDSfreqs[2].DDS_machs/DDS_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11    i_pid/DDSfreqs[3].DDS_machs/DDS_mem/mem_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[70]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[71]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[72]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[73]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[74]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[75]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[76]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[77]_srl4/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[70]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[71]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[72]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[73]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[74]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[75]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[76]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y15    i_test/r_reg[4].fifo_aa_reg[77]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.766ns (26.011%)  route 2.179ns (73.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.661     4.822    i_analog/dac_2clk
    SLICE_X28Y20         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     5.340 r  i_analog/dac_pwm_vcnt_reg[4]/Q
                         net (fo=6, routed)           0.553     5.893    i_analog/dac_pwm_vcnt[4]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.017 f  i_analog/dac_pwm_vcnt[7]_i_2/O
                         net (fo=6, routed)           1.006     7.024    i_analog/dac_pwm_vcnt[7]_i_2_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.148 r  i_analog/dac_pwm_ba[15]_i_1/O
                         net (fo=4, routed)           0.619     7.767    i_analog/dac_pwm_ba[15]_i_1_n_0
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_ba_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.480     8.392    i_analog/dac_2clk
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_ba_reg[15]/C
                         clock pessimism              0.364     8.756    
                         clock uncertainty           -0.063     8.693    
    SLICE_X25Y23         FDRE (Setup_fdre_C_R)       -0.429     8.264    i_analog/dac_pwm_ba_reg[15]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.766ns (26.011%)  route 2.179ns (73.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.661     4.822    i_analog/dac_2clk
    SLICE_X28Y20         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     5.340 r  i_analog/dac_pwm_vcnt_reg[4]/Q
                         net (fo=6, routed)           0.553     5.893    i_analog/dac_pwm_vcnt[4]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.017 f  i_analog/dac_pwm_vcnt[7]_i_2/O
                         net (fo=6, routed)           1.006     7.024    i_analog/dac_pwm_vcnt[7]_i_2_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.148 r  i_analog/dac_pwm_ba[15]_i_1/O
                         net (fo=4, routed)           0.619     7.767    i_analog/dac_pwm_ba[15]_i_1_n_0
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_bb_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.480     8.392    i_analog/dac_2clk
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_bb_reg[15]/C
                         clock pessimism              0.364     8.756    
                         clock uncertainty           -0.063     8.693    
    SLICE_X25Y23         FDRE (Setup_fdre_C_R)       -0.429     8.264    i_analog/dac_pwm_bb_reg[15]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.766ns (26.011%)  route 2.179ns (73.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.661     4.822    i_analog/dac_2clk
    SLICE_X28Y20         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     5.340 r  i_analog/dac_pwm_vcnt_reg[4]/Q
                         net (fo=6, routed)           0.553     5.893    i_analog/dac_pwm_vcnt[4]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.017 f  i_analog/dac_pwm_vcnt[7]_i_2/O
                         net (fo=6, routed)           1.006     7.024    i_analog/dac_pwm_vcnt[7]_i_2_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.148 r  i_analog/dac_pwm_ba[15]_i_1/O
                         net (fo=4, routed)           0.619     7.767    i_analog/dac_pwm_ba[15]_i_1_n_0
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_bc_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.480     8.392    i_analog/dac_2clk
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_bc_reg[15]/C
                         clock pessimism              0.364     8.756    
                         clock uncertainty           -0.063     8.693    
    SLICE_X25Y23         FDRE (Setup_fdre_C_R)       -0.429     8.264    i_analog/dac_pwm_bc_reg[15]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.766ns (26.011%)  route 2.179ns (73.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.661     4.822    i_analog/dac_2clk
    SLICE_X28Y20         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     5.340 r  i_analog/dac_pwm_vcnt_reg[4]/Q
                         net (fo=6, routed)           0.553     5.893    i_analog/dac_pwm_vcnt[4]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.017 f  i_analog/dac_pwm_vcnt[7]_i_2/O
                         net (fo=6, routed)           1.006     7.024    i_analog/dac_pwm_vcnt[7]_i_2_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.148 r  i_analog/dac_pwm_ba[15]_i_1/O
                         net (fo=4, routed)           0.619     7.767    i_analog/dac_pwm_ba[15]_i_1_n_0
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_bd_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.480     8.392    i_analog/dac_2clk
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_bd_reg[15]/C
                         clock pessimism              0.364     8.756    
                         clock uncertainty           -0.063     8.693    
    SLICE_X25Y23         FDRE (Setup_fdre_C_R)       -0.429     8.264    i_analog/dac_pwm_bd_reg[15]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_bcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.642ns (19.973%)  route 2.572ns (80.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 8.394 - 4.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.656     4.817    i_analog/dac_2clk
    SLICE_X28Y23         FDRE                                         r  i_analog/dac_pwm_bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     5.335 r  i_analog/dac_pwm_bcnt_reg[0]/Q
                         net (fo=65, routed)          2.572     7.907    i_analog/dac_pwm_bcnt_reg__0[0]
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.031 r  i_analog/dac_pwm_bd[11]_i_1/O
                         net (fo=1, routed)           0.000     8.031    i_analog/dac_pwm_bd[11]_i_1_n_0
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.482     8.394    i_analog/dac_2clk
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[11]/C
                         clock pessimism              0.263     8.658    
                         clock uncertainty           -0.063     8.595    
    SLICE_X21Y24         FDRE (Setup_fdre_C_D)        0.029     8.624    i_analog/dac_pwm_bd_reg[11]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_bcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.642ns (19.961%)  route 2.574ns (80.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 8.394 - 4.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.656     4.817    i_analog/dac_2clk
    SLICE_X28Y23         FDRE                                         r  i_analog/dac_pwm_bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     5.335 r  i_analog/dac_pwm_bcnt_reg[0]/Q
                         net (fo=65, routed)          2.574     7.909    i_analog/dac_pwm_bcnt_reg__0[0]
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.033 r  i_analog/dac_pwm_bd[12]_i_1/O
                         net (fo=1, routed)           0.000     8.033    i_analog/dac_pwm_bd[12]_i_1_n_0
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.482     8.394    i_analog/dac_2clk
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[12]/C
                         clock pessimism              0.263     8.658    
                         clock uncertainty           -0.063     8.595    
    SLICE_X21Y24         FDRE (Setup_fdre_C_D)        0.031     8.626    i_analog/dac_pwm_bd_reg[12]
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_bcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.642ns (19.460%)  route 2.657ns (80.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 8.399 - 4.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.656     4.817    i_analog/dac_2clk
    SLICE_X28Y23         FDRE                                         r  i_analog/dac_pwm_bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     5.335 r  i_analog/dac_pwm_bcnt_reg[2]/Q
                         net (fo=63, routed)          2.657     7.992    i_analog/dac_pwm_bcnt_reg__0[2]
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.116 r  i_analog/dac_pwm_bc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.116    i_analog/dac_pwm_bc[2]_i_1_n_0
    SLICE_X27Y28         FDRE                                         r  i_analog/dac_pwm_bc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.487     8.399    i_analog/dac_2clk
    SLICE_X27Y28         FDRE                                         r  i_analog/dac_pwm_bc_reg[2]/C
                         clock pessimism              0.364     8.763    
                         clock uncertainty           -0.063     8.700    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.031     8.731    i_analog/dac_pwm_bc_reg[2]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_bcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.642ns (19.484%)  route 2.653ns (80.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 8.399 - 4.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.656     4.817    i_analog/dac_2clk
    SLICE_X28Y23         FDRE                                         r  i_analog/dac_pwm_bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     5.335 r  i_analog/dac_pwm_bcnt_reg[2]/Q
                         net (fo=63, routed)          2.653     7.988    i_analog/dac_pwm_bcnt_reg__0[2]
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.112 r  i_analog/dac_pwm_bc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.112    i_analog/dac_pwm_bc[1]_i_1_n_0
    SLICE_X27Y28         FDRE                                         r  i_analog/dac_pwm_bc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.487     8.399    i_analog/dac_2clk
    SLICE_X27Y28         FDRE                                         r  i_analog/dac_pwm_bc_reg[1]/C
                         clock pessimism              0.364     8.763    
                         clock uncertainty           -0.063     8.700    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.029     8.729    i_analog/dac_pwm_bc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_bcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.642ns (19.630%)  route 2.628ns (80.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 8.397 - 4.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.656     4.817    i_analog/dac_2clk
    SLICE_X28Y23         FDRE                                         r  i_analog/dac_pwm_bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     5.335 r  i_analog/dac_pwm_bcnt_reg[2]/Q
                         net (fo=63, routed)          2.628     7.964    i_analog/dac_pwm_bcnt_reg__0[2]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.088 r  i_analog/dac_pwm_bb[2]_i_1/O
                         net (fo=1, routed)           0.000     8.088    i_analog/dac_pwm_bb[2]_i_1_n_0
    SLICE_X26Y27         FDRE                                         r  i_analog/dac_pwm_bb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.485     8.397    i_analog/dac_2clk
    SLICE_X26Y27         FDRE                                         r  i_analog/dac_pwm_bb_reg[2]/C
                         clock pessimism              0.364     8.761    
                         clock uncertainty           -0.063     8.698    
    SLICE_X26Y27         FDRE (Setup_fdre_C_D)        0.031     8.729    i_analog/dac_pwm_bb_reg[2]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_bcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.642ns (19.657%)  route 2.624ns (80.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 8.397 - 4.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.656     4.817    i_analog/dac_2clk
    SLICE_X28Y23         FDRE                                         r  i_analog/dac_pwm_bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     5.335 r  i_analog/dac_pwm_bcnt_reg[2]/Q
                         net (fo=63, routed)          2.624     7.959    i_analog/dac_pwm_bcnt_reg__0[2]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  i_analog/dac_pwm_bb[3]_i_1/O
                         net (fo=1, routed)           0.000     8.083    i_analog/dac_pwm_bb[3]_i_1_n_0
    SLICE_X26Y27         FDRE                                         r  i_analog/dac_pwm_bb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.485     8.397    i_analog/dac_2clk
    SLICE_X26Y27         FDRE                                         r  i_analog/dac_pwm_bb_reg[3]/C
                         clock pessimism              0.364     8.761    
                         clock uncertainty           -0.063     8.698    
    SLICE_X26Y27         FDRE (Setup_fdre_C_D)        0.032     8.730    i_analog/dac_pwm_bb_reg[3]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  0.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_bb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.432%)  route 0.286ns (60.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.547     1.602    i_analog/dac_2clk
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  i_analog/dac_pwm_bb_reg[8]/Q
                         net (fo=1, routed)           0.286     2.029    i_analog/dac_pwm_bb_reg_n_0_[8]
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.045     2.074 r  i_analog/dac_pwm_bb[7]_i_1/O
                         net (fo=1, routed)           0.000     2.074    i_analog/dac_pwm_bb[7]_i_1_n_0
    SLICE_X23Y28         FDRE                                         r  i_analog/dac_pwm_bb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.816     1.962    i_analog/dac_2clk
    SLICE_X23Y28         FDRE                                         r  i_analog/dac_pwm_bb_reg[7]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.092     1.959    i_analog/dac_pwm_bb_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_bb_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.083%)  route 0.316ns (62.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.548     1.603    i_analog/dac_2clk
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_bb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  i_analog/dac_pwm_bb_reg[12]/Q
                         net (fo=1, routed)           0.316     2.060    i_analog/dac_pwm_bb_reg_n_0_[12]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.045     2.105 r  i_analog/dac_pwm_bb[11]_i_1/O
                         net (fo=1, routed)           0.000     2.105    i_analog/dac_pwm_bb[11]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.814     1.960    i_analog/dac_2clk
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[11]/C
                         clock pessimism             -0.095     1.865    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.092     1.957    i_analog/dac_pwm_bb_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_bd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.791%)  route 0.320ns (63.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.548     1.603    i_analog/dac_2clk
    SLICE_X21Y26         FDRE                                         r  i_analog/dac_pwm_bd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  i_analog/dac_pwm_bd_reg[8]/Q
                         net (fo=1, routed)           0.320     2.064    i_analog/dac_pwm_bd_reg_n_0_[8]
    SLICE_X23Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.109 r  i_analog/dac_pwm_bd[7]_i_1/O
                         net (fo=1, routed)           0.000     2.109    i_analog/dac_pwm_bd[7]_i_1_n_0
    SLICE_X23Y27         FDRE                                         r  i_analog/dac_pwm_bd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.815     1.961    i_analog/dac_2clk
    SLICE_X23Y27         FDRE                                         r  i_analog/dac_pwm_bd_reg[7]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X23Y27         FDRE (Hold_fdre_C_D)         0.092     1.958    i_analog/dac_pwm_bd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_bc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.238%)  route 0.298ns (58.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.547     1.602    i_analog/dac_2clk
    SLICE_X24Y25         FDRE                                         r  i_analog/dac_pwm_bc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.766 r  i_analog/dac_pwm_bc_reg[11]/Q
                         net (fo=1, routed)           0.298     2.064    i_analog/dac_pwm_bc_reg_n_0_[11]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.109 r  i_analog/dac_pwm_bc[10]_i_1/O
                         net (fo=1, routed)           0.000     2.109    i_analog/dac_pwm_bc[10]_i_1_n_0
    SLICE_X21Y26         FDRE                                         r  i_analog/dac_pwm_bc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.815     1.961    i_analog/dac_2clk
    SLICE_X21Y26         FDRE                                         r  i_analog/dac_pwm_bc_reg[10]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X21Y26         FDRE (Hold_fdre_C_D)         0.091     1.957    i_analog/dac_pwm_bc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_bd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.885%)  route 0.332ns (64.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.548     1.603    i_analog/dac_2clk
    SLICE_X25Y23         FDRE                                         r  i_analog/dac_pwm_bd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  i_analog/dac_pwm_bd_reg[15]/Q
                         net (fo=1, routed)           0.332     2.076    i_analog/dac_pwm_bd_reg_n_0_[15]
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.121 r  i_analog/dac_pwm_bd[14]_i_1/O
                         net (fo=1, routed)           0.000     2.121    i_analog/dac_pwm_bd[14]_i_1_n_0
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.814     1.960    i_analog/dac_2clk
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[14]/C
                         clock pessimism             -0.095     1.865    
    SLICE_X21Y24         FDRE (Hold_fdre_C_D)         0.092     1.957    i_analog/dac_pwm_bd_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_ba_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.553     1.608    i_analog/dac_2clk
    SLICE_X26Y27         FDRE                                         r  i_analog/dac_pwm_ba_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  i_analog/dac_pwm_ba_reg[2]/Q
                         net (fo=1, routed)           0.086     1.835    i_analog/dac_pwm_ba_reg_n_0_[2]
    SLICE_X27Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  i_analog/dac_pwm_ba[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    i_analog/dac_pwm_ba[1]_i_1_n_0
    SLICE_X27Y27         FDRE                                         r  i_analog/dac_pwm_ba_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.818     1.964    i_analog/dac_2clk
    SLICE_X27Y27         FDRE                                         r  i_analog/dac_pwm_ba_reg[1]/C
                         clock pessimism             -0.343     1.621    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.091     1.712    i_analog/dac_pwm_ba_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_bc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.314%)  route 0.390ns (67.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.550     1.605    i_analog/dac_2clk
    SLICE_X21Y27         FDRE                                         r  i_analog/dac_pwm_bc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_analog/dac_pwm_bc_reg[8]/Q
                         net (fo=1, routed)           0.390     2.136    i_analog/dac_pwm_bc_reg_n_0_[8]
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.181 r  i_analog/dac_pwm_bc[7]_i_1/O
                         net (fo=1, routed)           0.000     2.181    i_analog/dac_pwm_bc[7]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  i_analog/dac_pwm_bc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.815     1.961    i_analog/dac_2clk
    SLICE_X24Y27         FDRE                                         r  i_analog/dac_pwm_bc_reg[7]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.121     1.987    i_analog/dac_pwm_bc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_bd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.548     1.603    i_analog/dac_2clk
    SLICE_X21Y26         FDRE                                         r  i_analog/dac_pwm_bd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  i_analog/dac_pwm_bd_reg[9]/Q
                         net (fo=1, routed)           0.105     1.849    i_analog/dac_pwm_bd_reg_n_0_[9]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.894 r  i_analog/dac_pwm_bd[8]_i_1/O
                         net (fo=1, routed)           0.000     1.894    i_analog/dac_pwm_bd[8]_i_1_n_0
    SLICE_X21Y26         FDRE                                         r  i_analog/dac_pwm_bd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.815     1.961    i_analog/dac_2clk
    SLICE_X21Y26         FDRE                                         r  i_analog/dac_pwm_bd_reg[8]/C
                         clock pessimism             -0.358     1.603    
    SLICE_X21Y26         FDRE (Hold_fdre_C_D)         0.092     1.695    i_analog/dac_pwm_bd_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vc_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.135%)  route 0.118ns (38.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.553     1.608    i_analog/dac_2clk
    SLICE_X26Y21         FDRE                                         r  i_analog/dac_pwm_vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  i_analog/dac_pwm_vc_reg[1]/Q
                         net (fo=5, routed)           0.118     1.867    i_analog/dac_pwm_vc[1]
    SLICE_X27Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  i_analog/dac_pwm_vc_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.912    i_analog/dac_pwm_vc_r[4]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  i_analog/dac_pwm_vc_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.819     1.965    i_analog/dac_2clk
    SLICE_X27Y21         FDRE                                         r  i_analog/dac_pwm_vc_r_reg[4]/C
                         clock pessimism             -0.344     1.621    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.092     1.713    i_analog/dac_pwm_vc_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_bb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.550     1.605    i_analog/dac_2clk
    SLICE_X23Y28         FDRE                                         r  i_analog/dac_pwm_bb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_analog/dac_pwm_bb_reg[7]/Q
                         net (fo=1, routed)           0.111     1.858    i_analog/dac_pwm_bb_reg_n_0_[7]
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.903 r  i_analog/dac_pwm_bb[6]_i_1/O
                         net (fo=1, routed)           0.000     1.903    i_analog/dac_pwm_bb[6]_i_1_n_0
    SLICE_X23Y28         FDRE                                         r  i_analog/dac_pwm_bb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.816     1.962    i_analog/dac_2clk
    SLICE_X23Y28         FDRE                                         r  i_analog/dac_pwm_bb_reg[6]/C
                         clock pessimism             -0.357     1.605    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.091     1.696    i_analog/dac_pwm_bb_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   i_analog/i_dac2_buf/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    i_analog/dac_pwm_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    i_analog/dac_pwm_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     i_analog/dac_pwm_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    i_analog/dac_pwm_reg[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    i_analog/i_dac_wrt/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X29Y26    i_analog/dac_pwm_ba_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X22Y24    i_analog/dac_pwm_ba_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X22Y23    i_analog/dac_pwm_ba_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X26Y19    i_analog/dac_pwm_vcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X26Y19    i_analog/dac_pwm_vcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X28Y19    i_analog/dac_pwm_vcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X29Y19    i_analog/dac_pwm_vcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X28Y20    i_analog/dac_pwm_vcnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X29Y19    i_analog/dac_pwm_vcnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X29Y20    i_analog/dac_pwm_vcnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X29Y20    i_analog/dac_pwm_vcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X29Y26    i_analog/dac_pwm_ba_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X28Y28    i_analog/dac_pwm_bb_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y24    i_analog/dac_pwm_ba_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y23    i_analog/dac_pwm_ba_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y23    i_analog/dac_pwm_ba_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y23    i_analog/dac_pwm_ba_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X23Y23    i_analog/dac_pwm_ba_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X25Y23    i_analog/dac_pwm_ba_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y24    i_analog/dac_pwm_ba_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y24    i_analog/dac_pwm_ba_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y23    i_analog/dac_pwm_bb_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X23Y23    i_analog/dac_pwm_bb_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   i_analog/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    i_analog/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7   i_analog/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.456ns (18.441%)  route 2.017ns (81.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          2.017     7.389    i_analog/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  i_analog/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y70         ODDR                                         f  i_analog/i_dac_10/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_7/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.456ns (18.677%)  route 1.986ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.986     7.358    i_analog/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  i_analog/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.539     8.451    i_analog/dac_clk
    OLOGIC_X0Y65         ODDR                                         f  i_analog/i_dac_7/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     7.833    i_analog/i_dac_7
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.829%)  route 1.966ns (81.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.966     7.338    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         f  i_analog/i_dac_4/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.965%)  route 1.948ns (81.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.948     7.321    i_analog/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y64         ODDR                                         f  i_analog/i_dac_8/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.972%)  route 1.948ns (81.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.948     7.320    i_analog/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y57         ODDR                                         f  i_analog/i_dac_sel/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_sel
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.456ns (19.091%)  route 1.933ns (80.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.933     7.305    i_analog/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y63         ODDR                                         f  i_analog/i_dac_9/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.106%)  route 1.931ns (80.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.931     7.303    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         f  i_analog/i_dac_1/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.456ns (19.287%)  route 1.908ns (80.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.908     7.280    i_analog/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.538     8.450    i_analog/dac_clk
    OLOGIC_X0Y82         ODDR                                         f  i_analog/i_dac_2/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.069     8.630    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.832    i_analog/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.456ns (19.359%)  route 1.899ns (80.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.899     7.272    i_analog/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  i_analog/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.539     8.451    i_analog/dac_clk
    OLOGIC_X0Y66         ODDR                                         f  i_analog/i_dac_6/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.833    i_analog/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.456ns (19.534%)  route 1.878ns (80.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          1.878     7.250    i_analog/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  i_analog/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y69         ODDR                                         f  i_analog/i_dac_11/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_3/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.078%)  route 0.639ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.639     2.428    i_analog/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_3
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.180%)  route 0.680ns (82.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.680     2.469    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.805%)  route 0.698ns (83.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.698     2.487    i_analog/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.439%)  route 0.717ns (83.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.717     2.506    i_analog/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.648%)  route 0.822ns (85.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.822     2.611    i_analog/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.232%)  route 0.850ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.850     2.639    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_5/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.052%)  route 0.862ns (85.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.862     2.652    i_analog/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_5
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_2/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.887%)  route 0.874ns (86.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.874     2.663    i_analog/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_2
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_9/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.843%)  route 0.878ns (86.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.878     2.667    i_analog/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_9
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_8/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.141ns (13.617%)  route 0.894ns (86.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.894     2.684    i_analog/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_8
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   i_analog/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    i_analog/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    i_analog/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    i_analog/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    i_analog/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    i_analog/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    i_analog/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    i_analog/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    i_analog/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    i_analog/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    i_analog/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    i_analog/dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y60    i_analog/dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y60    i_analog/dac_dat_a_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y60    i_analog/dac_dat_b_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y60    i_analog/dac_dat_b_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    i_analog/dac_dat_b_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    i_analog/dac_dat_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y63    i_analog/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y76    i_analog/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    i_analog/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    i_analog/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    i_analog/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y74    i_analog/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    i_analog/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    i_analog/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y60    i_analog/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y60    i_analog/dac_dat_a_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y74    i_analog/dac_dat_b_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y74    i_analog/dac_dat_b_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  ser_clk_out
  To Clock:  ser_clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ser_clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   i_analog/i_ser_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X0Y46    i_daisy/i_tx/i_oserdese/CLK
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y28    i_daisy/i_tx/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 1.552ns (20.460%)  route 6.033ns (79.540%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y41          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  i_ps/i_gp0_slave/wr_awaddr_reg[15]/Q
                         net (fo=1, routed)           0.843     4.334    i_ps/i_gp0_slave/wr_awaddr[15]
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.148     4.482 f  i_ps/i_gp0_slave/sys_addr_o[15]_INST_0/O
                         net (fo=5, routed)           1.060     5.543    i_hk/sys_addr_i[15]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.328     5.871 r  i_hk/sys_rdata_o[31]_INST_0_i_3/O
                         net (fo=5, routed)           1.083     6.954    i_hk/sys_rdata_o[31]_INST_0_i_3_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.078 r  i_hk/exp_p_dat_o[7]_i_2/O
                         net (fo=12, routed)          0.787     7.865    i_hk/exp_p_dat_o[7]_i_2_n_0
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.989 r  i_hk/sys_rdata_o[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.194     9.182    i_hk/sys_rdata_o[0]_INST_0_i_4_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I4_O)        0.124     9.306 r  i_hk/sys_rdata_o[0]_INST_0/O
                         net (fo=1, routed)           0.712    10.018    sys_rdata__0[0]
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.142 r  i_ps_i_57/O
                         net (fo=1, routed)           0.354    10.496    i_ps_i_57_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124    10.620 r  i_ps_i_32/O
                         net (fo=1, routed)           0.000    10.620    i_ps/i_gp0_slave/sys_rdata_i[0]
    SLICE_X12Y38         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.504    10.696    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X12Y38         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.077    10.879    i_ps/i_gp0_slave/axi_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 1.552ns (21.200%)  route 5.769ns (78.800%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y41          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  i_ps/i_gp0_slave/wr_awaddr_reg[15]/Q
                         net (fo=1, routed)           0.843     4.334    i_ps/i_gp0_slave/wr_awaddr[15]
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.148     4.482 f  i_ps/i_gp0_slave/sys_addr_o[15]_INST_0/O
                         net (fo=5, routed)           1.060     5.543    i_hk/sys_addr_i[15]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.328     5.871 r  i_hk/sys_rdata_o[31]_INST_0_i_3/O
                         net (fo=5, routed)           1.083     6.954    i_hk/sys_rdata_o[31]_INST_0_i_3_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.078 r  i_hk/exp_p_dat_o[7]_i_2/O
                         net (fo=12, routed)          0.784     7.862    i_hk/exp_p_dat_o[7]_i_2_n_0
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.986 r  i_hk/sys_rdata_o[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.823     8.808    i_hk/sys_rdata_o[2]_INST_0_i_2_n_0
    SLICE_X19Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.932 r  i_hk/sys_rdata_o[2]_INST_0/O
                         net (fo=1, routed)           0.891     9.823    sys_rdata__0[2]
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.947 r  i_ps_i_55/O
                         net (fo=1, routed)           0.285    10.232    i_ps_i_55_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.356 r  i_ps_i_30/O
                         net (fo=1, routed)           0.000    10.356    i_ps/i_gp0_slave/sys_rdata_i[2]
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.502    10.694    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    10.831    i_ps/i_gp0_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 1.552ns (21.090%)  route 5.807ns (78.910%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y42          FDRE                                         r  i_ps/i_gp0_slave/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 r  i_ps/i_gp0_slave/rd_do_reg/Q
                         net (fo=39, routed)          0.835     4.326    i_ps/i_gp0_slave/rd_do
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.150     4.476 f  i_ps/i_gp0_slave/sys_addr_o[3]_INST_0/O
                         net (fo=99, routed)          1.222     5.698    i_hk/sys_addr_i[3]
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.326     6.024 r  i_hk/sys_rdata_o[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.968     6.992    i_hk/sys_rdata_o[0]_INST_0_i_6_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.116 r  i_hk/sys_rdata_o[7]_INST_0_i_5/O
                         net (fo=7, routed)           0.882     7.997    i_hk/sys_rdata_o[7]_INST_0_i_5_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.121 r  i_hk/sys_rdata_o[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.107     9.228    i_hk/sys_rdata_o[1]_INST_0_i_3_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.124     9.352 r  i_hk/sys_rdata_o[1]_INST_0/O
                         net (fo=1, routed)           0.350     9.702    sys_rdata__0[1]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  i_ps_i_56/O
                         net (fo=1, routed)           0.444    10.270    i_ps_i_56_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124    10.394 r  i_ps_i_31/O
                         net (fo=1, routed)           0.000    10.394    i_ps/i_gp0_slave/sys_rdata_i[1]
    SLICE_X12Y38         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.504    10.696    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X12Y38         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.081    10.883    i_ps/i_gp0_slave/axi_rdata_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 1.552ns (21.405%)  route 5.698ns (78.595%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y41          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  i_ps/i_gp0_slave/wr_awaddr_reg[15]/Q
                         net (fo=1, routed)           0.843     4.334    i_ps/i_gp0_slave/wr_awaddr[15]
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.148     4.482 f  i_ps/i_gp0_slave/sys_addr_o[15]_INST_0/O
                         net (fo=5, routed)           1.060     5.543    i_hk/sys_addr_i[15]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.328     5.871 r  i_hk/sys_rdata_o[31]_INST_0_i_3/O
                         net (fo=5, routed)           1.083     6.954    i_hk/sys_rdata_o[31]_INST_0_i_3_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.078 r  i_hk/exp_p_dat_o[7]_i_2/O
                         net (fo=12, routed)          0.758     7.836    i_hk/exp_p_dat_o[7]_i_2_n_0
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.960 r  i_hk/sys_rdata_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.910     8.870    i_hk/sys_rdata_o[6]_INST_0_i_2_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.994 r  i_hk/sys_rdata_o[6]_INST_0/O
                         net (fo=1, routed)           0.612     9.606    sys_rdata__0[6]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.730 r  i_ps_i_51/O
                         net (fo=1, routed)           0.432    10.161    i_ps_i_51_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.285 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000    10.285    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X19Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.499    10.691    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X19Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.230    10.922    
                         clock uncertainty           -0.125    10.797    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.031    10.828    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 1.666ns (22.997%)  route 5.578ns (77.003%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y42          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  i_ps/i_gp0_slave/wr_awaddr_reg[5]/Q
                         net (fo=1, routed)           1.009     4.500    i_ps/i_gp0_slave/wr_awaddr[5]
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.152     4.652 f  i_ps/i_gp0_slave/sys_addr_o[5]_INST_0/O
                         net (fo=13, routed)          1.585     6.237    i_test/sys_addr_i[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.355     6.592 f  i_test/sys_rdata_o[31]_INST_0_i_5/O
                         net (fo=6, routed)           0.673     7.265    i_test/sys_rdata_o[31]_INST_0_i_5_n_0
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.331     7.596 r  i_test/sys_rdata_o[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.886     8.481    i_test/sys_rdata_o[31]_INST_0_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.605 r  i_test/sys_rdata_o[3]_INST_0/O
                         net (fo=1, routed)           0.865     9.470    sys_rdata__0[227]
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.594 r  i_ps_i_54/O
                         net (fo=1, routed)           0.561    10.155    i_ps_i_54_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.279 r  i_ps_i_29/O
                         net (fo=1, routed)           0.000    10.279    i_ps/i_gp0_slave/sys_rdata_i[3]
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.502    10.694    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    10.831    i_ps/i_gp0_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 1.527ns (21.583%)  route 5.548ns (78.417%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y42          FDRE                                         r  i_ps/i_gp0_slave/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 r  i_ps/i_gp0_slave/rd_do_reg/Q
                         net (fo=39, routed)          0.695     4.186    i_ps/i_gp0_slave/rd_do
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.119     4.305 f  i_ps/i_gp0_slave/sys_addr_o[13]_INST_0/O
                         net (fo=5, routed)           1.103     5.408    i_test/sys_addr_i[13]
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.332     5.740 f  i_test/sys_rdata_o[31]_INST_0_i_9/O
                         net (fo=4, routed)           1.008     6.748    i_test/sys_rdata_o[31]_INST_0_i_9_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  i_test/sys_rdata_o[31]_INST_0_i_3/O
                         net (fo=32, routed)          0.559     7.431    i_test/sys_rdata_o[31]_INST_0_i_3_n_0
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.555 r  i_test/sys_rdata_o[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.140     8.695    i_test/sys_rdata_o[7]_INST_0_i_1_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  i_test/sys_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           0.747     9.566    sys_rdata__0[231]
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  i_ps_i_50/O
                         net (fo=1, routed)           0.296     9.986    i_ps_i_50_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.110 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000    10.110    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.500    10.692    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.032    10.830    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 1.527ns (21.902%)  route 5.445ns (78.098%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y42          FDRE                                         r  i_ps/i_gp0_slave/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 r  i_ps/i_gp0_slave/rd_do_reg/Q
                         net (fo=39, routed)          0.695     4.186    i_ps/i_gp0_slave/rd_do
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.119     4.305 f  i_ps/i_gp0_slave/sys_addr_o[13]_INST_0/O
                         net (fo=5, routed)           1.103     5.408    i_test/sys_addr_i[13]
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.332     5.740 f  i_test/sys_rdata_o[31]_INST_0_i_9/O
                         net (fo=4, routed)           0.653     6.393    i_test/sys_rdata_o[31]_INST_0_i_9_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.517 f  i_test/sys_rdata_o[31]_INST_0_i_4/O
                         net (fo=32, routed)          1.008     7.525    i_test/sys_rdata_o[31]_INST_0_i_4_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.649 r  i_test/sys_rdata_o[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.973     8.621    i_test/sys_rdata_o[10]_INST_0_i_2_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  i_test/sys_rdata_o[10]_INST_0/O
                         net (fo=1, routed)           0.581     9.326    sys_rdata__0[234]
    SLICE_X13Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.450 r  i_ps_i_47/O
                         net (fo=1, routed)           0.433     9.883    i_ps_i_47_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.007 r  i_ps_i_22/O
                         net (fo=1, routed)           0.000    10.007    i_ps/i_gp0_slave/sys_rdata_i[10]
    SLICE_X13Y34         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.501    10.693    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X13Y34         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)        0.029    10.828    i_ps/i_gp0_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 1.552ns (22.343%)  route 5.394ns (77.657%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y42          FDRE                                         r  i_ps/i_gp0_slave/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 r  i_ps/i_gp0_slave/rd_do_reg/Q
                         net (fo=39, routed)          0.835     4.326    i_ps/i_gp0_slave/rd_do
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.150     4.476 f  i_ps/i_gp0_slave/sys_addr_o[3]_INST_0/O
                         net (fo=99, routed)          1.222     5.698    i_hk/sys_addr_i[3]
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.326     6.024 r  i_hk/sys_rdata_o[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.968     6.992    i_hk/sys_rdata_o[0]_INST_0_i_6_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.116 r  i_hk/sys_rdata_o[7]_INST_0_i_5/O
                         net (fo=7, routed)           0.878     7.993    i_hk/sys_rdata_o[7]_INST_0_i_5_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.117 r  i_hk/sys_rdata_o[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.047     9.165    i_hk/sys_rdata_o[5]_INST_0_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I4_O)        0.124     9.289 r  i_hk/sys_rdata_o[5]_INST_0/O
                         net (fo=1, routed)           0.293     9.582    sys_rdata__0[5]
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.706 r  i_ps_i_52/O
                         net (fo=1, routed)           0.151     9.857    i_ps_i_52_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.981 r  i_ps_i_27/O
                         net (fo=1, routed)           0.000     9.981    i_ps/i_gp0_slave/sys_rdata_i[5]
    SLICE_X15Y35         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y35         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.031    10.825    i_ps/i_gp0_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 1.552ns (22.830%)  route 5.246ns (77.170%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y41          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  i_ps/i_gp0_slave/wr_awaddr_reg[15]/Q
                         net (fo=1, routed)           0.843     4.334    i_ps/i_gp0_slave/wr_awaddr[15]
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.148     4.482 f  i_ps/i_gp0_slave/sys_addr_o[15]_INST_0/O
                         net (fo=5, routed)           1.060     5.543    i_hk/sys_addr_i[15]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.328     5.871 r  i_hk/sys_rdata_o[31]_INST_0_i_3/O
                         net (fo=5, routed)           1.083     6.954    i_hk/sys_rdata_o[31]_INST_0_i_3_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.078 r  i_hk/exp_p_dat_o[7]_i_2/O
                         net (fo=12, routed)          0.927     8.005    i_hk/exp_p_dat_o[7]_i_2_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.129 r  i_hk/sys_rdata_o[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.695     8.824    i_hk/sys_rdata_o[4]_INST_0_i_2_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.948 r  i_hk/sys_rdata_o[4]_INST_0/O
                         net (fo=1, routed)           0.488     9.436    sys_rdata__0[4]
    SLICE_X15Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.560 r  i_ps_i_53/O
                         net (fo=1, routed)           0.149     9.709    i_ps_i_53_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.833 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000     9.833    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.500    10.692    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.031    10.829    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.730ns (25.557%)  route 5.039ns (74.443%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.727     3.035    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y42          FDRE                                         r  i_ps/i_gp0_slave/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 r  i_ps/i_gp0_slave/rd_do_reg/Q
                         net (fo=39, routed)          0.695     4.186    i_ps/i_gp0_slave/rd_do
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.119     4.305 f  i_ps/i_gp0_slave/sys_addr_o[13]_INST_0/O
                         net (fo=5, routed)           1.103     5.408    i_test/sys_addr_i[13]
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.332     5.740 f  i_test/sys_rdata_o[31]_INST_0_i_9/O
                         net (fo=4, routed)           1.008     6.748    i_test/sys_rdata_o[31]_INST_0_i_9_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  i_test/sys_rdata_o[31]_INST_0_i_3/O
                         net (fo=32, routed)          0.712     7.584    i_test/sys_rdata_o[31]_INST_0_i_3_n_0
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.119     7.703 r  i_test/sys_rdata_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.677     8.379    i_test/sys_rdata_o[13]_INST_0_i_1_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I0_O)        0.332     8.711 r  i_test/sys_rdata_o[13]_INST_0/O
                         net (fo=1, routed)           0.438     9.149    sys_rdata__0[237]
    SLICE_X15Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  i_ps_i_44/O
                         net (fo=1, routed)           0.407     9.680    i_ps_i_44_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.804 r  i_ps_i_19/O
                         net (fo=1, routed)           0.000     9.804    i_ps/i_gp0_slave/sys_rdata_i[13]
    SLICE_X15Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.491    10.683    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/C
                         clock pessimism              0.230    10.914    
                         clock uncertainty           -0.125    10.789    
    SLICE_X15Y31         FDRE (Setup_fdre_C_D)        0.031    10.820    i_ps/i_gp0_slave/axi_rdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  1.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.760%)  route 0.121ns (46.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.562     0.903    i_hk/sys_clk_i
    SLICE_X13Y35         FDRE                                         r  i_hk/dna_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  i_hk/dna_value_reg[9]/Q
                         net (fo=2, routed)           0.121     1.165    i_hk/dna_value_reg_n_0_[9]
    SLICE_X12Y34         FDRE                                         r  i_hk/dna_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.828     1.198    i_hk/sys_clk_i
    SLICE_X12Y34         FDRE                                         r  i_hk/dna_value_reg[10]/C
                         clock pessimism             -0.281     0.917    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.075     0.992    i_hk/dna_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.565     0.906    i_hk/sys_clk_i
    SLICE_X13Y42         FDRE                                         r  i_hk/dna_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  i_hk/dna_value_reg[6]/Q
                         net (fo=2, routed)           0.128     1.174    i_hk/dna_value_reg_n_0_[6]
    SLICE_X13Y42         FDRE                                         r  i_hk/dna_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.833     1.203    i_hk/sys_clk_i
    SLICE_X13Y42         FDRE                                         r  i_hk/dna_value_reg[7]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.071     0.977    i_hk/dna_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 i_ams/i_bridge/sys_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ams/i_bridge/sys_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.564     0.905    i_ams/i_bridge/sys_clk_i
    SLICE_X11Y39         FDRE                                         r  i_ams/i_bridge/sys_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  i_ams/i_bridge/sys_sync_reg[1]/Q
                         net (fo=2, routed)           0.127     1.173    i_ams/i_bridge/p_0_in0_in
    SLICE_X11Y39         FDRE                                         r  i_ams/i_bridge/sys_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.832     1.202    i_ams/i_bridge/sys_clk_i
    SLICE_X11Y39         FDRE                                         r  i_ams/i_bridge/sys_done_reg/C
                         clock pessimism             -0.297     0.905    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.066     0.970    i_ams/i_bridge/sys_done_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.614%)  route 0.168ns (54.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.562     0.903    i_hk/sys_clk_i
    SLICE_X14Y42         FDRE                                         r  i_hk/dna_value_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  i_hk/dna_value_reg[33]/Q
                         net (fo=2, routed)           0.168     1.212    i_hk/data1[1]
    SLICE_X18Y43         FDRE                                         r  i_hk/dna_value_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.831     1.201    i_hk/sys_clk_i
    SLICE_X18Y43         FDRE                                         r  i_hk/dna_value_reg[34]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.066     1.005    i_hk/dna_value_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_awid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y49          FDRE                                         r  i_ps/i_gp0_slave/wr_awid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_awid_reg[11]/Q
                         net (fo=1, routed)           0.129     1.195    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_awid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y47          FDRE                                         r  i_ps/i_gp0_slave/wr_awid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_awid_reg[1]/Q
                         net (fo=1, routed)           0.129     1.195    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_awid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y47          FDRE                                         r  i_ps/i_gp0_slave/wr_awid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_awid_reg[2]/Q
                         net (fo=1, routed)           0.129     1.195    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_awid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y48          FDRE                                         r  i_ps/i_gp0_slave/wr_awid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_awid_reg[5]/Q
                         net (fo=1, routed)           0.129     1.195    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_awid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y48          FDRE                                         r  i_ps/i_gp0_slave/wr_awid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_awid_reg[6]/Q
                         net (fo=1, routed)           0.129     1.195    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.989%)  route 0.159ns (53.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.563     0.904    i_hk/sys_clk_i
    SLICE_X18Y43         FDRE                                         r  i_hk/dna_value_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  i_hk/dna_value_reg[36]/Q
                         net (fo=2, routed)           0.159     1.204    i_hk/data1[4]
    SLICE_X19Y43         FDRE                                         r  i_hk/dna_value_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.831     1.201    i_hk/sys_clk_i
    SLICE_X19Y43         FDRE                                         r  i_hk/dna_value_reg[37]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.070     0.987    i_hk/dna_value_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X8Y38    i_ams/i_bridge/addr_o_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y39    i_ams/i_bridge/addr_o_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y39    i_ams/i_bridge/addr_o_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X8Y38    i_ams/i_bridge/addr_o_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y39    i_ams/i_bridge/addr_o_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y37   i_ams/i_bridge/addr_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y27   i_ams/i_bridge/wdata_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y35   i_ams/i_bridge/wdata_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y40   i_daisy/cfg_rx_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y39   i_daisy/cfg_rx_train_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X18Y39   i_daisy/cfg_tst_clr_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X8Y38    i_ams/i_bridge/addr_o_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y39    i_ams/i_bridge/addr_o_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y39    i_ams/i_bridge/addr_o_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X8Y38    i_ams/i_bridge/addr_o_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y39    i_ams/i_bridge/addr_o_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y39    i_ams/i_bridge/addr_o_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y38   i_ams/i_bridge/addr_o_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y38   i_ams/i_bridge/addr_o_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y38   i_ams/i_bridge/addr_o_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y38   i_ams/i_bridge/addr_o_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { daisy_p_i[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         4.000       2.334      BUFIO_X0Y1    i_daisy/i_rx/i_BUFIO_clk/I
Min Period  n/a     BUFR/I          n/a            1.666         4.000       2.334      BUFR_X0Y1     i_daisy/i_rx/i_BUFR_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.726ns (34.356%)  route 3.298ns (65.644%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 12.597 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.259    10.095    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.493    12.597    i_daisy/i_test/rx_clk_i
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[10]/C
                         clock pessimism              0.413    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.524    12.451    i_daisy/i_test/rx_err_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.726ns (34.356%)  route 3.298ns (65.644%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 12.597 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.259    10.095    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.493    12.597    i_daisy/i_test/rx_clk_i
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[11]/C
                         clock pessimism              0.413    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.524    12.451    i_daisy/i_test/rx_err_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.726ns (34.356%)  route 3.298ns (65.644%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 12.597 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.259    10.095    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.493    12.597    i_daisy/i_test/rx_clk_i
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[8]/C
                         clock pessimism              0.413    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.524    12.451    i_daisy/i_test/rx_err_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.726ns (34.356%)  route 3.298ns (65.644%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 12.597 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.259    10.095    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.493    12.597    i_daisy/i_test/rx_clk_i
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[9]/C
                         clock pessimism              0.413    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.524    12.451    i_daisy/i_test/rx_err_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.726ns (34.478%)  route 3.280ns (65.522%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.242    10.077    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[12]/C
                         clock pessimism              0.413    13.011    
                         clock uncertainty           -0.035    12.976    
    SLICE_X20Y35         FDRE (Setup_fdre_C_R)       -0.524    12.452    i_daisy/i_test/rx_err_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.726ns (34.478%)  route 3.280ns (65.522%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.242    10.077    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[13]/C
                         clock pessimism              0.413    13.011    
                         clock uncertainty           -0.035    12.976    
    SLICE_X20Y35         FDRE (Setup_fdre_C_R)       -0.524    12.452    i_daisy/i_test/rx_err_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.726ns (34.478%)  route 3.280ns (65.522%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.242    10.077    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[14]/C
                         clock pessimism              0.413    13.011    
                         clock uncertainty           -0.035    12.976    
    SLICE_X20Y35         FDRE (Setup_fdre_C_R)       -0.524    12.452    i_daisy/i_test/rx_err_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.726ns (34.478%)  route 3.280ns (65.522%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.242    10.077    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[15]/C
                         clock pessimism              0.413    13.011    
                         clock uncertainty           -0.035    12.976    
    SLICE_X20Y35         FDRE (Setup_fdre_C_R)       -0.524    12.452    i_daisy/i_test/rx_err_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.726ns (34.801%)  route 3.234ns (65.199%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.195    10.031    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y36         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/C
                         clock pessimism              0.413    13.011    
                         clock uncertainty           -0.035    12.976    
    SLICE_X20Y36         FDRE (Setup_fdre_C_R)       -0.524    12.452    i_daisy/i_test/rx_err_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.726ns (34.801%)  route 3.234ns (65.199%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X19Y35         FDRE                                         r  i_daisy/i_test/rx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  i_daisy/i_test/rx_dat_reg[6]/Q
                         net (fo=3, routed)           0.923     6.413    i_daisy/i_test/rx_dat[6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     6.712 r  i_daisy/i_test/rx_err_cnt[31]_i_17/O
                         net (fo=1, routed)           0.000     6.712    i_daisy/i_test/rx_err_cnt[31]_i_17_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.110 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.110    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.267 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.756    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     8.085 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.712    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.195    10.031    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y36         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[17]/C
                         clock pessimism              0.413    13.011    
                         clock uncertainty           -0.035    12.976    
    SLICE_X20Y36         FDRE (Setup_fdre_C_R)       -0.524    12.452    i_daisy/i_test/rx_err_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  2.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_val_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.287     1.128    i_daisy/i_rx/par_clk
    SLICE_X25Y37         FDRE                                         r  i_daisy/i_rx/par_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     1.269 r  i_daisy/i_rx/par_val_reg/Q
                         net (fo=17, routed)          0.068     1.337    i_daisy/i_rx/par_val
    SLICE_X25Y37         FDRE                                         r  i_daisy/i_rx/par_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.323     1.461    i_daisy/i_rx/par_clk
    SLICE_X25Y37         FDRE                                         r  i_daisy/i_rx/par_dv_reg/C
                         clock pessimism             -0.333     1.128    
    SLICE_X25Y37         FDRE (Hold_fdre_C_D)         0.075     1.203    i_daisy/i_rx/par_dv_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.164ns (14.895%)  route 0.937ns (85.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.286     1.127    i_daisy/i_rx/par_clk
    SLICE_X24Y35         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.291 r  i_daisy/i_rx/par_dat_o_reg[1]/Q
                         net (fo=4, routed)           0.937     2.228    i_daisy/i_test/rx_dat_i[1]
    SLICE_X18Y34         FDRE                                         r  i_daisy/i_test/rx_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.825     2.273    i_daisy/i_test/rx_clk_i
    SLICE_X18Y34         FDRE                                         r  i_daisy/i_test/rx_dat_reg[1]/C
                         clock pessimism             -0.297     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.060     2.071    i_daisy/i_test/rx_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.286     1.127    i_daisy/i_rx/par_clk
    SLICE_X25Y35         FDRE                                         r  i_daisy/i_rx/par_dat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.268 r  i_daisy/i_rx/par_dat_reg[5]/Q
                         net (fo=2, routed)           0.113     1.381    i_daisy/i_rx/par_dat[5]
    SLICE_X23Y36         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X23Y36         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[5]/C
                         clock pessimism             -0.318     1.142    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.075     1.217    i_daisy/i_rx/par_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/rxp_dat_2r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.287     1.128    i_daisy/i_rx/par_clk
    SLICE_X25Y37         FDRE                                         r  i_daisy/i_rx/rxp_dat_2r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.128     1.256 r  i_daisy/i_rx/rxp_dat_2r_reg[3]/Q
                         net (fo=2, routed)           0.059     1.315    i_daisy/i_rx/rxp_dat_2r[3]
    SLICE_X24Y37         FDRE                                         r  i_daisy/i_rx/par_dat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.323     1.461    i_daisy/i_rx/par_clk
    SLICE_X24Y37         FDRE                                         r  i_daisy/i_rx/par_dat_reg[7]/C
                         clock pessimism             -0.320     1.141    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.007     1.148    i_daisy/i_rx/par_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/rxp_dat_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.286     1.127    i_daisy/i_rx/par_clk
    SLICE_X25Y36         FDRE                                         r  i_daisy/i_rx/rxp_dat_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141     1.268 r  i_daisy/i_rx/rxp_dat_1r_reg[1]/Q
                         net (fo=2, routed)           0.120     1.388    i_daisy/i_rx/rxp_dat_1r[1]
    SLICE_X25Y35         FDRE                                         r  i_daisy/i_rx/par_dat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X25Y35         FDRE                                         r  i_daisy/i_rx/par_dat_reg[9]/C
                         clock pessimism             -0.318     1.142    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.075     1.217    i_daisy/i_rx/par_dat_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/rxp_dat_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.286     1.127    i_daisy/i_rx/par_clk
    SLICE_X25Y36         FDRE                                         r  i_daisy/i_rx/rxp_dat_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141     1.268 r  i_daisy/i_rx/rxp_dat_2r_reg[1]/Q
                         net (fo=2, routed)           0.122     1.390    i_daisy/i_rx/rxp_dat_2r[1]
    SLICE_X25Y35         FDRE                                         r  i_daisy/i_rx/par_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.322     1.460    i_daisy/i_rx/par_clk
    SLICE_X25Y35         FDRE                                         r  i_daisy/i_rx/par_dat_reg[5]/C
                         clock pessimism             -0.318     1.142    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.072     1.214    i_daisy/i_rx/par_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/bitslip_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.770%)  route 0.074ns (26.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.288     1.129    i_daisy/i_rx/par_clk
    SLICE_X24Y38         FDRE                                         r  i_daisy/i_rx/bitslip_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.293 r  i_daisy/i_rx/bitslip_cnt_reg[2]/Q
                         net (fo=4, routed)           0.074     1.367    i_daisy/i_rx/bitslip_cnt_reg__0[2]
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.412 r  i_daisy/i_rx/par_ok_i_2/O
                         net (fo=1, routed)           0.000     1.412    i_daisy/i_rx/par_ok_i_2_n_0
    SLICE_X25Y38         FDRE                                         r  i_daisy/i_rx/par_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.325     1.463    i_daisy/i_rx/par_clk
    SLICE_X25Y38         FDRE                                         r  i_daisy/i_rx/par_ok_reg/C
                         clock pessimism             -0.321     1.142    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)         0.092     1.234    i_daisy/i_rx/par_ok_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_rstn_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_reg/D
                            (rising edge-triggered cell FDCE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.263     1.104    i_daisy/i_rx/par_clk
    SLICE_X39Y39         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141     1.245 r  i_daisy/i_rx/par_rstn_r_reg[15]/Q
                         net (fo=1, routed)           0.110     1.355    i_daisy/i_rx/p_0_in
    SLICE_X39Y39         FDCE                                         r  i_daisy/i_rx/par_rstn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.298     1.436    i_daisy/i_rx/par_clk
    SLICE_X39Y39         FDCE                                         r  i_daisy/i_rx/par_rstn_reg/C
                         clock pessimism             -0.332     1.104    
    SLICE_X39Y39         FDCE (Hold_fdce_C_D)         0.072     1.176    i_daisy/i_rx/par_rstn_reg
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_rstn_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.261     1.102    i_daisy/i_rx/par_clk
    SLICE_X40Y39         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.243 r  i_daisy/i_rx/par_rstn_r_reg[7]/Q
                         net (fo=1, routed)           0.121     1.363    i_daisy/i_rx/par_rstn_r_reg_n_0_[7]
    SLICE_X40Y39         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.298     1.436    i_daisy/i_rx/par_clk
    SLICE_X40Y39         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[8]/C
                         clock pessimism             -0.334     1.102    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.075     1.177    i_daisy/i_rx/par_rstn_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.287     1.128    i_daisy/i_rx/par_clk
    SLICE_X24Y37         FDRE                                         r  i_daisy/i_rx/par_dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164     1.292 r  i_daisy/i_rx/par_dat_reg[3]/Q
                         net (fo=2, routed)           0.111     1.403    i_daisy/i_rx/par_dat[3]
    SLICE_X23Y37         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.323     1.461    i_daisy/i_rx/par_clk
    SLICE_X23Y37         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[3]/C
                         clock pessimism             -0.318     1.143    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.072     1.215    i_daisy/i_rx/par_dat_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_daisy/i_rx/i_BUFR_clk/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6  i_daisy/i_rx/i_parclk_buf/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         8.000       6.333      ILOGIC_X0Y38   i_daisy/i_rx/i_iserdese/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y38   i_daisy/i_rx/bitslip_cnt_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y38   i_daisy/i_rx/bitslip_cnt_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y38   i_daisy/i_rx/bitslip_cnt_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y38   i_daisy/i_rx/bitslip_cnt_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X25Y38   i_daisy/i_rx/bitslip_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X25Y39   i_daisy/i_rx/nibslip_cnt_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X25Y39   i_daisy/i_rx/nibslip_cnt_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X25Y39   i_daisy/i_rx/nibslip_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y38   i_daisy/i_rx/bitslip_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y38   i_daisy/i_rx/bitslip_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y38   i_daisy/i_rx/bitslip_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y38   i_daisy/i_rx/bitslip_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y38   i_daisy/i_rx/bitslip_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y39   i_daisy/i_rx/nibslip_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y39   i_daisy/i_rx/nibslip_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y39   i_daisy/i_rx/nibslip_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y38   i_daisy/i_rx/par_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y38   i_daisy/i_rx/par_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X23Y37   i_daisy/i_rx/par_dat_o_reg[11]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X23Y37   i_daisy/i_rx/par_dat_o_reg[12]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X23Y37   i_daisy/i_rx/par_dat_o_reg[15]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X23Y37   i_daisy/i_rx/par_dat_o_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X23Y37   i_daisy/i_rx/par_dat_o_reg[7]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y37   i_daisy/i_rx/par_dat_reg[11]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y37   i_daisy/i_rx/par_dat_reg[12]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y37   i_daisy/i_rx/par_dat_reg[15]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y37   i_daisy/i_rx/par_dat_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y37   i_daisy/i_rx/par_dat_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.456ns (24.758%)  route 1.386ns (75.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.670     5.072    i_daisy/i_rx_n_1
    SLICE_X19Y37         FDRE                                         r  i_daisy/rxp_dat_n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  i_daisy/rxp_dat_n_reg[15]/Q
                         net (fo=2, routed)           1.386     6.914    i_daisy/data3[31]
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.497    12.409    i_daisy/par_clk_i
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[15]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.035    12.374    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)       -0.058    12.316    i_daisy/tx_rx_dat_reg[15]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.419ns (25.391%)  route 1.231ns (74.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.665     5.067    i_daisy/i_rx_n_1
    SLICE_X22Y37         FDRE                                         r  i_daisy/rxp_dat_n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.419     5.486 r  i_daisy/rxp_dat_n_reg[11]/Q
                         net (fo=2, routed)           1.231     6.717    i_daisy/data3[27]
    SLICE_X22Y38         FDRE                                         r  i_daisy/tx_rx_dat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.492    12.404    i_daisy/par_clk_i
    SLICE_X22Y38         FDRE                                         r  i_daisy/tx_rx_dat_reg[11]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.035    12.369    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)       -0.242    12.127    i_daisy/tx_rx_dat_reg[11]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.456ns (25.357%)  route 1.342ns (74.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_rx_n_1
    SLICE_X19Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_daisy/rxp_dat_n_reg[3]/Q
                         net (fo=2, routed)           1.342     6.869    i_daisy/data3[19]
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.490    12.402    i_daisy/par_clk_i
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[3]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.035    12.367    
    SLICE_X22Y35         FDRE (Setup_fdre_C_D)       -0.061    12.306    i_daisy/tx_rx_dat_reg[3]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.679%)  route 1.320ns (74.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.664     5.066    i_daisy/i_rx_n_1
    SLICE_X22Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  i_daisy/rxp_dat_n_reg[2]/Q
                         net (fo=2, routed)           1.320     6.842    i_daisy/data3[18]
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.490    12.402    i_daisy/par_clk_i
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[2]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.035    12.367    
    SLICE_X22Y35         FDRE (Setup_fdre_C_D)       -0.081    12.286    i_daisy/tx_rx_dat_reg[2]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.195%)  route 1.285ns (73.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_rx_n_1
    SLICE_X19Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_daisy/rxp_dat_n_reg[1]/Q
                         net (fo=2, routed)           1.285     6.812    i_daisy/data3[17]
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.494    12.406    i_daisy/par_clk_i
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[1]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.035    12.371    
    SLICE_X21Y35         FDRE (Setup_fdre_C_D)       -0.081    12.290    i_daisy/tx_rx_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.322%)  route 1.276ns (73.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.670     5.072    i_daisy/i_rx_n_1
    SLICE_X19Y37         FDRE                                         r  i_daisy/rxp_dat_n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  i_daisy/rxp_dat_n_reg[13]/Q
                         net (fo=2, routed)           1.276     6.804    i_daisy/data3[29]
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.497    12.409    i_daisy/par_clk_i
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[13]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.035    12.374    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)       -0.081    12.293    i_daisy/tx_rx_dat_reg[13]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.325%)  route 1.276ns (73.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.670     5.072    i_daisy/i_rx_n_1
    SLICE_X19Y37         FDRE                                         r  i_daisy/rxp_dat_n_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  i_daisy/rxp_dat_n_reg[12]/Q
                         net (fo=2, routed)           1.276     6.804    i_daisy/data3[28]
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.497    12.409    i_daisy/par_clk_i
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[12]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.035    12.374    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)       -0.067    12.307    i_daisy/tx_rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.456ns (26.594%)  route 1.259ns (73.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.665     5.067    i_daisy/i_rx_n_1
    SLICE_X22Y37         FDRE                                         r  i_daisy/rxp_dat_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  i_daisy/rxp_dat_n_reg[4]/Q
                         net (fo=2, routed)           1.259     6.782    i_daisy/data3[20]
    SLICE_X22Y38         FDRE                                         r  i_daisy/tx_rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.492    12.404    i_daisy/par_clk_i
    SLICE_X22Y38         FDRE                                         r  i_daisy/tx_rx_dat_reg[4]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.035    12.369    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)       -0.081    12.288    i_daisy/tx_rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.456ns (27.136%)  route 1.224ns (72.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.664     5.066    i_daisy/i_rx_n_1
    SLICE_X22Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  i_daisy/rxp_dat_n_reg[5]/Q
                         net (fo=2, routed)           1.224     6.747    i_daisy/data3[21]
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.490    12.402    i_daisy/par_clk_i
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[5]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.035    12.367    
    SLICE_X22Y35         FDRE (Setup_fdre_C_D)       -0.058    12.309    i_daisy/tx_rx_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.456ns (27.656%)  route 1.193ns (72.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_rx_n_1
    SLICE_X17Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_daisy/rxp_dat_n_reg[9]/Q
                         net (fo=2, routed)           1.193     6.720    i_daisy/data3[25]
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.494    12.406    i_daisy/par_clk_i
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[9]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.035    12.371    
    SLICE_X21Y35         FDRE (Setup_fdre_C_D)       -0.058    12.313    i_daisy/tx_rx_dat_reg[9]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  5.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.119%)  route 0.444ns (75.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_rx_n_1
    SLICE_X17Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/rxp_dat_n_reg[10]/Q
                         net (fo=2, routed)           0.444     2.255    i_daisy/data3[26]
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.825     1.971    i_daisy/par_clk_i
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[10]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.070     2.076    i_daisy/tx_rx_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_rx_n_1
    SLICE_X19Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/rxp_dat_n_reg[14]/Q
                         net (fo=2, routed)           0.447     2.258    i_daisy/data3[30]
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.828     1.974    i_daisy/par_clk_i
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[14]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.035     2.009    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.070     2.079    i_daisy/tx_rx_dat_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.766%)  route 0.452ns (76.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_rx_n_1
    SLICE_X19Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/rxp_dat_n_reg[3]/Q
                         net (fo=2, routed)           0.452     2.264    i_daisy/data3[19]
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.823     1.969    i_daisy/par_clk_i
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[3]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.035     2.004    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.070     2.074    i_daisy/tx_rx_dat_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.674%)  route 0.455ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_rx_n_1
    SLICE_X17Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/rxp_dat_n_reg[8]/Q
                         net (fo=2, routed)           0.455     2.266    i_daisy/data3[24]
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.825     1.971    i_daisy/par_clk_i
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[8]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.070     2.076    i_daisy/tx_rx_dat_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.621%)  route 0.456ns (76.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_rx_n_1
    SLICE_X19Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/rxp_dat_n_reg[6]/Q
                         net (fo=2, routed)           0.456     2.267    i_daisy/data3[22]
    SLICE_X22Y38         FDRE                                         r  i_daisy/tx_rx_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.826     1.972    i_daisy/par_clk_i
    SLICE_X22Y38         FDRE                                         r  i_daisy/tx_rx_dat_reg[6]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.007    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.070     2.077    i_daisy/tx_rx_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.522%)  route 0.458ns (76.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.556     1.667    i_daisy/i_rx_n_1
    SLICE_X22Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  i_daisy/rxp_dat_n_reg[5]/Q
                         net (fo=2, routed)           0.458     2.267    i_daisy/data3[21]
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.823     1.969    i_daisy/par_clk_i
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[5]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.035     2.004    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.072     2.076    i_daisy/tx_rx_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.533%)  route 0.458ns (76.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.560     1.671    i_daisy/i_rx_n_1
    SLICE_X19Y37         FDRE                                         r  i_daisy/rxp_dat_n_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  i_daisy/rxp_dat_n_reg[12]/Q
                         net (fo=2, routed)           0.458     2.271    i_daisy/data3[28]
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.828     1.974    i_daisy/par_clk_i
    SLICE_X21Y39         FDRE                                         r  i_daisy/tx_rx_dat_reg[12]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.035     2.009    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.070     2.079    i_daisy/tx_rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.339%)  route 0.463ns (76.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.556     1.667    i_daisy/i_rx_n_1
    SLICE_X22Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  i_daisy/rxp_dat_n_reg[7]/Q
                         net (fo=2, routed)           0.463     2.272    i_daisy/data3[23]
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.823     1.969    i_daisy/par_clk_i
    SLICE_X22Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[7]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.035     2.004    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.075     2.079    i_daisy/tx_rx_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.429%)  route 0.461ns (76.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_rx_n_1
    SLICE_X19Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/rxp_dat_n_reg[1]/Q
                         net (fo=2, routed)           0.461     2.272    i_daisy/data3[17]
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.825     1.971    i_daisy/par_clk_i
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[1]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.066     2.072    i_daisy/tx_rx_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.197%)  route 0.467ns (76.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_rx_n_1
    SLICE_X17Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/rxp_dat_n_reg[9]/Q
                         net (fo=2, routed)           0.467     2.278    i_daisy/data3[25]
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.825     1.971    i_daisy/par_clk_i
    SLICE_X21Y35         FDRE                                         r  i_daisy/tx_rx_dat_reg[9]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.072     2.078    i_daisy/tx_rx_dat_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  dac_2clk_out

Setup :            0  Failing Endpoints,  Worst Slack        1.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 i_ams/dac_d_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.216%)  route 2.031ns (77.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 8.394 - 4.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.654     4.815    i_ams/clk_i
    SLICE_X19Y24         FDRE                                         r  i_ams/dac_d_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  i_ams/dac_d_r_reg[13]/Q
                         net (fo=2, routed)           2.031     7.302    i_analog/dac_pwm_d_i[13]
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.426 r  i_analog/dac_pwm_bd[13]_i_1/O
                         net (fo=1, routed)           0.000     7.426    i_analog/dac_pwm_bd[13]_i_1_n_0
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.482     8.394    i_analog/dac_2clk
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[13]/C
                         clock pessimism              0.249     8.644    
                         clock uncertainty           -0.160     8.484    
    SLICE_X21Y24         FDRE (Setup_fdre_C_D)        0.031     8.515    i_analog/dac_pwm_bd_reg[13]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 i_ams/dac_d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.580ns (22.621%)  route 1.984ns (77.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 8.397 - 4.000 ) 
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.655     4.816    i_ams/clk_i
    SLICE_X27Y26         FDRE                                         r  i_ams/dac_d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.456     5.272 r  i_ams/dac_d_r_reg[0]/Q
                         net (fo=2, routed)           1.984     7.256    i_analog/dac_pwm_d_i[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  i_analog/dac_pwm_bd[0]_i_1/O
                         net (fo=1, routed)           0.000     7.380    i_analog/dac_pwm_bd[0]_i_1_n_0
    SLICE_X29Y27         FDRE                                         r  i_analog/dac_pwm_bd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.485     8.397    i_analog/dac_2clk
    SLICE_X29Y27         FDRE                                         r  i_analog/dac_pwm_bd_reg[0]/C
                         clock pessimism              0.249     8.647    
                         clock uncertainty           -0.160     8.487    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.029     8.516    i_analog/dac_pwm_bd_reg[0]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 i_ams/dac_c_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.580ns (22.962%)  route 1.946ns (77.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 8.397 - 4.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.657     4.818    i_ams/clk_i
    SLICE_X17Y27         FDRE                                         r  i_ams/dac_c_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456     5.274 r  i_ams/dac_c_r_reg[9]/Q
                         net (fo=2, routed)           1.946     7.220    i_analog/dac_pwm_c_i[9]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.344 r  i_analog/dac_pwm_bc[9]_i_1/O
                         net (fo=1, routed)           0.000     7.344    i_analog/dac_pwm_bc[9]_i_1_n_0
    SLICE_X21Y27         FDRE                                         r  i_analog/dac_pwm_bc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.485     8.397    i_analog/dac_2clk
    SLICE_X21Y27         FDRE                                         r  i_analog/dac_pwm_bc_reg[9]/C
                         clock pessimism              0.249     8.647    
                         clock uncertainty           -0.160     8.487    
    SLICE_X21Y27         FDRE (Setup_fdre_C_D)        0.031     8.518    i_analog/dac_pwm_bc_reg[9]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 i_ams/dac_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.642ns (26.375%)  route 1.792ns (73.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 8.399 - 4.000 ) 
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.655     4.816    i_ams/clk_i
    SLICE_X24Y28         FDRE                                         r  i_ams/dac_c_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.518     5.334 r  i_ams/dac_c_r_reg[1]/Q
                         net (fo=2, routed)           1.792     7.126    i_analog/dac_pwm_c_i[1]
    SLICE_X27Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.250 r  i_analog/dac_pwm_bc[1]_i_1/O
                         net (fo=1, routed)           0.000     7.250    i_analog/dac_pwm_bc[1]_i_1_n_0
    SLICE_X27Y28         FDRE                                         r  i_analog/dac_pwm_bc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.487     8.399    i_analog/dac_2clk
    SLICE_X27Y28         FDRE                                         r  i_analog/dac_pwm_bc_reg[1]/C
                         clock pessimism              0.249     8.649    
                         clock uncertainty           -0.160     8.489    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.029     8.518    i_analog/dac_pwm_bc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 i_ams/dac_b_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.715ns (29.577%)  route 1.702ns (70.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 8.394 - 4.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.654     4.815    i_ams/clk_i
    SLICE_X19Y25         FDRE                                         r  i_ams/dac_b_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.419     5.234 r  i_ams/dac_b_r_reg[9]/Q
                         net (fo=2, routed)           1.702     6.937    i_analog/dac_pwm_b_i[9]
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.296     7.233 r  i_analog/dac_pwm_bb[9]_i_1/O
                         net (fo=1, routed)           0.000     7.233    i_analog/dac_pwm_bb[9]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.482     8.394    i_analog/dac_2clk
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[9]/C
                         clock pessimism              0.249     8.644    
                         clock uncertainty           -0.160     8.484    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.032     8.516    i_analog/dac_pwm_bb_reg[9]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 i_ams/dac_c_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.642ns (26.801%)  route 1.753ns (73.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 8.396 - 4.000 ) 
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.655     4.816    i_ams/clk_i
    SLICE_X20Y26         FDRE                                         r  i_ams/dac_c_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.518     5.334 r  i_ams/dac_c_r_reg[10]/Q
                         net (fo=2, routed)           1.753     7.088    i_analog/dac_pwm_c_i[10]
    SLICE_X21Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.212 r  i_analog/dac_pwm_bc[10]_i_1/O
                         net (fo=1, routed)           0.000     7.212    i_analog/dac_pwm_bc[10]_i_1_n_0
    SLICE_X21Y26         FDRE                                         r  i_analog/dac_pwm_bc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.484     8.396    i_analog/dac_2clk
    SLICE_X21Y26         FDRE                                         r  i_analog/dac_pwm_bc_reg[10]/C
                         clock pessimism              0.249     8.646    
                         clock uncertainty           -0.160     8.486    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.029     8.515    i_analog/dac_pwm_bc_reg[10]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 i_ams/dac_d_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.716ns (30.003%)  route 1.670ns (69.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 8.393 - 4.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.659     4.820    i_ams/clk_i
    SLICE_X26Y28         FDRE                                         r  i_ams/dac_d_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.419     5.239 r  i_ams/dac_d_r_reg[7]/Q
                         net (fo=2, routed)           1.670     6.910    i_analog/dac_pwm_d_i[7]
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.297     7.207 r  i_analog/dac_pwm_bd[7]_i_1/O
                         net (fo=1, routed)           0.000     7.207    i_analog/dac_pwm_bd[7]_i_1_n_0
    SLICE_X23Y27         FDRE                                         r  i_analog/dac_pwm_bd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.481     8.393    i_analog/dac_2clk
    SLICE_X23Y27         FDRE                                         r  i_analog/dac_pwm_bd_reg[7]/C
                         clock pessimism              0.249     8.643    
                         clock uncertainty           -0.160     8.483    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.031     8.514    i_analog/dac_pwm_bd_reg[7]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 i_ams/dac_c_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.774ns (31.978%)  route 1.646ns (68.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 8.393 - 4.000 ) 
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.655     4.816    i_ams/clk_i
    SLICE_X24Y28         FDRE                                         r  i_ams/dac_c_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     5.294 r  i_ams/dac_c_r_reg[7]/Q
                         net (fo=2, routed)           1.646     6.941    i_analog/dac_pwm_c_i[7]
    SLICE_X24Y27         LUT6 (Prop_lut6_I5_O)        0.296     7.237 r  i_analog/dac_pwm_bc[7]_i_1/O
                         net (fo=1, routed)           0.000     7.237    i_analog/dac_pwm_bc[7]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  i_analog/dac_pwm_bc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.481     8.393    i_analog/dac_2clk
    SLICE_X24Y27         FDRE                                         r  i_analog/dac_pwm_bc_reg[7]/C
                         clock pessimism              0.249     8.643    
                         clock uncertainty           -0.160     8.483    
    SLICE_X24Y27         FDRE (Setup_fdre_C_D)        0.079     8.562    i_analog/dac_pwm_bc_reg[7]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 i_ams/dac_a_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.580ns (24.467%)  route 1.790ns (75.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.810ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.649     4.810    i_ams/clk_i
    SLICE_X22Y25         FDRE                                         r  i_ams/dac_a_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.456     5.266 r  i_ams/dac_a_r_reg[12]/Q
                         net (fo=2, routed)           1.790     7.057    i_analog/dac_pwm_a_i[12]
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.181 r  i_analog/dac_pwm_ba[12]_i_1/O
                         net (fo=1, routed)           0.000     7.181    i_analog/dac_pwm_ba[12]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_ba_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.480     8.392    i_analog/dac_2clk
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_ba_reg[12]/C
                         clock pessimism              0.249     8.642    
                         clock uncertainty           -0.160     8.482    
    SLICE_X22Y23         FDRE (Setup_fdre_C_D)        0.031     8.513    i_analog/dac_pwm_ba_reg[12]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 i_ams/dac_d_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.580ns (24.626%)  route 1.775ns (75.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 8.399 - 4.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.659     4.820    i_ams/clk_i
    SLICE_X26Y28         FDRE                                         r  i_ams/dac_d_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  i_ams/dac_d_r_reg[1]/Q
                         net (fo=2, routed)           1.775     7.051    i_analog/dac_pwm_d_i[1]
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.175 r  i_analog/dac_pwm_bd[1]_i_1/O
                         net (fo=1, routed)           0.000     7.175    i_analog/dac_pwm_bd[1]_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  i_analog/dac_pwm_bd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.487     8.399    i_analog/dac_2clk
    SLICE_X29Y28         FDRE                                         r  i_analog/dac_pwm_bd_reg[1]/C
                         clock pessimism              0.249     8.649    
                         clock uncertainty           -0.160     8.489    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)        0.029     8.518    i_analog/dac_pwm_bd_reg[1]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  1.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_ams/dac_a_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.097%)  route 0.476ns (71.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.550     1.605    i_ams/clk_i
    SLICE_X25Y28         FDRE                                         r  i_ams/dac_a_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_ams/dac_a_r_reg[2]/Q
                         net (fo=2, routed)           0.476     2.222    i_analog/dac_pwm_a_i[2]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.267 r  i_analog/dac_pwm_ba[2]_i_1/O
                         net (fo=1, routed)           0.000     2.267    i_analog/dac_pwm_ba[2]_i_1_n_0
    SLICE_X26Y27         FDRE                                         r  i_analog/dac_pwm_ba_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.818     1.964    i_analog/dac_2clk
    SLICE_X26Y27         FDRE                                         r  i_analog/dac_pwm_ba_reg[2]/C
                         clock pessimism             -0.090     1.874    
                         clock uncertainty            0.160     2.033    
    SLICE_X26Y27         FDRE (Hold_fdre_C_D)         0.091     2.124    i_analog/dac_pwm_ba_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_ams/dac_b_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.239%)  route 0.473ns (71.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.550     1.605    i_ams/clk_i
    SLICE_X19Y25         FDRE                                         r  i_ams/dac_b_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_ams/dac_b_r_reg[10]/Q
                         net (fo=2, routed)           0.473     2.219    i_analog/dac_pwm_b_i[10]
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.264 r  i_analog/dac_pwm_bb[10]_i_1/O
                         net (fo=1, routed)           0.000     2.264    i_analog/dac_pwm_bb[10]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.814     1.960    i_analog/dac_2clk
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[10]/C
                         clock pessimism             -0.090     1.870    
                         clock uncertainty            0.160     2.029    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.091     2.120    i_analog/dac_pwm_bb_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_ams/dac_b_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.087%)  route 0.476ns (71.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.550     1.605    i_ams/clk_i
    SLICE_X19Y25         FDRE                                         r  i_ams/dac_b_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_ams/dac_b_r_reg[11]/Q
                         net (fo=2, routed)           0.476     2.222    i_analog/dac_pwm_b_i[11]
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.267 r  i_analog/dac_pwm_bb[11]_i_1/O
                         net (fo=1, routed)           0.000     2.267    i_analog/dac_pwm_bb[11]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.814     1.960    i_analog/dac_2clk
    SLICE_X21Y25         FDRE                                         r  i_analog/dac_pwm_bb_reg[11]/C
                         clock pessimism             -0.090     1.870    
                         clock uncertainty            0.160     2.029    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.092     2.121    i_analog/dac_pwm_bb_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_ams/dac_a_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.448%)  route 0.492ns (72.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.550     1.605    i_ams/clk_i
    SLICE_X18Y25         FDRE                                         r  i_ams/dac_a_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_ams/dac_a_r_reg[11]/Q
                         net (fo=2, routed)           0.492     2.238    i_analog/dac_pwm_a_i[11]
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.283 r  i_analog/dac_pwm_ba[11]_i_1/O
                         net (fo=1, routed)           0.000     2.283    i_analog/dac_pwm_ba[11]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_ba_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.813     1.959    i_analog/dac_2clk
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_ba_reg[11]/C
                         clock pessimism             -0.090     1.869    
                         clock uncertainty            0.160     2.028    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.091     2.119    i_analog/dac_pwm_ba_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_ams/dac_a_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.118%)  route 0.500ns (72.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.550     1.605    i_ams/clk_i
    SLICE_X25Y28         FDRE                                         r  i_ams/dac_a_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_ams/dac_a_r_reg[4]/Q
                         net (fo=2, routed)           0.500     2.246    i_analog/dac_pwm_a_i[4]
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.291 r  i_analog/dac_pwm_ba[4]_i_1/O
                         net (fo=1, routed)           0.000     2.291    i_analog/dac_pwm_ba[4]_i_1_n_0
    SLICE_X25Y27         FDRE                                         r  i_analog/dac_pwm_ba_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.815     1.961    i_analog/dac_2clk
    SLICE_X25Y27         FDRE                                         r  i_analog/dac_pwm_ba_reg[4]/C
                         clock pessimism             -0.090     1.871    
                         clock uncertainty            0.160     2.030    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.091     2.121    i_analog/dac_pwm_ba_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_ams/dac_a_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.017%)  route 0.502ns (72.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.547     1.602    i_ams/clk_i
    SLICE_X22Y25         FDRE                                         r  i_ams/dac_a_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  i_ams/dac_a_r_reg[13]/Q
                         net (fo=2, routed)           0.502     2.246    i_analog/dac_pwm_a_i[13]
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.291 r  i_analog/dac_pwm_ba[13]_i_1/O
                         net (fo=1, routed)           0.000     2.291    i_analog/dac_pwm_ba[13]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_ba_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.813     1.959    i_analog/dac_2clk
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_ba_reg[13]/C
                         clock pessimism             -0.090     1.869    
                         clock uncertainty            0.160     2.028    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.092     2.120    i_analog/dac_pwm_ba_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_ams/dac_d_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.092%)  route 0.501ns (72.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.550     1.605    i_ams/clk_i
    SLICE_X19Y24         FDRE                                         r  i_ams/dac_d_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_ams/dac_d_r_reg[14]/Q
                         net (fo=2, routed)           0.501     2.247    i_analog/dac_pwm_d_i[14]
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.292 r  i_analog/dac_pwm_bd[14]_i_1/O
                         net (fo=1, routed)           0.000     2.292    i_analog/dac_pwm_bd[14]_i_1_n_0
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.814     1.960    i_analog/dac_2clk
    SLICE_X21Y24         FDRE                                         r  i_analog/dac_pwm_bd_reg[14]/C
                         clock pessimism             -0.090     1.870    
                         clock uncertainty            0.160     2.029    
    SLICE_X21Y24         FDRE (Hold_fdre_C_D)         0.092     2.121    i_analog/dac_pwm_bd_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_ams/dac_a_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.457%)  route 0.477ns (69.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.550     1.605    i_ams/clk_i
    SLICE_X20Y27         FDRE                                         r  i_ams/dac_a_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.769 r  i_ams/dac_a_r_reg[9]/Q
                         net (fo=2, routed)           0.477     2.246    i_analog/dac_pwm_a_i[9]
    SLICE_X22Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.291 r  i_analog/dac_pwm_ba[9]_i_1/O
                         net (fo=1, routed)           0.000     2.291    i_analog/dac_pwm_ba[9]_i_1_n_0
    SLICE_X22Y24         FDRE                                         r  i_analog/dac_pwm_ba_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.812     1.958    i_analog/dac_2clk
    SLICE_X22Y24         FDRE                                         r  i_analog/dac_pwm_ba_reg[9]/C
                         clock pessimism             -0.090     1.868    
                         clock uncertainty            0.160     2.027    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.092     2.119    i_analog/dac_pwm_ba_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_ams/dac_b_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bb_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.550     1.605    i_ams/clk_i
    SLICE_X19Y25         FDRE                                         r  i_ams/dac_b_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  i_ams/dac_b_r_reg[12]/Q
                         net (fo=2, routed)           0.504     2.250    i_analog/dac_pwm_b_i[12]
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.295 r  i_analog/dac_pwm_bb[12]_i_1/O
                         net (fo=1, routed)           0.000     2.295    i_analog/dac_pwm_bb[12]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_bb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.813     1.959    i_analog/dac_2clk
    SLICE_X22Y23         FDRE                                         r  i_analog/dac_pwm_bb_reg[12]/C
                         clock pessimism             -0.090     1.869    
                         clock uncertainty            0.160     2.028    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.092     2.120    i_analog/dac_pwm_bb_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_ams/dac_d_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/dac_pwm_bd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.780%)  route 0.509ns (73.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.553     1.608    i_ams/clk_i
    SLICE_X26Y28         FDRE                                         r  i_ams/dac_d_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  i_ams/dac_d_r_reg[2]/Q
                         net (fo=2, routed)           0.509     2.258    i_analog/dac_pwm_d_i[2]
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.303 r  i_analog/dac_pwm_bd[2]_i_1/O
                         net (fo=1, routed)           0.000     2.303    i_analog/dac_pwm_bd[2]_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  i_analog/dac_pwm_bd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.819     1.965    i_analog/dac_2clk
    SLICE_X29Y28         FDRE                                         r  i_analog/dac_pwm_bd_reg[2]/C
                         clock pessimism             -0.090     1.875    
                         clock uncertainty            0.160     2.034    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.092     2.126    i_analog/dac_pwm_bd_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.378ns (32.360%)  route 2.880ns (67.640%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.669     4.830    i_test/clk_i
    SLICE_X12Y19         FDRE                                         r  i_test/rand_dat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.478     5.308 r  i_test/rand_dat_reg[5]/Q
                         net (fo=3, routed)           1.380     6.688    i_test/rand_dat_reg_n_0_[5]
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.326     7.014 r  i_test/sys_rdata_o[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.737     7.751    i_test/sys_rdata_o[5]_INST_0_i_1_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I0_O)        0.326     8.077 r  i_test/sys_rdata_o[5]_INST_0/O
                         net (fo=1, routed)           0.613     8.689    sys_rdata__0[229]
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  i_ps_i_52/O
                         net (fo=1, routed)           0.151     8.965    i_ps_i_52_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.089 r  i_ps_i_27/O
                         net (fo=1, routed)           0.000     9.089    i_ps/i_gp0_slave/sys_rdata_i[5]
    SLICE_X15Y35         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y35         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.031    10.594    i_ps/i_gp0_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.952ns (22.905%)  route 3.204ns (77.095%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.673     4.834    i_test/clk_i
    SLICE_X11Y16         FDRE                                         r  i_test/rand_dat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  i_test/rand_dat_reg[7]/Q
                         net (fo=3, routed)           1.021     6.311    i_test/rand_dat_reg_n_0_[7]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.435 r  i_test/sys_rdata_o[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.140     7.575    i_test/sys_rdata_o[7]_INST_0_i_1_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  i_test/sys_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           0.747     8.446    sys_rdata__0[231]
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.570 r  i_ps_i_50/O
                         net (fo=1, routed)           0.296     8.866    i_ps_i_50_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.990 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000     8.990    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.500    10.692    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.125    10.567    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.032    10.599    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.145ns (27.448%)  route 3.026ns (72.552%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.670     4.831    i_test/clk_i
    SLICE_X10Y18         FDRE                                         r  i_test/rand_dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.478     5.309 r  i_test/rand_dat_reg[1]/Q
                         net (fo=3, routed)           1.017     6.326    i_test/rand_dat_reg_n_0_[1]
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.295     6.621 r  i_test/sys_rdata_o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     7.283    i_test/sys_rdata_o[1]_INST_0_i_1_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  i_test/sys_rdata_o[1]_INST_0/O
                         net (fo=1, routed)           0.904     8.311    sys_rdata__0[225]
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  i_ps_i_56/O
                         net (fo=1, routed)           0.444     8.879    i_ps_i_56_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.003 r  i_ps_i_31/O
                         net (fo=1, routed)           0.000     9.003    i_ps/i_gp0_slave/sys_rdata_i[1]
    SLICE_X12Y38         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.504    10.696    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X12Y38         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/C
                         clock pessimism              0.000    10.696    
                         clock uncertainty           -0.125    10.571    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.081    10.652    i_ps/i_gp0_slave/axi_rdata_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.014ns (25.661%)  route 2.938ns (74.339%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.670     4.831    i_test/clk_i
    SLICE_X10Y18         FDRE                                         r  i_test/rand_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.349 r  i_test/rand_dat_reg[2]/Q
                         net (fo=3, routed)           1.192     6.542    i_test/rand_dat_reg_n_0_[2]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.666 r  i_test/sys_rdata_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.684     7.349    i_test/sys_rdata_o[2]_INST_0_i_1_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.473 r  i_test/sys_rdata_o[2]_INST_0/O
                         net (fo=1, routed)           0.776     8.250    sys_rdata__0[226]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  i_ps_i_55/O
                         net (fo=1, routed)           0.285     8.659    i_ps_i_55_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.783 r  i_ps_i_30/O
                         net (fo=1, routed)           0.000     8.783    i_ps/i_gp0_slave/sys_rdata_i[2]
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.502    10.694    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.000    10.694    
                         clock uncertainty           -0.125    10.569    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    10.600    i_ps/i_gp0_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.318ns (33.613%)  route 2.603ns (66.387%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.669     4.830    i_test/clk_i
    SLICE_X13Y19         FDRE                                         r  i_test/rand_dat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  i_test/rand_dat_reg[9]/Q
                         net (fo=3, routed)           1.158     6.408    i_test/rand_dat_reg_n_0_[9]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.325     6.733 r  i_test/sys_rdata_o[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     7.166    i_test/sys_rdata_o[9]_INST_0_i_1_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.326     7.492 r  i_test/sys_rdata_o[9]_INST_0/O
                         net (fo=1, routed)           0.584     8.076    sys_rdata__0[233]
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  i_ps_i_48/O
                         net (fo=1, routed)           0.427     8.627    i_ps_i_48_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.751 r  i_ps_i_23/O
                         net (fo=1, routed)           0.000     8.751    i_ps/i_gp0_slave/sys_rdata_i[9]
    SLICE_X12Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.502    10.694    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X12Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[9]/C
                         clock pessimism              0.000    10.694    
                         clock uncertainty           -0.125    10.569    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)        0.081    10.650    i_ps/i_gp0_slave/axi_rdata_o_reg[9]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.952ns (24.701%)  route 2.902ns (75.299%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.673     4.834    i_test/clk_i
    SLICE_X11Y16         FDRE                                         r  i_test/rand_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  i_test/rand_dat_reg[6]/Q
                         net (fo=3, routed)           1.150     6.440    i_test/rand_dat_reg_n_0_[6]
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  i_test/sys_rdata_o[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.411     6.975    i_test/sys_rdata_o[6]_INST_0_i_1_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.099 r  i_test/sys_rdata_o[6]_INST_0/O
                         net (fo=1, routed)           0.909     8.008    sys_rdata__0[230]
    SLICE_X14Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  i_ps_i_51/O
                         net (fo=1, routed)           0.432     8.564    i_ps_i_51_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.688 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000     8.688    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X19Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.499    10.691    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X19Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.031    10.597    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.180ns (30.880%)  route 2.641ns (69.120%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.670     4.831    i_test/clk_i
    SLICE_X11Y18         FDRE                                         r  i_test/rand_dat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  i_test/rand_dat_reg[10]/Q
                         net (fo=3, routed)           1.194     6.481    i_test/rand_dat_reg_n_0_[10]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.150     6.631 r  i_test/sys_rdata_o[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     7.065    i_test/sys_rdata_o[10]_INST_0_i_1_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  i_test/sys_rdata_o[10]_INST_0/O
                         net (fo=1, routed)           0.581     7.971    sys_rdata__0[234]
    SLICE_X13Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.095 r  i_ps_i_47/O
                         net (fo=1, routed)           0.433     8.528    i_ps_i_47_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  i_ps_i_22/O
                         net (fo=1, routed)           0.000     8.652    i_ps/i_gp0_slave/sys_rdata_i[10]
    SLICE_X13Y34         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.501    10.693    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X13Y34         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.000    10.693    
                         clock uncertainty           -0.125    10.568    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)        0.029    10.597    i_ps/i_gp0_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.090ns (28.681%)  route 2.710ns (71.319%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.668     4.829    i_test/clk_i
    SLICE_X11Y20         FDRE                                         r  i_test/rand_dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.419     5.248 r  i_test/rand_dat_reg[3]/Q
                         net (fo=3, routed)           0.988     6.236    i_test/rand_dat_reg_n_0_[3]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.299     6.535 r  i_test/sys_rdata_o[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.296     6.832    i_test/sys_rdata_o[3]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.956 r  i_test/sys_rdata_o[3]_INST_0/O
                         net (fo=1, routed)           0.865     7.820    sys_rdata__0[227]
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  i_ps_i_54/O
                         net (fo=1, routed)           0.561     8.506    i_ps_i_54_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.630 r  i_ps_i_29/O
                         net (fo=1, routed)           0.000     8.630    i_ps/i_gp0_slave/sys_rdata_i[3]
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.502    10.694    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.000    10.694    
                         clock uncertainty           -0.125    10.569    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    10.600    i_ps/i_gp0_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.188ns (31.521%)  route 2.581ns (68.479%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.669     4.830    i_test/clk_i
    SLICE_X13Y19         FDRE                                         r  i_test/rand_dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.286 r  i_test/rand_dat_reg[13]/Q
                         net (fo=3, routed)           1.059     6.345    i_test/rand_dat_reg_n_0_[13]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152     6.497 r  i_test/sys_rdata_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.677     7.174    i_test/sys_rdata_o[13]_INST_0_i_1_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I0_O)        0.332     7.506 r  i_test/sys_rdata_o[13]_INST_0/O
                         net (fo=1, routed)           0.438     7.944    sys_rdata__0[237]
    SLICE_X15Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.068 r  i_ps_i_44/O
                         net (fo=1, routed)           0.407     8.475    i_ps_i_44_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.599 r  i_ps_i_19/O
                         net (fo=1, routed)           0.000     8.599    i_ps/i_gp0_slave/sys_rdata_i[13]
    SLICE_X15Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.491    10.683    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.125    10.558    
    SLICE_X15Y31         FDRE (Setup_fdre_C_D)        0.031    10.589    i_ps/i_gp0_slave/axi_rdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 i_test/rand_dat_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.952ns (25.482%)  route 2.784ns (74.518%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.669     4.830    i_test/clk_i
    SLICE_X13Y19         FDRE                                         r  i_test/rand_dat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.286 r  i_test/rand_dat_reg[8]/Q
                         net (fo=3, routed)           1.299     6.585    i_test/rand_dat_reg_n_0_[8]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.709 r  i_test/sys_rdata_o[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     7.349    i_test/sys_rdata_o[8]_INST_0_i_1_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.473 r  i_test/sys_rdata_o[8]_INST_0/O
                         net (fo=1, routed)           0.438     7.911    sys_rdata__0[232]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.035 r  i_ps_i_49/O
                         net (fo=1, routed)           0.407     8.442    i_ps_i_49_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.566 r  i_ps_i_24/O
                         net (fo=1, routed)           0.000     8.566    i_ps/i_gp0_slave/sys_rdata_i[8]
    SLICE_X13Y33         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.500    10.692    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X13Y33         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/C
                         clock pessimism              0.000    10.692    
                         clock uncertainty           -0.125    10.567    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.031    10.598    i_ps/i_gp0_slave/axi_rdata_o_reg[8]
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 i_ams/i_bridge/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ams/i_bridge/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.053%)  route 0.200ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.564     1.619    i_ams/i_bridge/clk_i
    SLICE_X10Y39         FDRE                                         r  i_ams/i_bridge/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  i_ams/i_bridge/dst_done_reg/Q
                         net (fo=1, routed)           0.200     1.983    i_ams/i_bridge/dst_done
    SLICE_X11Y39         FDRE                                         r  i_ams/i_bridge/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.832     1.202    i_ams/i_bridge/sys_clk_i
    SLICE_X11Y39         FDRE                                         r  i_ams/i_bridge/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.125     1.327    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.070     1.397    i_ams/i_bridge/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.703%)  route 0.260ns (58.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.560     1.615    i_ams/clk_i
    SLICE_X14Y37         FDRE                                         r  i_ams/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  i_ams/rdata_reg[7]/Q
                         net (fo=1, routed)           0.260     2.016    sys_rdata__0[135]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.061 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000     2.061    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.830     1.200    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.092     1.417    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.724%)  route 0.282ns (60.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.559     1.614    i_ams/clk_i
    SLICE_X14Y35         FDRE                                         r  i_ams/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  i_ams/rdata_reg[5]/Q
                         net (fo=1, routed)           0.282     2.037    sys_rdata__0[133]
    SLICE_X15Y35         LUT5 (Prop_lut5_I4_O)        0.045     2.082 r  i_ps_i_27/O
                         net (fo=1, routed)           0.000     2.082    i_ps/i_gp0_slave/sys_rdata_i[5]
    SLICE_X15Y35         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.826     1.196    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y35         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.092     1.413    i_ps/i_gp0_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.717%)  route 0.321ns (63.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.557     1.612    i_ams/clk_i
    SLICE_X18Y32         FDRE                                         r  i_ams/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  i_ams/rdata_reg[10]/Q
                         net (fo=1, routed)           0.321     2.074    sys_rdata__0[138]
    SLICE_X13Y34         LUT5 (Prop_lut5_I4_O)        0.045     2.119 r  i_ps_i_22/O
                         net (fo=1, routed)           0.000     2.119    i_ps/i_gp0_slave/sys_rdata_i[10]
    SLICE_X13Y34         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.828     1.198    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X13Y34         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.125     1.323    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.091     1.414    i_ps/i_gp0_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.521%)  route 0.323ns (63.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.557     1.612    i_ams/clk_i
    SLICE_X15Y32         FDRE                                         r  i_ams/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  i_ams/rdata_reg[11]/Q
                         net (fo=1, routed)           0.323     2.076    sys_rdata__0[139]
    SLICE_X13Y32         LUT5 (Prop_lut5_I4_O)        0.045     2.121 r  i_ps_i_21/O
                         net (fo=1, routed)           0.000     2.121    i_ps/i_gp0_slave/sys_rdata_i[11]
    SLICE_X13Y32         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.826     1.196    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X13Y32         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[11]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.092     1.413    i_ps/i_gp0_slave/axi_rdata_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.442%)  route 0.339ns (64.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.560     1.615    i_ams/clk_i
    SLICE_X17Y37         FDRE                                         r  i_ams/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  i_ams/rdata_reg[6]/Q
                         net (fo=1, routed)           0.339     2.095    sys_rdata__0[134]
    SLICE_X19Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.140 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000     2.140    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X19Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.830     1.200    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X19Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.092     1.417    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.356%)  route 0.355ns (65.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.547     1.602    i_ams/clk_i
    SLICE_X25Y25         FDRE                                         r  i_ams/rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  i_ams/rdata_reg[18]/Q
                         net (fo=1, routed)           0.355     2.099    sys_rdata__0[146]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.045     2.144 r  i_ps_i_14/O
                         net (fo=1, routed)           0.000     2.144    i_ps/i_gp0_slave/sys_rdata_i[18]
    SLICE_X15Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.822     1.192    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[18]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.125     1.317    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.091     1.408    i_ps/i_gp0_slave/axi_rdata_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.899%)  route 0.363ns (66.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.547     1.602    i_ams/clk_i
    SLICE_X25Y24         FDRE                                         r  i_ams/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  i_ams/rdata_reg[13]/Q
                         net (fo=1, routed)           0.363     2.106    sys_rdata__0[141]
    SLICE_X15Y31         LUT5 (Prop_lut5_I4_O)        0.045     2.151 r  i_ps_i_19/O
                         net (fo=1, routed)           0.000     2.151    i_ps/i_gp0_slave/sys_rdata_i[13]
    SLICE_X15Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.822     1.192    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.125     1.317    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.092     1.409    i_ps/i_gp0_slave/axi_rdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.124%)  route 0.393ns (67.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.559     1.614    i_ams/clk_i
    SLICE_X14Y35         FDRE                                         r  i_ams/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  i_ams/rdata_reg[2]/Q
                         net (fo=1, routed)           0.393     2.148    sys_rdata__0[130]
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.045     2.193 r  i_ps_i_30/O
                         net (fo=1, routed)           0.000     2.193    i_ps/i_gp0_slave/sys_rdata_i[2]
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.829     1.199    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X11Y36         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.125     1.324    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092     1.416    i_ps/i_gp0_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 i_ams/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.426%)  route 0.425ns (69.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.560     1.615    i_ams/clk_i
    SLICE_X17Y37         FDRE                                         r  i_ams/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  i_ams/rdata_reg[4]/Q
                         net (fo=1, routed)           0.425     2.181    sys_rdata__0[132]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.226 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000     2.226    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.830     1.200    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X15Y41         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.092     1.417    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.809    





---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.733ns (22.802%)  route 2.482ns (77.198%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_rx_n_1
    SLICE_X17Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_daisy/rxp_dat_n_reg[10]/Q
                         net (fo=2, routed)           1.664     7.191    i_daisy/data3[26]
    SLICE_X21Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.315 r  i_daisy/sys_rdata_o[26]_i_2/O
                         net (fo=1, routed)           0.817     8.133    i_daisy/sys_rdata_o[26]_i_2_n_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I2_O)        0.153     8.286 r  i_daisy/sys_rdata_o[26]_i_1/O
                         net (fo=1, routed)           0.000     8.286    i_daisy/sys_rdata_o[26]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_daisy/sys_clk_i
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[26]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.075    10.638    i_daisy/sys_rdata_o_reg[26]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.730ns (24.179%)  route 2.289ns (75.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.664     5.066    i_daisy/i_rx_n_1
    SLICE_X22Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  i_daisy/rxp_dat_n_reg[0]/Q
                         net (fo=2, routed)           1.417     6.939    i_daisy/data3[16]
    SLICE_X21Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.063 r  i_daisy/sys_rdata_o[16]_i_2/O
                         net (fo=1, routed)           0.872     7.935    i_daisy/sys_rdata_o[16]_i_2_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.150     8.085 r  i_daisy/sys_rdata_o[16]_i_1/O
                         net (fo=1, routed)           0.000     8.085    i_daisy/sys_rdata_o[16]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.495    10.687    i_daisy/sys_clk_i
    SLICE_X17Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[16]/C
                         clock pessimism              0.000    10.687    
                         clock uncertainty           -0.125    10.562    
    SLICE_X17Y35         FDRE (Setup_fdre_C_D)        0.075    10.637    i_daisy/sys_rdata_o_reg[16]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.794ns (26.619%)  route 2.189ns (73.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.670     5.072    i_daisy/i_test/rx_clk_i
    SLICE_X20Y38         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_daisy/i_test/rx_err_cnt_reg[27]/Q
                         net (fo=2, routed)           1.087     6.677    i_daisy/tst_err_cnt[27]
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  i_daisy/sys_rdata_o[27]_i_2/O
                         net (fo=1, routed)           1.102     7.903    i_daisy/sys_rdata_o[27]_i_2_n_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.152     8.055 r  i_daisy/sys_rdata_o[27]_i_1/O
                         net (fo=1, routed)           0.000     8.055    i_daisy/sys_rdata_o[27]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  i_daisy/sys_rdata_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.497    10.689    i_daisy/sys_clk_i
    SLICE_X15Y37         FDRE                                         r  i_daisy/sys_rdata_o_reg[27]/C
                         clock pessimism              0.000    10.689    
                         clock uncertainty           -0.125    10.564    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.075    10.639    i_daisy/sys_rdata_o_reg[27]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.732ns (24.713%)  route 2.230ns (75.287%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_rx_n_1
    SLICE_X17Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_daisy/rxp_dat_n_reg[9]/Q
                         net (fo=2, routed)           1.404     6.931    i_daisy/data3[25]
    SLICE_X18Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.055 r  i_daisy/sys_rdata_o[25]_i_2/O
                         net (fo=1, routed)           0.826     7.881    i_daisy/sys_rdata_o[25]_i_2_n_0
    SLICE_X14Y36         LUT3 (Prop_lut3_I2_O)        0.152     8.033 r  i_daisy/sys_rdata_o[25]_i_1/O
                         net (fo=1, routed)           0.000     8.033    i_daisy/sys_rdata_o[25]_i_1_n_0
    SLICE_X14Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_daisy/sys_clk_i
    SLICE_X14Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[25]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)        0.075    10.638    i_daisy/sys_rdata_o_reg[25]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.766ns (28.288%)  route 1.942ns (71.712%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_test/rx_clk_i
    SLICE_X20Y37         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  i_daisy/i_test/rx_err_cnt_reg[21]/Q
                         net (fo=2, routed)           1.366     6.955    i_daisy/tst_err_cnt[21]
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.079 r  i_daisy/sys_rdata_o[21]_i_2/O
                         net (fo=1, routed)           0.576     7.655    i_daisy/sys_rdata_o[21]_i_2_n_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.779 r  i_daisy/sys_rdata_o[21]_i_1/O
                         net (fo=1, routed)           0.000     7.779    i_daisy/sys_rdata_o[21]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_daisy/sys_clk_i
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[21]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.031    10.594    i_daisy/sys_rdata_o_reg[21]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.792ns (29.124%)  route 1.927ns (70.876%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.664     5.066    i_daisy/i_test/rx_clk_i
    SLICE_X20Y32         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  i_daisy/i_test/rx_err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.948     6.532    i_daisy/tst_err_cnt[2]
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.656 r  i_daisy/sys_rdata_o[2]_i_2/O
                         net (fo=1, routed)           0.979     7.635    i_daisy/sys_rdata_o[2]_i_2_n_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I2_O)        0.150     7.785 r  i_daisy/sys_rdata_o[2]_i_1/O
                         net (fo=1, routed)           0.000     7.785    i_daisy/sys_rdata_o[2]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_daisy/sys_clk_i
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[2]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.075    10.638    i_daisy/sys_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.792ns (29.500%)  route 1.893ns (70.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.671     5.073    i_daisy/i_test/rx_clk_i
    SLICE_X20Y39         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_daisy/i_test/rx_err_cnt_reg[29]/Q
                         net (fo=2, routed)           1.166     6.757    i_daisy/tst_err_cnt[29]
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.881 r  i_daisy/sys_rdata_o[29]_i_2/O
                         net (fo=1, routed)           0.726     7.608    i_daisy/sys_rdata_o[29]_i_2_n_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  i_daisy/sys_rdata_o[29]_i_1/O
                         net (fo=1, routed)           0.000     7.758    i_daisy/sys_rdata_o[29]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_daisy/sys_clk_i
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[29]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.075    10.638    i_daisy/sys_rdata_o_reg[29]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.730ns (27.777%)  route 1.898ns (72.223%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.670     5.072    i_daisy/i_rx_n_1
    SLICE_X19Y37         FDRE                                         r  i_daisy/rxp_dat_n_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  i_daisy/rxp_dat_n_reg[12]/Q
                         net (fo=2, routed)           0.990     6.518    i_daisy/data3[28]
    SLICE_X19Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.642 r  i_daisy/sys_rdata_o[28]_i_2/O
                         net (fo=1, routed)           0.908     7.550    i_daisy/sys_rdata_o[28]_i_2_n_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I2_O)        0.150     7.700 r  i_daisy/sys_rdata_o[28]_i_1/O
                         net (fo=1, routed)           0.000     7.700    i_daisy/sys_rdata_o[28]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_daisy/sys_clk_i
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[28]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.075    10.638    i_daisy/sys_rdata_o_reg[28]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.715ns (16.740%)  route 3.556ns (83.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.888     3.375    i_daisy/i_rx/par_clk
    SLICE_X23Y37         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     3.794 r  i_daisy/i_rx/par_dat_o_reg[7]/Q
                         net (fo=4, routed)           3.556     7.350    i_daisy/i_rx_n_12
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.296     7.646 r  i_daisy/sys_rdata_o[7]_i_1/O
                         net (fo=1, routed)           0.000     7.646    i_daisy/sys_rdata_o[7]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  i_daisy/sys_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.493    10.685    i_daisy/sys_clk_i
    SLICE_X17Y33         FDRE                                         r  i_daisy/sys_rdata_o_reg[7]/C
                         clock pessimism              0.000    10.685    
                         clock uncertainty           -0.125    10.560    
    SLICE_X17Y33         FDRE (Setup_fdre_C_D)        0.032    10.592    i_daisy/sys_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.111%)  route 1.800ns (71.889%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.669     5.071    i_daisy/i_rx_n_1
    SLICE_X19Y36         FDRE                                         r  i_daisy/rxp_dat_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_daisy/rxp_dat_n_reg[6]/Q
                         net (fo=2, routed)           1.222     6.749    i_daisy/data3[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.873 r  i_daisy/sys_rdata_o[22]_i_2/O
                         net (fo=1, routed)           0.578     7.451    i_daisy/sys_rdata_o[22]_i_2_n_0
    SLICE_X14Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.575 r  i_daisy/sys_rdata_o[22]_i_1/O
                         net (fo=1, routed)           0.000     7.575    i_daisy/sys_rdata_o[22]_i_1_n_0
    SLICE_X14Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         1.496    10.688    i_daisy/sys_clk_i
    SLICE_X14Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[22]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)        0.029    10.592    i_daisy/sys_rdata_o_reg[22]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  3.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.292%)  route 0.351ns (62.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.286     1.127    i_daisy/i_rx/par_clk
    SLICE_X24Y35         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.291 r  i_daisy/i_rx/par_dat_o_reg[13]/Q
                         net (fo=4, routed)           0.351     1.642    i_daisy/i_rx_n_6
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.687 r  i_daisy/sys_rdata_o[13]_i_1/O
                         net (fo=1, routed)           0.000     1.687    i_daisy/sys_rdata_o[13]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.826     1.196    i_daisy/sys_clk_i
    SLICE_X17Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[13]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.091     1.412    i_daisy/sys_rdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.398%)  route 0.529ns (69.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.286     1.127    i_daisy/i_rx/par_clk
    SLICE_X23Y36         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.268 r  i_daisy/i_rx/par_dat_o_reg[4]/Q
                         net (fo=4, routed)           0.356     1.624    i_daisy/i_rx_n_15
    SLICE_X19Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.669 r  i_daisy/sys_rdata_o[4]_i_2/O
                         net (fo=1, routed)           0.173     1.842    i_daisy/sys_rdata_o[4]_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.887 r  i_daisy/sys_rdata_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    i_daisy/sys_rdata_o[4]_i_1_n_0
    SLICE_X19Y38         FDRE                                         r  i_daisy/sys_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.829     1.199    i_daisy/sys_clk_i
    SLICE_X19Y38         FDRE                                         r  i_daisy/sys_rdata_o_reg[4]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.125     1.324    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.092     1.416    i_daisy/sys_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.087%)  route 0.227ns (54.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.560     1.671    i_daisy/i_rx_n_1
    SLICE_X19Y37         FDRE                                         r  i_daisy/rxp_dat_n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  i_daisy/rxp_dat_n_reg[15]/Q
                         net (fo=2, routed)           0.227     2.039    i_daisy/data3[31]
    SLICE_X18Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.084 r  i_daisy/sys_rdata_o[31]_i_2/O
                         net (fo=1, routed)           0.000     2.084    i_daisy/sys_rdata_o[31]_i_2_n_0
    SLICE_X18Y38         FDRE                                         r  i_daisy/sys_rdata_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.829     1.199    i_daisy/sys_clk_i
    SLICE_X18Y38         FDRE                                         r  i_daisy/sys_rdata_o_reg[31]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.125     1.324    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.092     1.416    i_daisy/sys_rdata_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.941%)  route 0.209ns (50.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.556     1.667    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  i_daisy/i_test/rx_err_cnt_reg[14]/Q
                         net (fo=2, routed)           0.209     2.041    i_daisy/tst_err_cnt[14]
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.086 r  i_daisy/sys_rdata_o[14]_i_1/O
                         net (fo=1, routed)           0.000     2.086    i_daisy/sys_rdata_o[14]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.826     1.196    i_daisy/sys_clk_i
    SLICE_X18Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[14]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.092     1.413    i_daisy/sys_rdata_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.207ns (47.987%)  route 0.224ns (52.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_test/rx_clk_i
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  i_daisy/i_test/rx_dat_cnt_reg[16]/Q
                         net (fo=2, routed)           0.224     2.059    i_daisy/tst_dat_cnt[16]
    SLICE_X17Y35         LUT3 (Prop_lut3_I0_O)        0.043     2.102 r  i_daisy/sys_rdata_o[16]_i_1/O
                         net (fo=1, routed)           0.000     2.102    i_daisy/sys_rdata_o[16]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.826     1.196    i_daisy/sys_clk_i
    SLICE_X17Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[16]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.107     1.428    i_daisy/sys_rdata_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.252ns (25.785%)  route 0.725ns (74.215%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.286     1.127    i_daisy/i_rx/par_clk
    SLICE_X24Y35         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.291 r  i_daisy/i_rx/par_dat_o_reg[2]/Q
                         net (fo=4, routed)           0.380     1.671    i_daisy/i_rx_n_17
    SLICE_X21Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.716 r  i_daisy/sys_rdata_o[2]_i_2/O
                         net (fo=1, routed)           0.345     2.061    i_daisy/sys_rdata_o[2]_i_2_n_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I2_O)        0.043     2.104 r  i_daisy/sys_rdata_o[2]_i_1/O
                         net (fo=1, routed)           0.000     2.104    i_daisy/sys_rdata_o[2]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.826     1.196    i_daisy/sys_clk_i
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[2]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.107     1.428    i_daisy/sys_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.227ns (23.210%)  route 0.751ns (76.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.286     1.127    i_daisy/i_rx/par_clk
    SLICE_X23Y36         FDRE                                         r  i_daisy/i_rx/par_dat_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.128     1.255 r  i_daisy/i_rx/par_dat_o_reg[5]/Q
                         net (fo=4, routed)           0.751     2.006    i_daisy/i_rx_n_14
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.099     2.105 r  i_daisy/sys_rdata_o[5]_i_1/O
                         net (fo=1, routed)           0.000     2.105    i_daisy/sys_rdata_o[5]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  i_daisy/sys_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.824     1.194    i_daisy/sys_clk_i
    SLICE_X17Y33         FDRE                                         r  i_daisy/sys_rdata_o_reg[5]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.125     1.319    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.092     1.411    i_daisy/sys_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.791%)  route 0.228ns (52.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_test/rx_clk_i
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  i_daisy/i_test/rx_dat_cnt_reg[19]/Q
                         net (fo=2, routed)           0.228     2.063    i_daisy/tst_dat_cnt[19]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.045     2.108 r  i_daisy/sys_rdata_o[19]_i_1/O
                         net (fo=1, routed)           0.000     2.108    i_daisy/sys_rdata_o[19]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.826     1.196    i_daisy/sys_clk_i
    SLICE_X15Y36         FDRE                                         r  i_daisy/sys_rdata_o_reg[19]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.092     1.413    i_daisy/sys_rdata_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.882%)  route 0.227ns (52.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.560     1.671    i_daisy/i_test/rx_clk_i
    SLICE_X16Y37         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.164     1.835 r  i_daisy/i_test/rx_dat_cnt_reg[23]/Q
                         net (fo=2, routed)           0.227     2.063    i_daisy/tst_dat_cnt[23]
    SLICE_X17Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.108 r  i_daisy/sys_rdata_o[23]_i_1/O
                         net (fo=1, routed)           0.000     2.108    i_daisy/sys_rdata_o[23]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.826     1.196    i_daisy/sys_clk_i
    SLICE_X17Y35         FDRE                                         r  i_daisy/sys_rdata_o_reg[23]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.092     1.413    i_daisy/sys_rdata_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.555%)  route 0.230ns (52.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.559     1.670    i_daisy/i_test/rx_clk_i
    SLICE_X16Y34         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  i_daisy/i_test/rx_dat_cnt_reg[10]/Q
                         net (fo=2, routed)           0.230     2.065    i_daisy/tst_dat_cnt[10]
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.110 r  i_daisy/sys_rdata_o[10]_i_1/O
                         net (fo=1, routed)           0.000     2.110    i_daisy/sys_rdata_o[10]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  i_daisy/sys_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=551, routed)         0.825     1.195    i_daisy/sys_clk_i
    SLICE_X15Y34         FDRE                                         r  i_daisy/sys_rdata_o_reg[10]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.125     1.320    
    SLICE_X15Y34         FDRE (Hold_fdre_C_D)         0.092     1.412    i_daisy/sys_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.698    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.860ns (36.624%)  route 3.219ns (63.376%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 12.597 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.259     9.906    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.493    12.597    i_daisy/i_test/rx_clk_i
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[10]/C
                         clock pessimism              0.000    12.597    
                         clock uncertainty           -0.035    12.561    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.524    12.037    i_daisy/i_test/rx_err_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.860ns (36.624%)  route 3.219ns (63.376%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 12.597 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.259     9.906    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.493    12.597    i_daisy/i_test/rx_clk_i
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[11]/C
                         clock pessimism              0.000    12.597    
                         clock uncertainty           -0.035    12.561    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.524    12.037    i_daisy/i_test/rx_err_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.860ns (36.624%)  route 3.219ns (63.376%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 12.597 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.259     9.906    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.493    12.597    i_daisy/i_test/rx_clk_i
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[8]/C
                         clock pessimism              0.000    12.597    
                         clock uncertainty           -0.035    12.561    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.524    12.037    i_daisy/i_test/rx_err_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.860ns (36.624%)  route 3.219ns (63.376%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 12.597 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.259     9.906    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.493    12.597    i_daisy/i_test/rx_clk_i
    SLICE_X20Y34         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[9]/C
                         clock pessimism              0.000    12.597    
                         clock uncertainty           -0.035    12.561    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.524    12.037    i_daisy/i_test/rx_err_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.860ns (36.752%)  route 3.201ns (63.248%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.242     9.888    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[12]/C
                         clock pessimism              0.000    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X20Y35         FDRE (Setup_fdre_C_R)       -0.524    12.038    i_daisy/i_test/rx_err_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.860ns (36.752%)  route 3.201ns (63.248%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.242     9.888    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[13]/C
                         clock pessimism              0.000    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X20Y35         FDRE (Setup_fdre_C_R)       -0.524    12.038    i_daisy/i_test/rx_err_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.860ns (36.752%)  route 3.201ns (63.248%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.242     9.888    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[14]/C
                         clock pessimism              0.000    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X20Y35         FDRE (Setup_fdre_C_R)       -0.524    12.038    i_daisy/i_test/rx_err_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.860ns (36.752%)  route 3.201ns (63.248%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.242     9.888    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[15]/C
                         clock pessimism              0.000    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X20Y35         FDRE (Setup_fdre_C_R)       -0.524    12.038    i_daisy/i_test/rx_err_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.860ns (37.093%)  route 3.154ns (62.907%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.195     9.842    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y36         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/C
                         clock pessimism              0.000    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X20Y36         FDRE (Setup_fdre_C_R)       -0.524    12.038    i_daisy/i_test/rx_err_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.860ns (37.093%)  route 3.154ns (62.907%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 12.598 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        1.666     4.827    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  i_daisy/i_test/tx_dat_reg[2]/Q
                         net (fo=2, routed)           0.844     6.090    i_daisy/i_test/tx_dat[2]
    SLICE_X19Y33         LUT6 (Prop_lut6_I2_O)        0.299     6.389 r  i_daisy/i_test/rx_err_cnt[31]_i_19/O
                         net (fo=1, routed)           0.000     6.389    i_daisy/i_test/rx_err_cnt[31]_i_19_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.921 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.921    i_daisy/i_test/rx_err_cnt_reg[31]_i_13_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.078 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.488     7.566    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.329     7.895 f  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.627     8.523    i_daisy/i_test/rx_err_cnt0
    SLICE_X19Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.647 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          1.195     9.842    i_daisy/i_test/rx_err_cnt[31]_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.494    12.598    i_daisy/i_test/rx_clk_i
    SLICE_X20Y36         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[17]/C
                         clock pessimism              0.000    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X20Y36         FDRE (Setup_fdre_C_R)       -0.524    12.038    i_daisy/i_test/rx_err_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  2.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.428ns (48.766%)  route 0.450ns (51.234%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[12]/Q
                         net (fo=2, routed)           0.168     1.920    i_daisy/i_test/tx_dat[12]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  i_daisy/i_test/rx_dat_cnt[31]_i_11/O
                         net (fo=1, routed)           0.000     1.965    i_daisy/i_test/rx_dat_cnt[31]_i_11_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.093 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.146     2.240    i_daisy/i_test/rx_dat_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.354 r  i_daisy/i_test/rx_dat_cnt[31]_i_2/O
                         net (fo=33, routed)          0.135     2.489    i_daisy/i_test/rx_dat_cnt0
    SLICE_X16Y35         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.826     2.274    i_daisy/i_test/rx_clk_i
    SLICE_X16Y35         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[12]/C
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.035     2.309    
    SLICE_X16Y35         FDRE (Hold_fdre_C_CE)       -0.016     2.293    i_daisy/i_test/rx_dat_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.428ns (48.766%)  route 0.450ns (51.234%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[12]/Q
                         net (fo=2, routed)           0.168     1.920    i_daisy/i_test/tx_dat[12]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  i_daisy/i_test/rx_dat_cnt[31]_i_11/O
                         net (fo=1, routed)           0.000     1.965    i_daisy/i_test/rx_dat_cnt[31]_i_11_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.093 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.146     2.240    i_daisy/i_test/rx_dat_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.354 r  i_daisy/i_test/rx_dat_cnt[31]_i_2/O
                         net (fo=33, routed)          0.135     2.489    i_daisy/i_test/rx_dat_cnt0
    SLICE_X16Y35         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.826     2.274    i_daisy/i_test/rx_clk_i
    SLICE_X16Y35         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[13]/C
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.035     2.309    
    SLICE_X16Y35         FDRE (Hold_fdre_C_CE)       -0.016     2.293    i_daisy/i_test/rx_dat_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.428ns (48.766%)  route 0.450ns (51.234%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[12]/Q
                         net (fo=2, routed)           0.168     1.920    i_daisy/i_test/tx_dat[12]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  i_daisy/i_test/rx_dat_cnt[31]_i_11/O
                         net (fo=1, routed)           0.000     1.965    i_daisy/i_test/rx_dat_cnt[31]_i_11_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.093 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.146     2.240    i_daisy/i_test/rx_dat_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.354 r  i_daisy/i_test/rx_dat_cnt[31]_i_2/O
                         net (fo=33, routed)          0.135     2.489    i_daisy/i_test/rx_dat_cnt0
    SLICE_X16Y35         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.826     2.274    i_daisy/i_test/rx_clk_i
    SLICE_X16Y35         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[14]/C
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.035     2.309    
    SLICE_X16Y35         FDRE (Hold_fdre_C_CE)       -0.016     2.293    i_daisy/i_test/rx_dat_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.428ns (48.766%)  route 0.450ns (51.234%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[12]/Q
                         net (fo=2, routed)           0.168     1.920    i_daisy/i_test/tx_dat[12]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  i_daisy/i_test/rx_dat_cnt[31]_i_11/O
                         net (fo=1, routed)           0.000     1.965    i_daisy/i_test/rx_dat_cnt[31]_i_11_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.093 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.146     2.240    i_daisy/i_test/rx_dat_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.354 r  i_daisy/i_test/rx_dat_cnt[31]_i_2/O
                         net (fo=33, routed)          0.135     2.489    i_daisy/i_test/rx_dat_cnt0
    SLICE_X16Y35         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.826     2.274    i_daisy/i_test/rx_clk_i
    SLICE_X16Y35         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[15]/C
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.035     2.309    
    SLICE_X16Y35         FDRE (Hold_fdre_C_CE)       -0.016     2.293    i_daisy/i_test/rx_dat_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.428ns (48.138%)  route 0.461ns (51.862%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[12]/Q
                         net (fo=2, routed)           0.168     1.920    i_daisy/i_test/tx_dat[12]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  i_daisy/i_test/rx_dat_cnt[31]_i_11/O
                         net (fo=1, routed)           0.000     1.965    i_daisy/i_test/rx_dat_cnt[31]_i_11_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.093 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.146     2.240    i_daisy/i_test/rx_dat_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.354 r  i_daisy/i_test/rx_dat_cnt[31]_i_2/O
                         net (fo=33, routed)          0.146     2.500    i_daisy/i_test/rx_dat_cnt0
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.826     2.274    i_daisy/i_test/rx_clk_i
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/C
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.035     2.309    
    SLICE_X16Y36         FDRE (Hold_fdre_C_CE)       -0.016     2.293    i_daisy/i_test/rx_dat_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.428ns (48.138%)  route 0.461ns (51.862%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[12]/Q
                         net (fo=2, routed)           0.168     1.920    i_daisy/i_test/tx_dat[12]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  i_daisy/i_test/rx_dat_cnt[31]_i_11/O
                         net (fo=1, routed)           0.000     1.965    i_daisy/i_test/rx_dat_cnt[31]_i_11_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.093 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.146     2.240    i_daisy/i_test/rx_dat_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.354 r  i_daisy/i_test/rx_dat_cnt[31]_i_2/O
                         net (fo=33, routed)          0.146     2.500    i_daisy/i_test/rx_dat_cnt0
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.826     2.274    i_daisy/i_test/rx_clk_i
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[17]/C
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.035     2.309    
    SLICE_X16Y36         FDRE (Hold_fdre_C_CE)       -0.016     2.293    i_daisy/i_test/rx_dat_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.428ns (48.138%)  route 0.461ns (51.862%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[12]/Q
                         net (fo=2, routed)           0.168     1.920    i_daisy/i_test/tx_dat[12]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  i_daisy/i_test/rx_dat_cnt[31]_i_11/O
                         net (fo=1, routed)           0.000     1.965    i_daisy/i_test/rx_dat_cnt[31]_i_11_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.093 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.146     2.240    i_daisy/i_test/rx_dat_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.354 r  i_daisy/i_test/rx_dat_cnt[31]_i_2/O
                         net (fo=33, routed)          0.146     2.500    i_daisy/i_test/rx_dat_cnt0
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.826     2.274    i_daisy/i_test/rx_clk_i
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[18]/C
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.035     2.309    
    SLICE_X16Y36         FDRE (Hold_fdre_C_CE)       -0.016     2.293    i_daisy/i_test/rx_dat_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.428ns (48.138%)  route 0.461ns (51.862%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[12]/Q
                         net (fo=2, routed)           0.168     1.920    i_daisy/i_test/tx_dat[12]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  i_daisy/i_test/rx_dat_cnt[31]_i_11/O
                         net (fo=1, routed)           0.000     1.965    i_daisy/i_test/rx_dat_cnt[31]_i_11_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.093 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.146     2.240    i_daisy/i_test/rx_dat_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.354 r  i_daisy/i_test/rx_dat_cnt[31]_i_2/O
                         net (fo=33, routed)          0.146     2.500    i_daisy/i_test/rx_dat_cnt0
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.826     2.274    i_daisy/i_test/rx_clk_i
    SLICE_X16Y36         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/C
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.035     2.309    
    SLICE_X16Y36         FDRE (Hold_fdre_C_CE)       -0.016     2.293    i_daisy/i_test/rx_dat_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.428ns (46.768%)  route 0.487ns (53.232%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[13]/Q
                         net (fo=2, routed)           0.153     1.906    i_daisy/i_test/tx_dat[13]
    SLICE_X19Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.951 r  i_daisy/i_test/rx_err_cnt[31]_i_15/O
                         net (fo=1, routed)           0.000     1.951    i_daisy/i_test/rx_err_cnt[31]_i_15_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.079 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.170     2.249    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.363 r  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.163     2.526    i_daisy/i_test/rx_err_cnt0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.825     2.273    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[12]/C
                         clock pessimism              0.000     2.273    
                         clock uncertainty            0.035     2.308    
    SLICE_X20Y35         FDRE (Hold_fdre_C_CE)       -0.016     2.292    i_daisy/i_test/rx_err_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.428ns (46.768%)  route 0.487ns (53.232%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=6477, routed)        0.556     1.611    i_daisy/i_test/tx_clk_i
    SLICE_X21Y34         FDRE                                         r  i_daisy/i_test/tx_dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_daisy/i_test/tx_dat_reg[13]/Q
                         net (fo=2, routed)           0.153     1.906    i_daisy/i_test/tx_dat[13]
    SLICE_X19Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.951 r  i_daisy/i_test/rx_err_cnt[31]_i_15/O
                         net (fo=1, routed)           0.000     1.951    i_daisy/i_test/rx_err_cnt[31]_i_15_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.079 r  i_daisy/i_test/rx_err_cnt_reg[31]_i_8/CO[1]
                         net (fo=1, routed)           0.170     2.249    i_daisy/i_test/rx_err_cnt2
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.114     2.363 r  i_daisy/i_test/rx_err_cnt[31]_i_2/O
                         net (fo=33, routed)          0.163     2.526    i_daisy/i_test/rx_err_cnt0
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.825     2.273    i_daisy/i_test/rx_clk_i
    SLICE_X20Y35         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[13]/C
                         clock pessimism              0.000     2.273    
                         clock uncertainty            0.035     2.308    
    SLICE_X20Y35         FDRE (Hold_fdre_C_CE)       -0.016     2.292    i_daisy/i_test/rx_err_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.234    





