{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591187554428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591187554440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 21:32:34 2020 " "Processing started: Wed Jun 03 21:32:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591187554440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187554440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp_mul -c fp_mul " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp_mul -c fp_mul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187554440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591187555529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591187555530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul.sv 4 4 " "Found 4 design units, including 4 entities, in source file fp_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mul " "Found entity 1: fp_mul" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591187571292 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_comp_exp " "Found entity 2: mul_comp_exp" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591187571292 ""} { "Info" "ISGN_ENTITY_NAME" "3 mul_shift_mant " "Found entity 3: mul_shift_mant" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591187571292 ""} { "Info" "ISGN_ENTITY_NAME" "4 mul_add_mant " "Found entity 4: mul_add_mant" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591187571292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187571292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fp_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fp_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp_mul " "Found entity 1: tb_fp_mul" {  } { { "tb_fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/tb_fp_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591187571295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187571295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sign_bit fp_mul.sv(16) " "Verilog HDL Implicit Net warning at fp_mul.sv(16): created implicit net for \"sign_bit\"" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591187571295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp_mul " "Elaborating entity \"fp_mul\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591187571349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_comp_exp mul_comp_exp:dut_mul_exp " "Elaborating entity \"mul_comp_exp\" for hierarchy \"mul_comp_exp:dut_mul_exp\"" {  } { { "fp_mul.sv" "dut_mul_exp" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591187571362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_mul.sv(32) " "Verilog HDL assignment warning at fp_mul.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591187571362 "|fp_mul|mul_comp_exp:dut_mul_exp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_shift_mant mul_shift_mant:dut_mul_shift " "Elaborating entity \"mul_shift_mant\" for hierarchy \"mul_shift_mant:dut_mul_shift\"" {  } { { "fp_mul.sv" "dut_mul_shift" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591187571372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_add_mant mul_add_mant:dut_mul " "Elaborating entity \"mul_add_mant\" for hierarchy \"mul_add_mant:dut_mul\"" {  } { { "fp_mul.sv" "dut_mul" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591187571380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_mul.sv(62) " "Verilog HDL assignment warning at fp_mul.sv(62): truncated value with size 32 to match size of target (8)" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591187571381 "|fp_mul|mul_add_mant:dut_mul"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591187572047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591187572425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591187572425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591187572545 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591187572545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591187572545 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1591187572545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591187572545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591187572576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 21:32:52 2020 " "Processing ended: Wed Jun 03 21:32:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591187572576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591187572576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591187572576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187572576 ""}
