read -sv run_verilog_mid/adder_32b_10_80_9a4e695e0fe98d4e5999651741480b52.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_80_9a4e695e0fe98d4e5999651741480b52_yosys.v
