import "primitives/core.futil";
import "primitives/binary_operators.futil";
component main<"static"=1>(@stable(32) @go_port in: 32, go: 1, clk: 1, @go go0: 1, @clk clk0: 1, @reset reset: 1) -> (@stable(0) out: 32, done: 1, @done done0: 1) {
  cells {
    @precious r = std_reg(32);
    @external(32) le = std_le(32);
  }
  wires {
    group cond<"stable"=1> {
      cond[done] = 1'd1;
    }
  }

  control {
    @bound(32) while le.out with cond {
      cond;
    }
  }
}
