{"vcs1":{"timestamp_begin":1680397429.284434260, "rt":0.89, "ut":0.25, "st":0.15}}
{"vcselab":{"timestamp_begin":1680397430.208533446, "rt":1.42, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680397431.652536700, "rt":0.47, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680397429.009383057}
{"VCS_COMP_START_TIME": 1680397429.009383057}
{"VCS_COMP_END_TIME": 1680397433.003290799}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340056}}
{"stitch_vcselab": {"peak_mem": 239016}}
