
---------- Begin Simulation Statistics ----------
final_tick                                45442573000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 509459                       # Simulator instruction rate (inst/s)
host_mem_usage                                8542840                       # Number of bytes of host memory used
host_op_rate                                   987277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.74                       # Real time elapsed on the host
host_tick_rate                             3307261415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13565377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045443                       # Number of seconds simulated
sim_ticks                                 45442573000                       # Number of ticks simulated
system.cpu.Branches                           1669354                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13565377                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1483155                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            33                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1092784                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           879                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9577821                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         45442573                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   45442573                       # Number of busy cycles
system.cpu.num_cc_register_reads              8704951                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4153582                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1295312                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 118246                       # Number of float alu accesses
system.cpu.num_fp_insts                        118246                       # number of float instructions
system.cpu.num_fp_register_reads               180506                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              101486                       # number of times the floating registers were written
system.cpu.num_func_calls                      151328                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              13437898                       # Number of integer alu accesses
system.cpu.num_int_insts                     13437898                       # number of integer instructions
system.cpu.num_int_register_reads            26505547                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10912204                       # number of times the integer registers were written
system.cpu.num_load_insts                     1482449                       # Number of load instructions
system.cpu.num_mem_refs                       2575233                       # number of memory refs
system.cpu.num_store_insts                    1092784                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 50530      0.37%      0.37% # Class of executed instruction
system.cpu.op_class::IntAlu                  10687037     78.78%     79.15% # Class of executed instruction
system.cpu.op_class::IntMult                    77268      0.57%     79.72% # Class of executed instruction
system.cpu.op_class::IntDiv                     81857      0.60%     80.32% # Class of executed instruction
system.cpu.op_class::FloatAdd                    7560      0.06%     80.38% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::SimdAlu                      140      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     80.38% # Class of executed instruction
system.cpu.op_class::SimdCvt                    16648      0.12%     80.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                   69528      0.51%     81.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::MemRead                  1465845     10.81%     91.82% # Class of executed instruction
system.cpu.op_class::MemWrite                 1092632      8.05%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16604      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                152      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13565815                       # Class of executed instruction
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        69110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        31757                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         139056                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            31757                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4249                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17095                       # Transaction distribution
system.membus.trans_dist::CleanEvict              970                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22324                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22324                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4249                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        71211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        71211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      2794752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      2794752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2794752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26573                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26573    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26573                       # Request fanout histogram
system.membus.reqLayer0.occupancy           113018000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          144928000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9539479                       # number of demand (read+write) hits
system.icache.demand_hits::total              9539479                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9539479                       # number of overall hits
system.icache.overall_hits::total             9539479                       # number of overall hits
system.icache.demand_misses::.cpu.inst          38342                       # number of demand (read+write) misses
system.icache.demand_misses::total              38342                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         38342                       # number of overall misses
system.icache.overall_misses::total             38342                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   1991796000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   1991796000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   1991796000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   1991796000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9577821                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9577821                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9577821                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9577821                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.004003                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.004003                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.004003                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.004003                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 51948.150853                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 51948.150853                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 51948.150853                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 51948.150853                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        38342                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         38342                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        38342                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        38342                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   1915112000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   1915112000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   1915112000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   1915112000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.004003                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.004003                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.004003                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.004003                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 49948.150853                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 49948.150853                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 49948.150853                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 49948.150853                       # average overall mshr miss latency
system.icache.replacements                      38009                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9539479                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9539479                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         38342                       # number of ReadReq misses
system.icache.ReadReq_misses::total             38342                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   1991796000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   1991796000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9577821                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9577821                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.004003                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.004003                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 51948.150853                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 51948.150853                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        38342                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        38342                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   1915112000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   1915112000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004003                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.004003                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49948.150853                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 49948.150853                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               331.017619                       # Cycle average of tags in use
system.icache.tags.total_refs                 9577821                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 38342                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                249.799724                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   331.017619                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.646519                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.646519                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9616163                       # Number of tag accesses
system.icache.tags.data_accesses              9616163                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           38528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1662144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1700672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          38528                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1094080                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1094080                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              602                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            25971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                26573                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         17095                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               17095                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             847839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36576802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               37424641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        847839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            847839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24076102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24076102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24076102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            847839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36576802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              61500743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     17095.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       602.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     25971.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.009496853750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           950                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           950                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                81841                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               16146                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        26573                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       17095                       # Number of write requests accepted
system.mem_ctrl.readBursts                      26573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     17095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1667                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1609                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1664                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1531                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1704                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1616                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1658                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1581                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1627                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1660                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1580                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1569                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1686                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1875                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1967                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1579                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1030                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1075                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1115                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                941                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1071                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1064                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1127                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1055                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1086                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1015                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1041                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1105                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1054                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1143                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1048                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       20.05                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     439627250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   132865000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                937871000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      16544.13                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35294.13                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      6244                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     9516                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  23.50                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 55.67                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  26573                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 17095                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    26573                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     935                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     937                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        27883                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     100.174013                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     82.870980                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    103.754098                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         20286     72.75%     72.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         6185     22.18%     94.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          634      2.27%     97.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          193      0.69%     97.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          199      0.71%     98.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          157      0.56%     99.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          119      0.43%     99.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           94      0.34%     99.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           16      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         27883                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          950                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       27.960000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      20.522026                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     190.312910                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            949     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-5887            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            950                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          950                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.968421                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.966621                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.245191                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                14      1.47%      1.47% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      0.21%      1.68% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               934     98.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            950                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1700672                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1092480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1700672                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1094080                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         37.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         24.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      37.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      24.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.48                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.29                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.19                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    45438663000                       # Total gap between requests
system.mem_ctrl.avgGap                     1040548.30                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        38528                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1662144                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1092480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 847839.315788742853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 36576802.110215015709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 24040892.226767178625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          602                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        25971                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        17095                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     19489250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    918381750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 879666587750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32374.17                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35361.82                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  51457536.58                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     36.09                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             101637900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              54021825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             96697020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            44850240                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3587039040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       11877592170                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        7447765440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         23209603635                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         510.745807                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  19241549500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1517360000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  24683663500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              97446720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              51794160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             93034200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            44255160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3587039040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       11339980140                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        7900491360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         23114040780                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         508.642871                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  20422517250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1517360000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  23502695750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           29872                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4821                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               34693                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          29872                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4821                       # number of overall hits
system.l2cache.overall_hits::total              34693                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          8470                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         26783                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             35253                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         8470                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        26783                       # number of overall misses
system.l2cache.overall_misses::total            35253                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   1172708000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  19017407000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  20190115000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   1172708000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  19017407000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  20190115000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        38342                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31604                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           69946                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        38342                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31604                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          69946                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.220907                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.847456                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.504003                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.220907                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.847456                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.504003                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 138454.309327                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 710055.146922                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 572720.477690                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 138454.309327                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 710055.146922                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 572720.477690                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          24202                       # number of writebacks
system.l2cache.writebacks::total                24202                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         8470                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        26783                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        35253                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         8470                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        26783                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        35253                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   1003308000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  18481747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  19485055000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   1003308000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  18481747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  19485055000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.220907                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.847456                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.504003                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.220907                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.847456                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.504003                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 118454.309327                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 690055.146922                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 552720.477690                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 118454.309327                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 690055.146922                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 552720.477690                       # average overall mshr miss latency
system.l2cache.replacements                     51358                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        29328                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        29328                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        29328                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        29328                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         9094                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         9094                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            4                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               4                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            5                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             5                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data       184000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total       184000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.555556                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data        36800                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total        36800                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            5                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data       360000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       360000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         3224                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3224                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        22416                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          22416                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  16288214000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  16288214000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        25640                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        25640                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.874259                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.874259                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 726633.386867                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 726633.386867                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        22416                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        22416                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  15839894000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  15839894000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.874259                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.874259                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 706633.386867                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 706633.386867                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        29872                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1597                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31469                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         8470                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4367                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12837                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   1172708000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2729193000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3901901000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        38342                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5964                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        44306                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.220907                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.732227                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.289735                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 138454.309327                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 624958.323792                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 303957.388798                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         8470                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4367                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        12837                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1003308000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2641853000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3645161000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.220907                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.732227                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.289735                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 118454.309327                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 604958.323792                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 283957.388798                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1003.115515                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 129958                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                52382                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.480967                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   380.678849                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    22.135650                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   600.301016                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.371757                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.021617                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.586231                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.979605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          527                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               191437                       # Number of tag accesses
system.l2cache.tags.data_accesses              191437                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             7802                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              732                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 8534                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            7802                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             732                       # number of overall hits
system.l3Dram.overall_hits::total                8534                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            668                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          26051                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              26719                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           668                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         26051                       # number of overall misses
system.l3Dram.overall_misses::total             26719                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    427535000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  17881869000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  18309404000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    427535000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  17881869000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  18309404000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         8470                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        26783                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            35253                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         8470                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        26783                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           35253                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.078867                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.972669                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.757921                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.078867                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.972669                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.757921                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 640022.455090                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 686417.757476                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 685257.831506                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 640022.455090                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 686417.757476                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 685257.831506                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           20958                       # number of writebacks
system.l3Dram.writebacks::total                 20958                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          668                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        26051                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         26719                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        26051                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        26719                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    393467000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  16553268000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  16946735000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    393467000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  16553268000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  16946735000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.078867                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.972669                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.757921                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.078867                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.972669                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.757921                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 589022.455090                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 635417.757476                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 634257.831506                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 589022.455090                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 635417.757476                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 634257.831506                       # average overall mshr miss latency
system.l3Dram.replacements                      28449                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        24202                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        24202                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        24202                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        24202                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          527                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          527                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data            5                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total                5                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            91                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                91                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        22325                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           22325                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  15364517000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  15364517000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        22416                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         22416                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.995940                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.995940                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 688220.246361                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 688220.246361                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        22325                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        22325                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  14225942000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  14225942000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.995940                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.995940                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 637220.246361                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 637220.246361                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         7802                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          641                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          8443                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          668                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         3726                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         4394                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    427535000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   2517352000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   2944887000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         8470                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         4367                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        12837                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.078867                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.853217                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.342292                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 640022.455090                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 675617.820719                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 670206.417843                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          668                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         3726                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         4394                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    393467000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2327326000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   2720793000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.078867                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.853217                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.342292                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 589022.455090                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 624617.820719                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 619206.417843                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3735.025507                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   68533                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 32545                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.105792                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   524.345611                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst    63.848651                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3146.831244                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.128014                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.015588                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.768269                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.911871                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         3210                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                101606                       # Number of tag accesses
system.l3Dram.tags.data_accesses               101606                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2543888                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2543888                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2543888                       # number of overall hits
system.dcache.overall_hits::total             2543888                       # number of overall hits
system.dcache.demand_misses::.cpu.data          31613                       # number of demand (read+write) misses
system.dcache.demand_misses::total              31613                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         31613                       # number of overall misses
system.dcache.overall_misses::total             31613                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  19284751000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  19284751000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  19284751000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  19284751000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2575501                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2575501                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2575501                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2575501                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.012275                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.012275                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.012275                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.012275                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 610025.970329                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 610025.970329                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 610025.970329                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 610025.970329                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           29328                       # number of writebacks
system.dcache.writebacks::total                 29328                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        31613                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         31613                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        31613                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        31613                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  19221525000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  19221525000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  19221525000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  19221525000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.012275                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.012275                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.012275                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.012275                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 608025.970329                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 608025.970329                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 608025.970329                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 608025.970329                       # average overall mshr miss latency
system.dcache.replacements                      31092                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1477190                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1477190                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          5964                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              5964                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   2795482000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   2795482000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1483154                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1483154                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.004021                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.004021                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 468726.022803                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 468726.022803                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         5964                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         5964                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   2783554000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   2783554000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004021                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.004021                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 466726.022803                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 466726.022803                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1066698                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1066698                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        25649                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            25649                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  16489269000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  16489269000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1092347                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1092347                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.023481                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.023481                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 642881.554836                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 642881.554836                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        25649                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        25649                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  16437971000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  16437971000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023481                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.023481                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 640881.554836                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 640881.554836                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               503.062384                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2575501                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 31604                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 81.492881                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   503.062384                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.982544                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.982544                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2607105                       # Number of tag accesses
system.dcache.tags.data_accesses              2607105                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst           66                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data           80                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total            146                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst           66                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data           80                       # number of overall hits
system.DynamicCache.overall_hits::total           146                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          602                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        25971                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        26573                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          602                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        25971                       # number of overall misses
system.DynamicCache.overall_misses::total        26573                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    350819000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  15214267000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  15565086000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    350819000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  15214267000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  15565086000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          668                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        26051                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        26719                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          668                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        26051                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        26719                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.901198                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.996929                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.994536                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.901198                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.996929                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.994536                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 582755.813953                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 585817.527242                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 585748.165431                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 582755.813953                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 585817.527242                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 585748.165431                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks        17095                       # number of writebacks
system.DynamicCache.writebacks::total           17095                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          602                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        25971                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        26573                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          602                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        25971                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        26573                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    272559000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  11838037000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  12110596000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    272559000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  11838037000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  12110596000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.901198                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.996929                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.994536                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.901198                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.996929                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.994536                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 452755.813953                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 455817.527242                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 455748.165431                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 452755.813953                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 455817.527242                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 455748.165431                       # average overall mshr miss latency
system.DynamicCache.replacements                43362                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        20958                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        20958                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        20958                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        20958                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          828                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          828                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        22324                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        22324                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  13087237000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  13087237000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        22325                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        22325                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.999955                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.999955                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 586240.682673                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 586240.682673                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        22324                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        22324                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data  10185117000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total  10185117000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.999955                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.999955                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 456240.682673                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 456240.682673                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst           66                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data           79                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total          145                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          602                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         3647                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         4249                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    350819000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   2127030000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   2477849000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          668                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         3726                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         4394                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.901198                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.978798                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.967000                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 582755.813953                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 583227.310118                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 583160.508355                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          602                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         3647                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         4249                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    272559000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1652920000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   1925479000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.901198                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.978798                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.967000                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 452755.813953                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 453227.310118                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 453160.508355                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3735.037224                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             47976                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           47458                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.010915                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  2870.277693                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst    58.210954                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data   806.548578                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.700751                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.014212                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.196911                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.911874                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          540                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         3246                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           96262                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          96262                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               44306                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         91583                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             82423                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                 9                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp                9                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              25640                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             25640                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          44306                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        94318                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       114693                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  209011                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3899648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2453888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  6353536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            104905                       # Total snoops (count)
system.l2bar.snoopTraffic                     3984320                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             174860                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.181620                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.385532                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   143102     81.84%     81.84% # Request fanout histogram
system.l2bar.snoop_fanout::1                    31758     18.16%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               174860                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            197712000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           115026000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            94821000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45442573000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  45442573000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
