#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 26 01:07:16 2025
# Process ID: 27856
# Current directory: C:/travail/s4InfoAtelier4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36604 C:\travail\s4InfoAtelier4\s4InfoAtelier4.xpr
# Log file: C:/travail/s4InfoAtelier4/vivado.log
# Journal file: C:/travail/s4InfoAtelier4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/travail/s4InfoAtelier4/s4InfoAtelier4.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/travail/ip_repo/instructionRegister_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/travail/ip_repo/instructionRegister_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/travail/ip_repo/instructionRegister_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/travail/ip_repo/instructionRegister_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/travail/ip_repo/instructionRegister_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.895 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 26 01:07:52 2025] Launched synth_1...
Run output will be captured here: C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 26 01:07:52 2025] Launched impl_1...
Run output will be captured here: C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_system_ila_0_0/atelier4_system_ila_0_0.xml. It will be created.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.062 ; gain = 8.613
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77E40A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.895 ; gain = 1561.832
set_property PROGRAM.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'atelier4_i/system_ila_0/U0/ila_lib' at location 'uuid_7077909389F05616872F4C5B57EECD3B' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-26 01:21:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Mar-26 01:21:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file C:/travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/travail/s4InfoAtelier4/atelier4_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2963.387 ; gain = 176.188
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-26 01:23:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Mar-26 01:23:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-26 01:24:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Mar-26 01:24:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-26 01:30:30
ERROR: [Common 17-39] 'run_hw_ila' failed due to earlier errors.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-26 01:31:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Mar-26 01:31:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-26 01:38:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Mar-26 01:38:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-26 01:40:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Mar-26 01:40:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-26 01:40:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Mar-26 01:40:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj datapath_tb_vlog.prj"
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.viewport [viewport_default]
Compiling architecture behavioral of entity xil_defaultlib.background_buffer_2 [background_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.color_mux [color_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.testPatternGen2 [testpatterngen2_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -protoinst "protoinst_files/bd_3fdc.protoinst" -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/datapath_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3fdc.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3fdc.protoinst for the following reason(s):
There are no instances of module "bd_3fdc" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/datapath_tb_behav1.wcfg
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 3795.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/design/background_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'background_buffer_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/design/color_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/design/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/new/testPatternGen2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testPatternGen2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/design/viewport.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'viewport'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.viewport [viewport_default]
Compiling architecture behavioral of entity xil_defaultlib.background_buffer_2 [background_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.color_mux [color_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.testPatternGen2 [testpatterngen2_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/xsim.dir/datapath_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 26 01:54:32 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -protoinst "protoinst_files/bd_3fdc.protoinst" -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/datapath_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3fdc.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3fdc.protoinst for the following reason(s):
There are no instances of module "bd_3fdc" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/datapath_tb_behav1.wcfg
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3795.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj datapath_tb_vlog.prj"
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.viewport [viewport_default]
Compiling architecture behavioral of entity xil_defaultlib.background_buffer_2 [background_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.color_mux [color_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.testPatternGen2 [testpatterngen2_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -protoinst "protoinst_files/bd_3fdc.protoinst" -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/datapath_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3fdc.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3fdc.protoinst for the following reason(s):
There are no instances of module "bd_3fdc" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/datapath_tb_behav1.wcfg
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3795.043 ; gain = 0.000
open_bd_design {C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}
Reading block design file <C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>...
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- grams:gramslib:pixelDataToVideoStream:1.0 - pixelDataToVideoStre_0
Adding component instance block -- grams:gramslib:mycolorRegister:1.0 - mycolorRegister_0
Adding component instance block -- xilinx.com:module_ref:testPatternGen2:1.0 - testPatternGen2_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Successfully read diagram <atelier4> from block design file <C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3795.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 02:42:25 2025...
