<profile>

<section name = "Vitis HLS Report for 'D_drain_IO_L2_out_boundary_x1'" level="0">
<item name = "Date">Sun Sep  4 23:23:05 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">57, 9465, 0.190 us, 31.547 us, 57, 9465, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- D_drain_IO_L2_out_boundary_x1_loop_1">56, 9464, 14 ~ 2366, -, -, 4, no</column>
<column name=" + D_drain_IO_L2_out_boundary_x1_loop_2">12, 2364, 2 ~ 394, -, -, 6, no</column>
<column name="  ++ D_drain_IO_L2_out_boundary_x1_loop_4">392, 392, 98, -, -, 4, no</column>
<column name="   +++ D_drain_IO_L2_out_boundary_x1_loop_5">96, 96, 6, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L2_out_boundary_x1_loop_6">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 122, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 115, -</column>
<column name="Register">-, -, 41, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_379_fu_153_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_380_fu_185_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_381_fu_197_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_382_fu_209_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_fu_141_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_i_i56_cast_fu_173_p2">-, 0, 0, 13, 6, 6</column>
<column name="icmp_ln886_fu_179_p2">icmp, 0, 0, 10, 6, 3</column>
<column name="icmp_ln890_444_fu_159_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln890_445_fu_191_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln890_446_fu_203_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_447_fu_215_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_fu_147_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c0_V_reg_86">9, 2, 3, 6</column>
<column name="c1_V_reg_97">9, 2, 3, 6</column>
<column name="c4_V_reg_108">9, 2, 3, 6</column>
<column name="c5_V_reg_119">9, 2, 5, 10</column>
<column name="c6_V_reg_130">9, 2, 2, 4</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_7_x1212_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_379_reg_229">3, 0, 3, 0</column>
<column name="add_ln691_380_reg_241">3, 0, 3, 0</column>
<column name="add_ln691_381_reg_249">5, 0, 5, 0</column>
<column name="add_ln691_382_reg_257">2, 0, 2, 0</column>
<column name="add_ln691_reg_221">3, 0, 3, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c0_V_reg_86">3, 0, 3, 0</column>
<column name="c1_V_reg_97">3, 0, 3, 0</column>
<column name="c4_V_reg_108">3, 0, 3, 0</column>
<column name="c5_V_reg_119">5, 0, 5, 0</column>
<column name="c6_V_reg_130">2, 0, 2, 0</column>
<column name="icmp_ln886_reg_237">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, D_drain_IO_L2_out_boundary_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, D_drain_IO_L2_out_boundary_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, D_drain_IO_L2_out_boundary_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, D_drain_IO_L2_out_boundary_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, D_drain_IO_L2_out_boundary_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, D_drain_IO_L2_out_boundary_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, D_drain_IO_L2_out_boundary_x1, return value</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_7_x1212_din">out, 128, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_7_x1212, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_7_x1212, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_7_x1212_write">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_7_x1212, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_dout">in, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_0_x1201, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_0_x1201, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_read">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_0_x1201, pointer</column>
</table>
</item>
</section>
</profile>
