-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Dec  4 21:00:32 2019
-- Host        : Thinkpad-of-Luhh running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top vgamem -prefix
--               vgamem_ vgamem_sim_netlist.vhdl
-- Design      : vgamem
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg676-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_16_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_17_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_14_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_15_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_26_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_27_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_24_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_25_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_22_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_23_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_20_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_21_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_18_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_INST_0_i_19_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \vgamem_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \vgamem_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]\ : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[7]_INST_0_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[7]_INST_0_i_5\ : label is "soft_lutpair0";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]";
  attribute ORIG_CELL_NAME of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep\ : label is "no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \doutb[0]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[0]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[0]_INST_0_i_4_n_0\,
      O => doutb(0)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_5_n_0\,
      I1 => \doutb[0]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[0]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[0]_INST_0_i_8_n_0\,
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(0),
      I1 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => DOADO(0),
      I4 => sel_pipe_d1(0),
      O => \doutb[0]_INST_0_i_10_n_0\
    );
\doutb[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(0),
      I1 => \doutb[7]_INST_0_i_2_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_2_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_2_3\(0),
      O => \doutb[0]_INST_0_i_11_n_0\
    );
\doutb[0]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_26_n_0\,
      I1 => \doutb[0]_INST_0_i_27_n_0\,
      O => \doutb[0]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_28_n_0\,
      I1 => \doutb[0]_INST_0_i_29_n_0\,
      O => \doutb[0]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_30_n_0\,
      I1 => \doutb[0]_INST_0_i_31_n_0\,
      O => \doutb[0]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_32_n_0\,
      I1 => \doutb[0]_INST_0_i_33_n_0\,
      O => \doutb[0]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_34_n_0\,
      I1 => \doutb[0]_INST_0_i_35_n_0\,
      O => \doutb[0]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_36_n_0\,
      I1 => \doutb[0]_INST_0_i_37_n_0\,
      O => \doutb[0]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_38_n_0\,
      I1 => \doutb[0]_INST_0_i_39_n_0\,
      O => \doutb[0]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_40_n_0\,
      I1 => \doutb[0]_INST_0_i_41_n_0\,
      O => \doutb[0]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[0]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[0]_INST_0_i_11_n_0\,
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[0]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_42_n_0\,
      I1 => \doutb[0]_INST_0_i_43_n_0\,
      O => \doutb[0]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_44_n_0\,
      I1 => \doutb[0]_INST_0_i_45_n_0\,
      O => \doutb[0]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_46_n_0\,
      I1 => \doutb[0]_INST_0_i_47_n_0\,
      O => \doutb[0]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_48_n_0\,
      I1 => \doutb[0]_INST_0_i_49_n_0\,
      O => \doutb[0]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_50_n_0\,
      I1 => \doutb[0]_INST_0_i_51_n_0\,
      O => \doutb[0]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_52_n_0\,
      I1 => \doutb[0]_INST_0_i_53_n_0\,
      O => \doutb[0]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[0]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(0),
      I1 => \doutb[7]_INST_0_i_14_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_3\(0),
      O => \doutb[0]_INST_0_i_26_n_0\
    );
\doutb[0]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(0),
      I1 => \doutb[7]_INST_0_i_14_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_7\(0),
      O => \doutb[0]_INST_0_i_27_n_0\
    );
\doutb[0]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(0),
      I1 => \doutb[7]_INST_0_i_15_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_3\(0),
      O => \doutb[0]_INST_0_i_28_n_0\
    );
\doutb[0]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(0),
      I1 => \doutb[7]_INST_0_i_15_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_7\(0),
      O => \doutb[0]_INST_0_i_29_n_0\
    );
\doutb[0]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_12_n_0\,
      I1 => \doutb[0]_INST_0_i_13_n_0\,
      O => \doutb[0]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \doutb[7]_INST_0_i_16_0\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_1\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_2\(0),
      O => \doutb[0]_INST_0_i_30_n_0\
    );
\doutb[0]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(0),
      I1 => \doutb[7]_INST_0_i_16_4\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_5\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_6\(0),
      O => \doutb[0]_INST_0_i_31_n_0\
    );
\doutb[0]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(0),
      I1 => \doutb[7]_INST_0_i_17_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_3\(0),
      O => \doutb[0]_INST_0_i_32_n_0\
    );
\doutb[0]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(0),
      I1 => \doutb[7]_INST_0_i_17_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_7\(0),
      O => \doutb[0]_INST_0_i_33_n_0\
    );
\doutb[0]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(0),
      I1 => \doutb[7]_INST_0_i_18_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_3\(0),
      O => \doutb[0]_INST_0_i_34_n_0\
    );
\doutb[0]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(0),
      I1 => \doutb[7]_INST_0_i_18_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_7\(0),
      O => \doutb[0]_INST_0_i_35_n_0\
    );
\doutb[0]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(0),
      I1 => \doutb[7]_INST_0_i_19_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_3\(0),
      O => \doutb[0]_INST_0_i_36_n_0\
    );
\doutb[0]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(0),
      I1 => \doutb[7]_INST_0_i_19_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_7\(0),
      O => \doutb[0]_INST_0_i_37_n_0\
    );
\doutb[0]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(0),
      I1 => \doutb[7]_INST_0_i_20_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_3\(0),
      O => \doutb[0]_INST_0_i_38_n_0\
    );
\doutb[0]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(0),
      I1 => \doutb[7]_INST_0_i_20_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_7\(0),
      O => \doutb[0]_INST_0_i_39_n_0\
    );
\doutb[0]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_14_n_0\,
      I1 => \doutb[0]_INST_0_i_15_n_0\,
      O => \doutb[0]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(0),
      I1 => \doutb[7]_INST_0_i_21_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_3\(0),
      O => \doutb[0]_INST_0_i_40_n_0\
    );
\doutb[0]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(0),
      I1 => \doutb[7]_INST_0_i_21_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_7\(0),
      O => \doutb[0]_INST_0_i_41_n_0\
    );
\doutb[0]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(0),
      I1 => \doutb[7]_INST_0_i_22_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_3\(0),
      O => \doutb[0]_INST_0_i_42_n_0\
    );
\doutb[0]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(0),
      I1 => \doutb[7]_INST_0_i_22_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_7\(0),
      O => \doutb[0]_INST_0_i_43_n_0\
    );
\doutb[0]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(0),
      I1 => \doutb[7]_INST_0_i_23_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_3\(0),
      O => \doutb[0]_INST_0_i_44_n_0\
    );
\doutb[0]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(0),
      I1 => \doutb[7]_INST_0_i_23_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_7\(0),
      O => \doutb[0]_INST_0_i_45_n_0\
    );
\doutb[0]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(0),
      I1 => \doutb[7]_INST_0_i_24_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_3\(0),
      O => \doutb[0]_INST_0_i_46_n_0\
    );
\doutb[0]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(0),
      I1 => \doutb[7]_INST_0_i_24_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_7\(0),
      O => \doutb[0]_INST_0_i_47_n_0\
    );
\doutb[0]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(0),
      I1 => \doutb[7]_INST_0_i_25_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_3\(0),
      O => \doutb[0]_INST_0_i_48_n_0\
    );
\doutb[0]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(0),
      I1 => \doutb[7]_INST_0_i_25_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_7\(0),
      O => \doutb[0]_INST_0_i_49_n_0\
    );
\doutb[0]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_16_n_0\,
      I1 => \doutb[0]_INST_0_i_17_n_0\,
      O => \doutb[0]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(0),
      I1 => \doutb[7]_INST_0_i_26_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_3\(0),
      O => \doutb[0]_INST_0_i_50_n_0\
    );
\doutb[0]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(0),
      I1 => \doutb[7]_INST_0_i_26_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_7\(0),
      O => \doutb[0]_INST_0_i_51_n_0\
    );
\doutb[0]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(0),
      I1 => \doutb[7]_INST_0_i_27_1\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_2\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_3\(0),
      O => \doutb[0]_INST_0_i_52_n_0\
    );
\doutb[0]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(0),
      I1 => \doutb[7]_INST_0_i_27_5\(0),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_6\(0),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_7\(0),
      O => \doutb[0]_INST_0_i_53_n_0\
    );
\doutb[0]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_18_n_0\,
      I1 => \doutb[0]_INST_0_i_19_n_0\,
      O => \doutb[0]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_20_n_0\,
      I1 => \doutb[0]_INST_0_i_21_n_0\,
      O => \doutb[0]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_22_n_0\,
      I1 => \doutb[0]_INST_0_i_23_n_0\,
      O => \doutb[0]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[0]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[0]_INST_0_i_24_n_0\,
      I1 => \doutb[0]_INST_0_i_25_n_0\,
      O => \doutb[0]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \doutb[1]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[1]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[1]_INST_0_i_4_n_0\,
      O => doutb(1)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_5_n_0\,
      I1 => \doutb[1]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[1]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[1]_INST_0_i_8_n_0\,
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(1),
      I1 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => DOADO(1),
      I4 => sel_pipe_d1(0),
      O => \doutb[1]_INST_0_i_10_n_0\
    );
\doutb[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(1),
      I1 => \doutb[7]_INST_0_i_2_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_2_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_2_3\(1),
      O => \doutb[1]_INST_0_i_11_n_0\
    );
\doutb[1]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_26_n_0\,
      I1 => \doutb[1]_INST_0_i_27_n_0\,
      O => \doutb[1]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_28_n_0\,
      I1 => \doutb[1]_INST_0_i_29_n_0\,
      O => \doutb[1]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_30_n_0\,
      I1 => \doutb[1]_INST_0_i_31_n_0\,
      O => \doutb[1]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_32_n_0\,
      I1 => \doutb[1]_INST_0_i_33_n_0\,
      O => \doutb[1]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_34_n_0\,
      I1 => \doutb[1]_INST_0_i_35_n_0\,
      O => \doutb[1]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_36_n_0\,
      I1 => \doutb[1]_INST_0_i_37_n_0\,
      O => \doutb[1]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_38_n_0\,
      I1 => \doutb[1]_INST_0_i_39_n_0\,
      O => \doutb[1]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_40_n_0\,
      I1 => \doutb[1]_INST_0_i_41_n_0\,
      O => \doutb[1]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[1]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[1]_INST_0_i_11_n_0\,
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[1]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_42_n_0\,
      I1 => \doutb[1]_INST_0_i_43_n_0\,
      O => \doutb[1]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_44_n_0\,
      I1 => \doutb[1]_INST_0_i_45_n_0\,
      O => \doutb[1]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_46_n_0\,
      I1 => \doutb[1]_INST_0_i_47_n_0\,
      O => \doutb[1]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_48_n_0\,
      I1 => \doutb[1]_INST_0_i_49_n_0\,
      O => \doutb[1]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_50_n_0\,
      I1 => \doutb[1]_INST_0_i_51_n_0\,
      O => \doutb[1]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_52_n_0\,
      I1 => \doutb[1]_INST_0_i_53_n_0\,
      O => \doutb[1]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[1]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(1),
      I1 => \doutb[7]_INST_0_i_14_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_3\(1),
      O => \doutb[1]_INST_0_i_26_n_0\
    );
\doutb[1]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(1),
      I1 => \doutb[7]_INST_0_i_14_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_7\(1),
      O => \doutb[1]_INST_0_i_27_n_0\
    );
\doutb[1]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(1),
      I1 => \doutb[7]_INST_0_i_15_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_3\(1),
      O => \doutb[1]_INST_0_i_28_n_0\
    );
\doutb[1]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(1),
      I1 => \doutb[7]_INST_0_i_15_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_7\(1),
      O => \doutb[1]_INST_0_i_29_n_0\
    );
\doutb[1]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_12_n_0\,
      I1 => \doutb[1]_INST_0_i_13_n_0\,
      O => \doutb[1]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \doutb[7]_INST_0_i_16_0\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_1\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_2\(1),
      O => \doutb[1]_INST_0_i_30_n_0\
    );
\doutb[1]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(1),
      I1 => \doutb[7]_INST_0_i_16_4\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_5\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_6\(1),
      O => \doutb[1]_INST_0_i_31_n_0\
    );
\doutb[1]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(1),
      I1 => \doutb[7]_INST_0_i_17_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_3\(1),
      O => \doutb[1]_INST_0_i_32_n_0\
    );
\doutb[1]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(1),
      I1 => \doutb[7]_INST_0_i_17_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_7\(1),
      O => \doutb[1]_INST_0_i_33_n_0\
    );
\doutb[1]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(1),
      I1 => \doutb[7]_INST_0_i_18_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_3\(1),
      O => \doutb[1]_INST_0_i_34_n_0\
    );
\doutb[1]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(1),
      I1 => \doutb[7]_INST_0_i_18_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_7\(1),
      O => \doutb[1]_INST_0_i_35_n_0\
    );
\doutb[1]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(1),
      I1 => \doutb[7]_INST_0_i_19_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_3\(1),
      O => \doutb[1]_INST_0_i_36_n_0\
    );
\doutb[1]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(1),
      I1 => \doutb[7]_INST_0_i_19_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_7\(1),
      O => \doutb[1]_INST_0_i_37_n_0\
    );
\doutb[1]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(1),
      I1 => \doutb[7]_INST_0_i_20_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_3\(1),
      O => \doutb[1]_INST_0_i_38_n_0\
    );
\doutb[1]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(1),
      I1 => \doutb[7]_INST_0_i_20_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_7\(1),
      O => \doutb[1]_INST_0_i_39_n_0\
    );
\doutb[1]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_14_n_0\,
      I1 => \doutb[1]_INST_0_i_15_n_0\,
      O => \doutb[1]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(1),
      I1 => \doutb[7]_INST_0_i_21_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_3\(1),
      O => \doutb[1]_INST_0_i_40_n_0\
    );
\doutb[1]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(1),
      I1 => \doutb[7]_INST_0_i_21_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_7\(1),
      O => \doutb[1]_INST_0_i_41_n_0\
    );
\doutb[1]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(1),
      I1 => \doutb[7]_INST_0_i_22_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_3\(1),
      O => \doutb[1]_INST_0_i_42_n_0\
    );
\doutb[1]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(1),
      I1 => \doutb[7]_INST_0_i_22_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_7\(1),
      O => \doutb[1]_INST_0_i_43_n_0\
    );
\doutb[1]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(1),
      I1 => \doutb[7]_INST_0_i_23_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_3\(1),
      O => \doutb[1]_INST_0_i_44_n_0\
    );
\doutb[1]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(1),
      I1 => \doutb[7]_INST_0_i_23_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_7\(1),
      O => \doutb[1]_INST_0_i_45_n_0\
    );
\doutb[1]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(1),
      I1 => \doutb[7]_INST_0_i_24_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_3\(1),
      O => \doutb[1]_INST_0_i_46_n_0\
    );
\doutb[1]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(1),
      I1 => \doutb[7]_INST_0_i_24_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_7\(1),
      O => \doutb[1]_INST_0_i_47_n_0\
    );
\doutb[1]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(1),
      I1 => \doutb[7]_INST_0_i_25_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_3\(1),
      O => \doutb[1]_INST_0_i_48_n_0\
    );
\doutb[1]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(1),
      I1 => \doutb[7]_INST_0_i_25_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_7\(1),
      O => \doutb[1]_INST_0_i_49_n_0\
    );
\doutb[1]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_16_n_0\,
      I1 => \doutb[1]_INST_0_i_17_n_0\,
      O => \doutb[1]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(1),
      I1 => \doutb[7]_INST_0_i_26_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_3\(1),
      O => \doutb[1]_INST_0_i_50_n_0\
    );
\doutb[1]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(1),
      I1 => \doutb[7]_INST_0_i_26_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_7\(1),
      O => \doutb[1]_INST_0_i_51_n_0\
    );
\doutb[1]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(1),
      I1 => \doutb[7]_INST_0_i_27_1\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_2\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_3\(1),
      O => \doutb[1]_INST_0_i_52_n_0\
    );
\doutb[1]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(1),
      I1 => \doutb[7]_INST_0_i_27_5\(1),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_6\(1),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_7\(1),
      O => \doutb[1]_INST_0_i_53_n_0\
    );
\doutb[1]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_18_n_0\,
      I1 => \doutb[1]_INST_0_i_19_n_0\,
      O => \doutb[1]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_20_n_0\,
      I1 => \doutb[1]_INST_0_i_21_n_0\,
      O => \doutb[1]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_22_n_0\,
      I1 => \doutb[1]_INST_0_i_23_n_0\,
      O => \doutb[1]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[1]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[1]_INST_0_i_24_n_0\,
      I1 => \doutb[1]_INST_0_i_25_n_0\,
      O => \doutb[1]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \doutb[2]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[2]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[2]_INST_0_i_4_n_0\,
      O => doutb(2)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_5_n_0\,
      I1 => \doutb[2]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[2]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[2]_INST_0_i_8_n_0\,
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(2),
      I1 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I3 => DOADO(2),
      I4 => sel_pipe_d1(0),
      O => \doutb[2]_INST_0_i_10_n_0\
    );
\doutb[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(2),
      I1 => \doutb[7]_INST_0_i_2_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_2_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_2_3\(2),
      O => \doutb[2]_INST_0_i_11_n_0\
    );
\doutb[2]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_26_n_0\,
      I1 => \doutb[2]_INST_0_i_27_n_0\,
      O => \doutb[2]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_28_n_0\,
      I1 => \doutb[2]_INST_0_i_29_n_0\,
      O => \doutb[2]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_30_n_0\,
      I1 => \doutb[2]_INST_0_i_31_n_0\,
      O => \doutb[2]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_32_n_0\,
      I1 => \doutb[2]_INST_0_i_33_n_0\,
      O => \doutb[2]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_34_n_0\,
      I1 => \doutb[2]_INST_0_i_35_n_0\,
      O => \doutb[2]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_36_n_0\,
      I1 => \doutb[2]_INST_0_i_37_n_0\,
      O => \doutb[2]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_38_n_0\,
      I1 => \doutb[2]_INST_0_i_39_n_0\,
      O => \doutb[2]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_40_n_0\,
      I1 => \doutb[2]_INST_0_i_41_n_0\,
      O => \doutb[2]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[2]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[2]_INST_0_i_11_n_0\,
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_42_n_0\,
      I1 => \doutb[2]_INST_0_i_43_n_0\,
      O => \doutb[2]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_44_n_0\,
      I1 => \doutb[2]_INST_0_i_45_n_0\,
      O => \doutb[2]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_46_n_0\,
      I1 => \doutb[2]_INST_0_i_47_n_0\,
      O => \doutb[2]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_48_n_0\,
      I1 => \doutb[2]_INST_0_i_49_n_0\,
      O => \doutb[2]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_50_n_0\,
      I1 => \doutb[2]_INST_0_i_51_n_0\,
      O => \doutb[2]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_52_n_0\,
      I1 => \doutb[2]_INST_0_i_53_n_0\,
      O => \doutb[2]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[2]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(2),
      I1 => \doutb[7]_INST_0_i_14_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_3\(2),
      O => \doutb[2]_INST_0_i_26_n_0\
    );
\doutb[2]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(2),
      I1 => \doutb[7]_INST_0_i_14_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_14_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_14_7\(2),
      O => \doutb[2]_INST_0_i_27_n_0\
    );
\doutb[2]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(2),
      I1 => \doutb[7]_INST_0_i_15_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_3\(2),
      O => \doutb[2]_INST_0_i_28_n_0\
    );
\doutb[2]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(2),
      I1 => \doutb[7]_INST_0_i_15_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_15_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_15_7\(2),
      O => \doutb[2]_INST_0_i_29_n_0\
    );
\doutb[2]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_12_n_0\,
      I1 => \doutb[2]_INST_0_i_13_n_0\,
      O => \doutb[2]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \doutb[7]_INST_0_i_16_0\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_1\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_2\(2),
      O => \doutb[2]_INST_0_i_30_n_0\
    );
\doutb[2]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(2),
      I1 => \doutb[7]_INST_0_i_16_4\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_16_5\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_16_6\(2),
      O => \doutb[2]_INST_0_i_31_n_0\
    );
\doutb[2]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(2),
      I1 => \doutb[7]_INST_0_i_17_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_3\(2),
      O => \doutb[2]_INST_0_i_32_n_0\
    );
\doutb[2]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(2),
      I1 => \doutb[7]_INST_0_i_17_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_17_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_17_7\(2),
      O => \doutb[2]_INST_0_i_33_n_0\
    );
\doutb[2]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(2),
      I1 => \doutb[7]_INST_0_i_18_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_3\(2),
      O => \doutb[2]_INST_0_i_34_n_0\
    );
\doutb[2]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(2),
      I1 => \doutb[7]_INST_0_i_18_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_18_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_18_7\(2),
      O => \doutb[2]_INST_0_i_35_n_0\
    );
\doutb[2]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(2),
      I1 => \doutb[7]_INST_0_i_19_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_3\(2),
      O => \doutb[2]_INST_0_i_36_n_0\
    );
\doutb[2]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(2),
      I1 => \doutb[7]_INST_0_i_19_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_19_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_19_7\(2),
      O => \doutb[2]_INST_0_i_37_n_0\
    );
\doutb[2]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(2),
      I1 => \doutb[7]_INST_0_i_20_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_3\(2),
      O => \doutb[2]_INST_0_i_38_n_0\
    );
\doutb[2]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(2),
      I1 => \doutb[7]_INST_0_i_20_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_20_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_20_7\(2),
      O => \doutb[2]_INST_0_i_39_n_0\
    );
\doutb[2]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_14_n_0\,
      I1 => \doutb[2]_INST_0_i_15_n_0\,
      O => \doutb[2]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(2),
      I1 => \doutb[7]_INST_0_i_21_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_3\(2),
      O => \doutb[2]_INST_0_i_40_n_0\
    );
\doutb[2]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(2),
      I1 => \doutb[7]_INST_0_i_21_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_21_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_21_7\(2),
      O => \doutb[2]_INST_0_i_41_n_0\
    );
\doutb[2]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(2),
      I1 => \doutb[7]_INST_0_i_22_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_3\(2),
      O => \doutb[2]_INST_0_i_42_n_0\
    );
\doutb[2]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(2),
      I1 => \doutb[7]_INST_0_i_22_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_22_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_22_7\(2),
      O => \doutb[2]_INST_0_i_43_n_0\
    );
\doutb[2]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(2),
      I1 => \doutb[7]_INST_0_i_23_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_3\(2),
      O => \doutb[2]_INST_0_i_44_n_0\
    );
\doutb[2]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(2),
      I1 => \doutb[7]_INST_0_i_23_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_23_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_23_7\(2),
      O => \doutb[2]_INST_0_i_45_n_0\
    );
\doutb[2]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(2),
      I1 => \doutb[7]_INST_0_i_24_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_3\(2),
      O => \doutb[2]_INST_0_i_46_n_0\
    );
\doutb[2]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(2),
      I1 => \doutb[7]_INST_0_i_24_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_24_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_24_7\(2),
      O => \doutb[2]_INST_0_i_47_n_0\
    );
\doutb[2]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(2),
      I1 => \doutb[7]_INST_0_i_25_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_3\(2),
      O => \doutb[2]_INST_0_i_48_n_0\
    );
\doutb[2]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(2),
      I1 => \doutb[7]_INST_0_i_25_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_25_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_25_7\(2),
      O => \doutb[2]_INST_0_i_49_n_0\
    );
\doutb[2]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_16_n_0\,
      I1 => \doutb[2]_INST_0_i_17_n_0\,
      O => \doutb[2]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(2),
      I1 => \doutb[7]_INST_0_i_26_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_3\(2),
      O => \doutb[2]_INST_0_i_50_n_0\
    );
\doutb[2]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(2),
      I1 => \doutb[7]_INST_0_i_26_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_26_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_26_7\(2),
      O => \doutb[2]_INST_0_i_51_n_0\
    );
\doutb[2]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(2),
      I1 => \doutb[7]_INST_0_i_27_1\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_2\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_3\(2),
      O => \doutb[2]_INST_0_i_52_n_0\
    );
\doutb[2]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(2),
      I1 => \doutb[7]_INST_0_i_27_5\(2),
      I2 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      I3 => \doutb[7]_INST_0_i_27_6\(2),
      I4 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      I5 => \doutb[7]_INST_0_i_27_7\(2),
      O => \doutb[2]_INST_0_i_53_n_0\
    );
\doutb[2]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_18_n_0\,
      I1 => \doutb[2]_INST_0_i_19_n_0\,
      O => \doutb[2]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_20_n_0\,
      I1 => \doutb[2]_INST_0_i_21_n_0\,
      O => \doutb[2]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_22_n_0\,
      I1 => \doutb[2]_INST_0_i_23_n_0\,
      O => \doutb[2]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[2]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[2]_INST_0_i_24_n_0\,
      I1 => \doutb[2]_INST_0_i_25_n_0\,
      O => \doutb[2]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \doutb[3]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[3]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[3]_INST_0_i_4_n_0\,
      O => doutb(3)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_5_n_0\,
      I1 => \doutb[3]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[3]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[3]_INST_0_i_8_n_0\,
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(3),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(3),
      I4 => sel_pipe_d1(0),
      O => \doutb[3]_INST_0_i_10_n_0\
    );
\doutb[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(3),
      I1 => \doutb[7]_INST_0_i_2_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(3),
      O => \doutb[3]_INST_0_i_11_n_0\
    );
\doutb[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_26_n_0\,
      I1 => \doutb[3]_INST_0_i_27_n_0\,
      O => \doutb[3]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_28_n_0\,
      I1 => \doutb[3]_INST_0_i_29_n_0\,
      O => \doutb[3]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_30_n_0\,
      I1 => \doutb[3]_INST_0_i_31_n_0\,
      O => \doutb[3]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_32_n_0\,
      I1 => \doutb[3]_INST_0_i_33_n_0\,
      O => \doutb[3]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_34_n_0\,
      I1 => \doutb[3]_INST_0_i_35_n_0\,
      O => \doutb[3]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_36_n_0\,
      I1 => \doutb[3]_INST_0_i_37_n_0\,
      O => \doutb[3]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_38_n_0\,
      I1 => \doutb[3]_INST_0_i_39_n_0\,
      O => \doutb[3]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_40_n_0\,
      I1 => \doutb[3]_INST_0_i_41_n_0\,
      O => \doutb[3]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[3]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[3]_INST_0_i_11_n_0\,
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_42_n_0\,
      I1 => \doutb[3]_INST_0_i_43_n_0\,
      O => \doutb[3]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_44_n_0\,
      I1 => \doutb[3]_INST_0_i_45_n_0\,
      O => \doutb[3]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_46_n_0\,
      I1 => \doutb[3]_INST_0_i_47_n_0\,
      O => \doutb[3]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_48_n_0\,
      I1 => \doutb[3]_INST_0_i_49_n_0\,
      O => \doutb[3]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_50_n_0\,
      I1 => \doutb[3]_INST_0_i_51_n_0\,
      O => \doutb[3]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_52_n_0\,
      I1 => \doutb[3]_INST_0_i_53_n_0\,
      O => \doutb[3]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(3),
      I1 => \doutb[7]_INST_0_i_14_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(3),
      O => \doutb[3]_INST_0_i_26_n_0\
    );
\doutb[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(3),
      I1 => \doutb[7]_INST_0_i_14_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(3),
      O => \doutb[3]_INST_0_i_27_n_0\
    );
\doutb[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(3),
      I1 => \doutb[7]_INST_0_i_15_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(3),
      O => \doutb[3]_INST_0_i_28_n_0\
    );
\doutb[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(3),
      I1 => \doutb[7]_INST_0_i_15_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(3),
      O => \doutb[3]_INST_0_i_29_n_0\
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_12_n_0\,
      I1 => \doutb[3]_INST_0_i_13_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \doutb[7]_INST_0_i_16_0\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(3),
      O => \doutb[3]_INST_0_i_30_n_0\
    );
\doutb[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(3),
      I1 => \doutb[7]_INST_0_i_16_4\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(3),
      O => \doutb[3]_INST_0_i_31_n_0\
    );
\doutb[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(3),
      I1 => \doutb[7]_INST_0_i_17_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(3),
      O => \doutb[3]_INST_0_i_32_n_0\
    );
\doutb[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(3),
      I1 => \doutb[7]_INST_0_i_17_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(3),
      O => \doutb[3]_INST_0_i_33_n_0\
    );
\doutb[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(3),
      I1 => \doutb[7]_INST_0_i_18_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(3),
      O => \doutb[3]_INST_0_i_34_n_0\
    );
\doutb[3]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(3),
      I1 => \doutb[7]_INST_0_i_18_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(3),
      O => \doutb[3]_INST_0_i_35_n_0\
    );
\doutb[3]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(3),
      I1 => \doutb[7]_INST_0_i_19_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(3),
      O => \doutb[3]_INST_0_i_36_n_0\
    );
\doutb[3]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(3),
      I1 => \doutb[7]_INST_0_i_19_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(3),
      O => \doutb[3]_INST_0_i_37_n_0\
    );
\doutb[3]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(3),
      I1 => \doutb[7]_INST_0_i_20_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(3),
      O => \doutb[3]_INST_0_i_38_n_0\
    );
\doutb[3]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(3),
      I1 => \doutb[7]_INST_0_i_20_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(3),
      O => \doutb[3]_INST_0_i_39_n_0\
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_14_n_0\,
      I1 => \doutb[3]_INST_0_i_15_n_0\,
      O => \doutb[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(3),
      I1 => \doutb[7]_INST_0_i_21_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(3),
      O => \doutb[3]_INST_0_i_40_n_0\
    );
\doutb[3]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(3),
      I1 => \doutb[7]_INST_0_i_21_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(3),
      O => \doutb[3]_INST_0_i_41_n_0\
    );
\doutb[3]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(3),
      I1 => \doutb[7]_INST_0_i_22_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(3),
      O => \doutb[3]_INST_0_i_42_n_0\
    );
\doutb[3]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(3),
      I1 => \doutb[7]_INST_0_i_22_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(3),
      O => \doutb[3]_INST_0_i_43_n_0\
    );
\doutb[3]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(3),
      I1 => \doutb[7]_INST_0_i_23_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(3),
      O => \doutb[3]_INST_0_i_44_n_0\
    );
\doutb[3]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(3),
      I1 => \doutb[7]_INST_0_i_23_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(3),
      O => \doutb[3]_INST_0_i_45_n_0\
    );
\doutb[3]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(3),
      I1 => \doutb[7]_INST_0_i_24_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(3),
      O => \doutb[3]_INST_0_i_46_n_0\
    );
\doutb[3]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(3),
      I1 => \doutb[7]_INST_0_i_24_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(3),
      O => \doutb[3]_INST_0_i_47_n_0\
    );
\doutb[3]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(3),
      I1 => \doutb[7]_INST_0_i_25_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(3),
      O => \doutb[3]_INST_0_i_48_n_0\
    );
\doutb[3]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(3),
      I1 => \doutb[7]_INST_0_i_25_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(3),
      O => \doutb[3]_INST_0_i_49_n_0\
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_16_n_0\,
      I1 => \doutb[3]_INST_0_i_17_n_0\,
      O => \doutb[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(3),
      I1 => \doutb[7]_INST_0_i_26_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(3),
      O => \doutb[3]_INST_0_i_50_n_0\
    );
\doutb[3]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(3),
      I1 => \doutb[7]_INST_0_i_26_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(3),
      O => \doutb[3]_INST_0_i_51_n_0\
    );
\doutb[3]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(3),
      I1 => \doutb[7]_INST_0_i_27_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(3),
      O => \doutb[3]_INST_0_i_52_n_0\
    );
\doutb[3]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(3),
      I1 => \doutb[7]_INST_0_i_27_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(3),
      O => \doutb[3]_INST_0_i_53_n_0\
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_18_n_0\,
      I1 => \doutb[3]_INST_0_i_19_n_0\,
      O => \doutb[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_20_n_0\,
      I1 => \doutb[3]_INST_0_i_21_n_0\,
      O => \doutb[3]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_22_n_0\,
      I1 => \doutb[3]_INST_0_i_23_n_0\,
      O => \doutb[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[3]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_24_n_0\,
      I1 => \doutb[3]_INST_0_i_25_n_0\,
      O => \doutb[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \doutb[4]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[4]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[4]_INST_0_i_4_n_0\,
      O => doutb(4)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_5_n_0\,
      I1 => \doutb[4]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[4]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[4]_INST_0_i_8_n_0\,
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(4),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(4),
      I4 => sel_pipe_d1(0),
      O => \doutb[4]_INST_0_i_10_n_0\
    );
\doutb[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(4),
      I1 => \doutb[7]_INST_0_i_2_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(4),
      O => \doutb[4]_INST_0_i_11_n_0\
    );
\doutb[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_26_n_0\,
      I1 => \doutb[4]_INST_0_i_27_n_0\,
      O => \doutb[4]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_28_n_0\,
      I1 => \doutb[4]_INST_0_i_29_n_0\,
      O => \doutb[4]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_30_n_0\,
      I1 => \doutb[4]_INST_0_i_31_n_0\,
      O => \doutb[4]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_32_n_0\,
      I1 => \doutb[4]_INST_0_i_33_n_0\,
      O => \doutb[4]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_34_n_0\,
      I1 => \doutb[4]_INST_0_i_35_n_0\,
      O => \doutb[4]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_36_n_0\,
      I1 => \doutb[4]_INST_0_i_37_n_0\,
      O => \doutb[4]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_38_n_0\,
      I1 => \doutb[4]_INST_0_i_39_n_0\,
      O => \doutb[4]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_40_n_0\,
      I1 => \doutb[4]_INST_0_i_41_n_0\,
      O => \doutb[4]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[4]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[4]_INST_0_i_11_n_0\,
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_42_n_0\,
      I1 => \doutb[4]_INST_0_i_43_n_0\,
      O => \doutb[4]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_44_n_0\,
      I1 => \doutb[4]_INST_0_i_45_n_0\,
      O => \doutb[4]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_46_n_0\,
      I1 => \doutb[4]_INST_0_i_47_n_0\,
      O => \doutb[4]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_48_n_0\,
      I1 => \doutb[4]_INST_0_i_49_n_0\,
      O => \doutb[4]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_50_n_0\,
      I1 => \doutb[4]_INST_0_i_51_n_0\,
      O => \doutb[4]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_52_n_0\,
      I1 => \doutb[4]_INST_0_i_53_n_0\,
      O => \doutb[4]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(4),
      I1 => \doutb[7]_INST_0_i_14_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(4),
      O => \doutb[4]_INST_0_i_26_n_0\
    );
\doutb[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(4),
      I1 => \doutb[7]_INST_0_i_14_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(4),
      O => \doutb[4]_INST_0_i_27_n_0\
    );
\doutb[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(4),
      I1 => \doutb[7]_INST_0_i_15_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(4),
      O => \doutb[4]_INST_0_i_28_n_0\
    );
\doutb[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(4),
      I1 => \doutb[7]_INST_0_i_15_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(4),
      O => \doutb[4]_INST_0_i_29_n_0\
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_12_n_0\,
      I1 => \doutb[4]_INST_0_i_13_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \doutb[7]_INST_0_i_16_0\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(4),
      O => \doutb[4]_INST_0_i_30_n_0\
    );
\doutb[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(4),
      I1 => \doutb[7]_INST_0_i_16_4\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(4),
      O => \doutb[4]_INST_0_i_31_n_0\
    );
\doutb[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(4),
      I1 => \doutb[7]_INST_0_i_17_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(4),
      O => \doutb[4]_INST_0_i_32_n_0\
    );
\doutb[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(4),
      I1 => \doutb[7]_INST_0_i_17_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(4),
      O => \doutb[4]_INST_0_i_33_n_0\
    );
\doutb[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(4),
      I1 => \doutb[7]_INST_0_i_18_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(4),
      O => \doutb[4]_INST_0_i_34_n_0\
    );
\doutb[4]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(4),
      I1 => \doutb[7]_INST_0_i_18_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(4),
      O => \doutb[4]_INST_0_i_35_n_0\
    );
\doutb[4]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(4),
      I1 => \doutb[7]_INST_0_i_19_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(4),
      O => \doutb[4]_INST_0_i_36_n_0\
    );
\doutb[4]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(4),
      I1 => \doutb[7]_INST_0_i_19_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(4),
      O => \doutb[4]_INST_0_i_37_n_0\
    );
\doutb[4]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(4),
      I1 => \doutb[7]_INST_0_i_20_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(4),
      O => \doutb[4]_INST_0_i_38_n_0\
    );
\doutb[4]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(4),
      I1 => \doutb[7]_INST_0_i_20_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(4),
      O => \doutb[4]_INST_0_i_39_n_0\
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_14_n_0\,
      I1 => \doutb[4]_INST_0_i_15_n_0\,
      O => \doutb[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(4),
      I1 => \doutb[7]_INST_0_i_21_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(4),
      O => \doutb[4]_INST_0_i_40_n_0\
    );
\doutb[4]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(4),
      I1 => \doutb[7]_INST_0_i_21_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(4),
      O => \doutb[4]_INST_0_i_41_n_0\
    );
\doutb[4]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(4),
      I1 => \doutb[7]_INST_0_i_22_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(4),
      O => \doutb[4]_INST_0_i_42_n_0\
    );
\doutb[4]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(4),
      I1 => \doutb[7]_INST_0_i_22_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(4),
      O => \doutb[4]_INST_0_i_43_n_0\
    );
\doutb[4]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(4),
      I1 => \doutb[7]_INST_0_i_23_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(4),
      O => \doutb[4]_INST_0_i_44_n_0\
    );
\doutb[4]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(4),
      I1 => \doutb[7]_INST_0_i_23_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(4),
      O => \doutb[4]_INST_0_i_45_n_0\
    );
\doutb[4]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(4),
      I1 => \doutb[7]_INST_0_i_24_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(4),
      O => \doutb[4]_INST_0_i_46_n_0\
    );
\doutb[4]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(4),
      I1 => \doutb[7]_INST_0_i_24_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(4),
      O => \doutb[4]_INST_0_i_47_n_0\
    );
\doutb[4]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(4),
      I1 => \doutb[7]_INST_0_i_25_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(4),
      O => \doutb[4]_INST_0_i_48_n_0\
    );
\doutb[4]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(4),
      I1 => \doutb[7]_INST_0_i_25_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(4),
      O => \doutb[4]_INST_0_i_49_n_0\
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_16_n_0\,
      I1 => \doutb[4]_INST_0_i_17_n_0\,
      O => \doutb[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(4),
      I1 => \doutb[7]_INST_0_i_26_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(4),
      O => \doutb[4]_INST_0_i_50_n_0\
    );
\doutb[4]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(4),
      I1 => \doutb[7]_INST_0_i_26_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(4),
      O => \doutb[4]_INST_0_i_51_n_0\
    );
\doutb[4]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(4),
      I1 => \doutb[7]_INST_0_i_27_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(4),
      O => \doutb[4]_INST_0_i_52_n_0\
    );
\doutb[4]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(4),
      I1 => \doutb[7]_INST_0_i_27_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(4),
      O => \doutb[4]_INST_0_i_53_n_0\
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_18_n_0\,
      I1 => \doutb[4]_INST_0_i_19_n_0\,
      O => \doutb[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_20_n_0\,
      I1 => \doutb[4]_INST_0_i_21_n_0\,
      O => \doutb[4]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_22_n_0\,
      I1 => \doutb[4]_INST_0_i_23_n_0\,
      O => \doutb[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[4]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_24_n_0\,
      I1 => \doutb[4]_INST_0_i_25_n_0\,
      O => \doutb[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \doutb[5]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[5]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[5]_INST_0_i_4_n_0\,
      O => doutb(5)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_5_n_0\,
      I1 => \doutb[5]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[5]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[5]_INST_0_i_8_n_0\,
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(5),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(5),
      I4 => sel_pipe_d1(0),
      O => \doutb[5]_INST_0_i_10_n_0\
    );
\doutb[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(5),
      I1 => \doutb[7]_INST_0_i_2_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(5),
      O => \doutb[5]_INST_0_i_11_n_0\
    );
\doutb[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_26_n_0\,
      I1 => \doutb[5]_INST_0_i_27_n_0\,
      O => \doutb[5]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_28_n_0\,
      I1 => \doutb[5]_INST_0_i_29_n_0\,
      O => \doutb[5]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_30_n_0\,
      I1 => \doutb[5]_INST_0_i_31_n_0\,
      O => \doutb[5]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_32_n_0\,
      I1 => \doutb[5]_INST_0_i_33_n_0\,
      O => \doutb[5]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_34_n_0\,
      I1 => \doutb[5]_INST_0_i_35_n_0\,
      O => \doutb[5]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_36_n_0\,
      I1 => \doutb[5]_INST_0_i_37_n_0\,
      O => \doutb[5]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_38_n_0\,
      I1 => \doutb[5]_INST_0_i_39_n_0\,
      O => \doutb[5]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_40_n_0\,
      I1 => \doutb[5]_INST_0_i_41_n_0\,
      O => \doutb[5]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[5]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[5]_INST_0_i_11_n_0\,
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_42_n_0\,
      I1 => \doutb[5]_INST_0_i_43_n_0\,
      O => \doutb[5]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_44_n_0\,
      I1 => \doutb[5]_INST_0_i_45_n_0\,
      O => \doutb[5]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_46_n_0\,
      I1 => \doutb[5]_INST_0_i_47_n_0\,
      O => \doutb[5]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_48_n_0\,
      I1 => \doutb[5]_INST_0_i_49_n_0\,
      O => \doutb[5]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_50_n_0\,
      I1 => \doutb[5]_INST_0_i_51_n_0\,
      O => \doutb[5]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_52_n_0\,
      I1 => \doutb[5]_INST_0_i_53_n_0\,
      O => \doutb[5]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(5),
      I1 => \doutb[7]_INST_0_i_14_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(5),
      O => \doutb[5]_INST_0_i_26_n_0\
    );
\doutb[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(5),
      I1 => \doutb[7]_INST_0_i_14_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(5),
      O => \doutb[5]_INST_0_i_27_n_0\
    );
\doutb[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(5),
      I1 => \doutb[7]_INST_0_i_15_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(5),
      O => \doutb[5]_INST_0_i_28_n_0\
    );
\doutb[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(5),
      I1 => \doutb[7]_INST_0_i_15_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(5),
      O => \doutb[5]_INST_0_i_29_n_0\
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_12_n_0\,
      I1 => \doutb[5]_INST_0_i_13_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \doutb[7]_INST_0_i_16_0\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(5),
      O => \doutb[5]_INST_0_i_30_n_0\
    );
\doutb[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(5),
      I1 => \doutb[7]_INST_0_i_16_4\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(5),
      O => \doutb[5]_INST_0_i_31_n_0\
    );
\doutb[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(5),
      I1 => \doutb[7]_INST_0_i_17_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(5),
      O => \doutb[5]_INST_0_i_32_n_0\
    );
\doutb[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(5),
      I1 => \doutb[7]_INST_0_i_17_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(5),
      O => \doutb[5]_INST_0_i_33_n_0\
    );
\doutb[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(5),
      I1 => \doutb[7]_INST_0_i_18_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(5),
      O => \doutb[5]_INST_0_i_34_n_0\
    );
\doutb[5]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(5),
      I1 => \doutb[7]_INST_0_i_18_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(5),
      O => \doutb[5]_INST_0_i_35_n_0\
    );
\doutb[5]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(5),
      I1 => \doutb[7]_INST_0_i_19_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(5),
      O => \doutb[5]_INST_0_i_36_n_0\
    );
\doutb[5]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(5),
      I1 => \doutb[7]_INST_0_i_19_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(5),
      O => \doutb[5]_INST_0_i_37_n_0\
    );
\doutb[5]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(5),
      I1 => \doutb[7]_INST_0_i_20_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(5),
      O => \doutb[5]_INST_0_i_38_n_0\
    );
\doutb[5]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(5),
      I1 => \doutb[7]_INST_0_i_20_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(5),
      O => \doutb[5]_INST_0_i_39_n_0\
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_14_n_0\,
      I1 => \doutb[5]_INST_0_i_15_n_0\,
      O => \doutb[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(5),
      I1 => \doutb[7]_INST_0_i_21_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(5),
      O => \doutb[5]_INST_0_i_40_n_0\
    );
\doutb[5]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(5),
      I1 => \doutb[7]_INST_0_i_21_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(5),
      O => \doutb[5]_INST_0_i_41_n_0\
    );
\doutb[5]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(5),
      I1 => \doutb[7]_INST_0_i_22_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(5),
      O => \doutb[5]_INST_0_i_42_n_0\
    );
\doutb[5]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(5),
      I1 => \doutb[7]_INST_0_i_22_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(5),
      O => \doutb[5]_INST_0_i_43_n_0\
    );
\doutb[5]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(5),
      I1 => \doutb[7]_INST_0_i_23_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(5),
      O => \doutb[5]_INST_0_i_44_n_0\
    );
\doutb[5]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(5),
      I1 => \doutb[7]_INST_0_i_23_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(5),
      O => \doutb[5]_INST_0_i_45_n_0\
    );
\doutb[5]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(5),
      I1 => \doutb[7]_INST_0_i_24_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(5),
      O => \doutb[5]_INST_0_i_46_n_0\
    );
\doutb[5]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(5),
      I1 => \doutb[7]_INST_0_i_24_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(5),
      O => \doutb[5]_INST_0_i_47_n_0\
    );
\doutb[5]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(5),
      I1 => \doutb[7]_INST_0_i_25_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(5),
      O => \doutb[5]_INST_0_i_48_n_0\
    );
\doutb[5]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(5),
      I1 => \doutb[7]_INST_0_i_25_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(5),
      O => \doutb[5]_INST_0_i_49_n_0\
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_16_n_0\,
      I1 => \doutb[5]_INST_0_i_17_n_0\,
      O => \doutb[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(5),
      I1 => \doutb[7]_INST_0_i_26_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(5),
      O => \doutb[5]_INST_0_i_50_n_0\
    );
\doutb[5]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(5),
      I1 => \doutb[7]_INST_0_i_26_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(5),
      O => \doutb[5]_INST_0_i_51_n_0\
    );
\doutb[5]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(5),
      I1 => \doutb[7]_INST_0_i_27_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(5),
      O => \doutb[5]_INST_0_i_52_n_0\
    );
\doutb[5]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(5),
      I1 => \doutb[7]_INST_0_i_27_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(5),
      O => \doutb[5]_INST_0_i_53_n_0\
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_18_n_0\,
      I1 => \doutb[5]_INST_0_i_19_n_0\,
      O => \doutb[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_20_n_0\,
      I1 => \doutb[5]_INST_0_i_21_n_0\,
      O => \doutb[5]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_22_n_0\,
      I1 => \doutb[5]_INST_0_i_23_n_0\,
      O => \doutb[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[5]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_24_n_0\,
      I1 => \doutb[5]_INST_0_i_25_n_0\,
      O => \doutb[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \doutb[6]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[6]_INST_0_i_3_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[6]_INST_0_i_4_n_0\,
      O => doutb(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_5_n_0\,
      I1 => \doutb[6]_INST_0_i_6_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[6]_INST_0_i_7_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[6]_INST_0_i_8_n_0\,
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(6),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(6),
      I4 => sel_pipe_d1(0),
      O => \doutb[6]_INST_0_i_10_n_0\
    );
\doutb[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(6),
      I1 => \doutb[7]_INST_0_i_2_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(6),
      O => \doutb[6]_INST_0_i_11_n_0\
    );
\doutb[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_26_n_0\,
      I1 => \doutb[6]_INST_0_i_27_n_0\,
      O => \doutb[6]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_28_n_0\,
      I1 => \doutb[6]_INST_0_i_29_n_0\,
      O => \doutb[6]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_30_n_0\,
      I1 => \doutb[6]_INST_0_i_31_n_0\,
      O => \doutb[6]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_32_n_0\,
      I1 => \doutb[6]_INST_0_i_33_n_0\,
      O => \doutb[6]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_34_n_0\,
      I1 => \doutb[6]_INST_0_i_35_n_0\,
      O => \doutb[6]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_36_n_0\,
      I1 => \doutb[6]_INST_0_i_37_n_0\,
      O => \doutb[6]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_38_n_0\,
      I1 => \doutb[6]_INST_0_i_39_n_0\,
      O => \doutb[6]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_40_n_0\,
      I1 => \doutb[6]_INST_0_i_41_n_0\,
      O => \doutb[6]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_9_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[6]_INST_0_i_10_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[6]_INST_0_i_11_n_0\,
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_42_n_0\,
      I1 => \doutb[6]_INST_0_i_43_n_0\,
      O => \doutb[6]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_44_n_0\,
      I1 => \doutb[6]_INST_0_i_45_n_0\,
      O => \doutb[6]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_46_n_0\,
      I1 => \doutb[6]_INST_0_i_47_n_0\,
      O => \doutb[6]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_48_n_0\,
      I1 => \doutb[6]_INST_0_i_49_n_0\,
      O => \doutb[6]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_50_n_0\,
      I1 => \doutb[6]_INST_0_i_51_n_0\,
      O => \doutb[6]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_52_n_0\,
      I1 => \doutb[6]_INST_0_i_53_n_0\,
      O => \doutb[6]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(6),
      I1 => \doutb[7]_INST_0_i_14_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(6),
      O => \doutb[6]_INST_0_i_26_n_0\
    );
\doutb[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(6),
      I1 => \doutb[7]_INST_0_i_14_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(6),
      O => \doutb[6]_INST_0_i_27_n_0\
    );
\doutb[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(6),
      I1 => \doutb[7]_INST_0_i_15_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(6),
      O => \doutb[6]_INST_0_i_28_n_0\
    );
\doutb[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(6),
      I1 => \doutb[7]_INST_0_i_15_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(6),
      O => \doutb[6]_INST_0_i_29_n_0\
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_12_n_0\,
      I1 => \doutb[6]_INST_0_i_13_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \doutb[7]_INST_0_i_16_0\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(6),
      O => \doutb[6]_INST_0_i_30_n_0\
    );
\doutb[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(6),
      I1 => \doutb[7]_INST_0_i_16_4\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(6),
      O => \doutb[6]_INST_0_i_31_n_0\
    );
\doutb[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(6),
      I1 => \doutb[7]_INST_0_i_17_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(6),
      O => \doutb[6]_INST_0_i_32_n_0\
    );
\doutb[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(6),
      I1 => \doutb[7]_INST_0_i_17_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(6),
      O => \doutb[6]_INST_0_i_33_n_0\
    );
\doutb[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(6),
      I1 => \doutb[7]_INST_0_i_18_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(6),
      O => \doutb[6]_INST_0_i_34_n_0\
    );
\doutb[6]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(6),
      I1 => \doutb[7]_INST_0_i_18_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(6),
      O => \doutb[6]_INST_0_i_35_n_0\
    );
\doutb[6]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(6),
      I1 => \doutb[7]_INST_0_i_19_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(6),
      O => \doutb[6]_INST_0_i_36_n_0\
    );
\doutb[6]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(6),
      I1 => \doutb[7]_INST_0_i_19_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(6),
      O => \doutb[6]_INST_0_i_37_n_0\
    );
\doutb[6]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(6),
      I1 => \doutb[7]_INST_0_i_20_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(6),
      O => \doutb[6]_INST_0_i_38_n_0\
    );
\doutb[6]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(6),
      I1 => \doutb[7]_INST_0_i_20_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(6),
      O => \doutb[6]_INST_0_i_39_n_0\
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_14_n_0\,
      I1 => \doutb[6]_INST_0_i_15_n_0\,
      O => \doutb[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(6),
      I1 => \doutb[7]_INST_0_i_21_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(6),
      O => \doutb[6]_INST_0_i_40_n_0\
    );
\doutb[6]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(6),
      I1 => \doutb[7]_INST_0_i_21_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(6),
      O => \doutb[6]_INST_0_i_41_n_0\
    );
\doutb[6]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(6),
      I1 => \doutb[7]_INST_0_i_22_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(6),
      O => \doutb[6]_INST_0_i_42_n_0\
    );
\doutb[6]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(6),
      I1 => \doutb[7]_INST_0_i_22_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(6),
      O => \doutb[6]_INST_0_i_43_n_0\
    );
\doutb[6]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(6),
      I1 => \doutb[7]_INST_0_i_23_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(6),
      O => \doutb[6]_INST_0_i_44_n_0\
    );
\doutb[6]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(6),
      I1 => \doutb[7]_INST_0_i_23_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(6),
      O => \doutb[6]_INST_0_i_45_n_0\
    );
\doutb[6]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(6),
      I1 => \doutb[7]_INST_0_i_24_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(6),
      O => \doutb[6]_INST_0_i_46_n_0\
    );
\doutb[6]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(6),
      I1 => \doutb[7]_INST_0_i_24_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(6),
      O => \doutb[6]_INST_0_i_47_n_0\
    );
\doutb[6]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(6),
      I1 => \doutb[7]_INST_0_i_25_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(6),
      O => \doutb[6]_INST_0_i_48_n_0\
    );
\doutb[6]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(6),
      I1 => \doutb[7]_INST_0_i_25_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(6),
      O => \doutb[6]_INST_0_i_49_n_0\
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_16_n_0\,
      I1 => \doutb[6]_INST_0_i_17_n_0\,
      O => \doutb[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(6),
      I1 => \doutb[7]_INST_0_i_26_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(6),
      O => \doutb[6]_INST_0_i_50_n_0\
    );
\doutb[6]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(6),
      I1 => \doutb[7]_INST_0_i_26_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(6),
      O => \doutb[6]_INST_0_i_51_n_0\
    );
\doutb[6]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(6),
      I1 => \doutb[7]_INST_0_i_27_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(6),
      O => \doutb[6]_INST_0_i_52_n_0\
    );
\doutb[6]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(6),
      I1 => \doutb[7]_INST_0_i_27_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(6),
      O => \doutb[6]_INST_0_i_53_n_0\
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_18_n_0\,
      I1 => \doutb[6]_INST_0_i_19_n_0\,
      O => \doutb[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_20_n_0\,
      I1 => \doutb[6]_INST_0_i_21_n_0\,
      O => \doutb[6]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_22_n_0\,
      I1 => \doutb[6]_INST_0_i_23_n_0\,
      O => \doutb[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[6]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_24_n_0\,
      I1 => \doutb[6]_INST_0_i_25_n_0\,
      O => \doutb[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      I2 => \doutb[7]_INST_0_i_3_n_0\,
      I3 => \doutb[7]_INST_0_i_4_n_0\,
      I4 => \doutb[7]_INST_0_i_5_n_0\,
      I5 => \doutb[7]_INST_0_i_6_n_0\,
      O => doutb(7)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_7_n_0\,
      I1 => \doutb[7]_INST_0_i_8_n_0\,
      I2 => sel_pipe_d1(6),
      I3 => \doutb[7]_INST_0_i_9_n_0\,
      I4 => sel_pipe_d1(5),
      I5 => \doutb[7]_INST_0_i_10_n_0\,
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_24_n_0\,
      I1 => \doutb[7]_INST_0_i_25_n_0\,
      O => \doutb[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_26_n_0\,
      I1 => \doutb[7]_INST_0_i_27_n_0\,
      O => \doutb[7]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_4\(7),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => DOADO(7),
      I4 => sel_pipe_d1(0),
      O => \doutb[7]_INST_0_i_12_n_0\
    );
\doutb[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_2_0\(7),
      I1 => \doutb[7]_INST_0_i_2_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_2_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_2_3\(7),
      O => \doutb[7]_INST_0_i_13_n_0\
    );
\doutb[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_28_n_0\,
      I1 => \doutb[7]_INST_0_i_29_n_0\,
      O => \doutb[7]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_30_n_0\,
      I1 => \doutb[7]_INST_0_i_31_n_0\,
      O => \doutb[7]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_32_n_0\,
      I1 => \doutb[7]_INST_0_i_33_n_0\,
      O => \doutb[7]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_34_n_0\,
      I1 => \doutb[7]_INST_0_i_35_n_0\,
      O => \doutb[7]_INST_0_i_17_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_36_n_0\,
      I1 => \doutb[7]_INST_0_i_37_n_0\,
      O => \doutb[7]_INST_0_i_18_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_38_n_0\,
      I1 => \doutb[7]_INST_0_i_39_n_0\,
      O => \doutb[7]_INST_0_i_19_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_11_n_0\,
      I1 => sel_pipe_d1(4),
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_12_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \doutb[7]_INST_0_i_13_n_0\,
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_40_n_0\,
      I1 => \doutb[7]_INST_0_i_41_n_0\,
      O => \doutb[7]_INST_0_i_20_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_42_n_0\,
      I1 => \doutb[7]_INST_0_i_43_n_0\,
      O => \doutb[7]_INST_0_i_21_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_44_n_0\,
      I1 => \doutb[7]_INST_0_i_45_n_0\,
      O => \doutb[7]_INST_0_i_22_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_46_n_0\,
      I1 => \doutb[7]_INST_0_i_47_n_0\,
      O => \doutb[7]_INST_0_i_23_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_48_n_0\,
      I1 => \doutb[7]_INST_0_i_49_n_0\,
      O => \doutb[7]_INST_0_i_24_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_50_n_0\,
      I1 => \doutb[7]_INST_0_i_51_n_0\,
      O => \doutb[7]_INST_0_i_25_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_52_n_0\,
      I1 => \doutb[7]_INST_0_i_53_n_0\,
      O => \doutb[7]_INST_0_i_26_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_54_n_0\,
      I1 => \doutb[7]_INST_0_i_55_n_0\,
      O => \doutb[7]_INST_0_i_27_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_0\(7),
      I1 => \doutb[7]_INST_0_i_14_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_3\(7),
      O => \doutb[7]_INST_0_i_28_n_0\
    );
\doutb[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_14_4\(7),
      I1 => \doutb[7]_INST_0_i_14_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_14_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_14_7\(7),
      O => \doutb[7]_INST_0_i_29_n_0\
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sel_pipe_d1(6),
      I1 => sel_pipe_d1(7),
      O => \doutb[7]_INST_0_i_3_n_0\
    );
\doutb[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_0\(7),
      I1 => \doutb[7]_INST_0_i_15_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_3\(7),
      O => \doutb[7]_INST_0_i_30_n_0\
    );
\doutb[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_15_4\(7),
      I1 => \doutb[7]_INST_0_i_15_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_15_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_15_7\(7),
      O => \doutb[7]_INST_0_i_31_n_0\
    );
\doutb[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \doutb[7]_INST_0_i_16_0\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_1\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_2\(7),
      O => \doutb[7]_INST_0_i_32_n_0\
    );
\doutb[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_16_3\(7),
      I1 => \doutb[7]_INST_0_i_16_4\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_16_5\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_16_6\(7),
      O => \doutb[7]_INST_0_i_33_n_0\
    );
\doutb[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_0\(7),
      I1 => \doutb[7]_INST_0_i_17_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_3\(7),
      O => \doutb[7]_INST_0_i_34_n_0\
    );
\doutb[7]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_17_4\(7),
      I1 => \doutb[7]_INST_0_i_17_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_17_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_17_7\(7),
      O => \doutb[7]_INST_0_i_35_n_0\
    );
\doutb[7]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_0\(7),
      I1 => \doutb[7]_INST_0_i_18_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_3\(7),
      O => \doutb[7]_INST_0_i_36_n_0\
    );
\doutb[7]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_18_4\(7),
      I1 => \doutb[7]_INST_0_i_18_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_18_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_18_7\(7),
      O => \doutb[7]_INST_0_i_37_n_0\
    );
\doutb[7]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_0\(7),
      I1 => \doutb[7]_INST_0_i_19_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_3\(7),
      O => \doutb[7]_INST_0_i_38_n_0\
    );
\doutb[7]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_19_4\(7),
      I1 => \doutb[7]_INST_0_i_19_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_19_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_19_7\(7),
      O => \doutb[7]_INST_0_i_39_n_0\
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_14_n_0\,
      I1 => \doutb[7]_INST_0_i_15_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_0\(7),
      I1 => \doutb[7]_INST_0_i_20_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_3\(7),
      O => \doutb[7]_INST_0_i_40_n_0\
    );
\doutb[7]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_20_4\(7),
      I1 => \doutb[7]_INST_0_i_20_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_20_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_20_7\(7),
      O => \doutb[7]_INST_0_i_41_n_0\
    );
\doutb[7]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_0\(7),
      I1 => \doutb[7]_INST_0_i_21_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_3\(7),
      O => \doutb[7]_INST_0_i_42_n_0\
    );
\doutb[7]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_21_4\(7),
      I1 => \doutb[7]_INST_0_i_21_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_21_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_21_7\(7),
      O => \doutb[7]_INST_0_i_43_n_0\
    );
\doutb[7]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_0\(7),
      I1 => \doutb[7]_INST_0_i_22_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_3\(7),
      O => \doutb[7]_INST_0_i_44_n_0\
    );
\doutb[7]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_22_4\(7),
      I1 => \doutb[7]_INST_0_i_22_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_22_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_22_7\(7),
      O => \doutb[7]_INST_0_i_45_n_0\
    );
\doutb[7]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_0\(7),
      I1 => \doutb[7]_INST_0_i_23_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_3\(7),
      O => \doutb[7]_INST_0_i_46_n_0\
    );
\doutb[7]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_23_4\(7),
      I1 => \doutb[7]_INST_0_i_23_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_23_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_23_7\(7),
      O => \doutb[7]_INST_0_i_47_n_0\
    );
\doutb[7]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_0\(7),
      I1 => \doutb[7]_INST_0_i_24_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_3\(7),
      O => \doutb[7]_INST_0_i_48_n_0\
    );
\doutb[7]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_24_4\(7),
      I1 => \doutb[7]_INST_0_i_24_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_24_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_24_7\(7),
      O => \doutb[7]_INST_0_i_49_n_0\
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => sel_pipe_d1(7),
      I1 => sel_pipe_d1(5),
      I2 => sel_pipe_d1(6),
      O => \doutb[7]_INST_0_i_5_n_0\
    );
\doutb[7]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_0\(7),
      I1 => \doutb[7]_INST_0_i_25_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_3\(7),
      O => \doutb[7]_INST_0_i_50_n_0\
    );
\doutb[7]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_25_4\(7),
      I1 => \doutb[7]_INST_0_i_25_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_25_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_25_7\(7),
      O => \doutb[7]_INST_0_i_51_n_0\
    );
\doutb[7]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_0\(7),
      I1 => \doutb[7]_INST_0_i_26_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_3\(7),
      O => \doutb[7]_INST_0_i_52_n_0\
    );
\doutb[7]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_26_4\(7),
      I1 => \doutb[7]_INST_0_i_26_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_26_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_26_7\(7),
      O => \doutb[7]_INST_0_i_53_n_0\
    );
\doutb[7]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_0\(7),
      I1 => \doutb[7]_INST_0_i_27_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_3\(7),
      O => \doutb[7]_INST_0_i_54_n_0\
    );
\doutb[7]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_27_4\(7),
      I1 => \doutb[7]_INST_0_i_27_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[7]_INST_0_i_27_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[7]_INST_0_i_27_7\(7),
      O => \doutb[7]_INST_0_i_55_n_0\
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_16_n_0\,
      I1 => \doutb[7]_INST_0_i_17_n_0\,
      O => \doutb[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_18_n_0\,
      I1 => \doutb[7]_INST_0_i_19_n_0\,
      O => \doutb[7]_INST_0_i_7_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_20_n_0\,
      I1 => \doutb[7]_INST_0_i_21_n_0\,
      O => \doutb[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(4)
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_22_n_0\,
      I1 => \doutb[7]_INST_0_i_23_n_0\,
      O => \doutb[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(4)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      Q => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0\,
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]\,
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]\,
      Q => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep_n_0\,
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]\,
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]\,
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]\,
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]\,
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]\,
      Q => sel_pipe_d1(7),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(0),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(1),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(2),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(3),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(4),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(5),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(6),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(7),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vgamem_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end vgamem_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of vgamem_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_10 => X"5A5A5A5A5A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"5959595959595959595A595A59595959595A59595A5A5A5A5A5A5A5A595A595A",
      INIT_12 => X"5151515151515151515151515A5A51515A5A5A5A5A5A595A595A5A5A595A5959",
      INIT_13 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_14 => X"59595A5959595959595959595959595959595959595959595959595959595959",
      INIT_15 => X"A2A2A2A2A2A2A2A2A2A2A2A2626262625A5A62625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_17 => X"A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABABAB",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"595A595959595A59595959595A59595A5959595A5A59595A5A595A5A595A595A",
      INIT_2B => X"5151515151515151515151515A5A51515A5A5A5A59595A5A5A595959595A595A",
      INIT_2C => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_2D => X"59595A5959595959595959595959595959595959595959595959595959595959",
      INIT_2E => X"A2A2A2A2A2A2A2A262A2A2A262626262625A62625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_30 => X"A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A",
      INIT_42 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"595959595A5A5A595A5A5959595959595A5A5A5A59595A595A5A5A5A5A5A5A5A",
      INIT_44 => X"5151515151515151515151515A5A51515A5A5A5A595A5A5A5A5A5A5A59595A59",
      INIT_45 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_46 => X"59595A5A59595959595959595959595959595959595959595959595959595959",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A2626262A25A6262625A5A5A625A5A5A5A5A5A5A5A",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"A2A3A3ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5C => X"5A5A5959595959595A5A5959595A5A595A5A5A595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"5151515151515151515151515A5A51515A5A5A5A59595A5A59595A5A59595A59",
      INIT_5E => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_5F => X"59595A5A59595959595959595959595959595959595959595959595959595959",
      INIT_60 => X"A2A2A2A2A2A2A2A2A2A2A2A26262A2A2626262625A5A625A5A5A5A5A5A5A5A5A",
      INIT_61 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_62 => X"A3A2ABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_71 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_74 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_75 => X"595A5A59595A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_76 => X"5151515151515151515151515A5A5151595A5A5A5959595A5959595A5A59595A",
      INIT_77 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_78 => X"59595A5A59595959595959595959595959595959595959595959595959595959",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2626262625A5A5A625A5A5A5A5A5A5A5A",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"A3ABA3ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(15),
      I2 => addra(14),
      I3 => ena,
      I4 => addra(12),
      I5 => addra_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(16),
      I2 => addrb(14),
      I3 => addrb(18),
      I4 => addrb_15_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(13),
      I1 => addra(11),
      I2 => addra(16),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(17),
      O => addrb_15_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0E => X"5A595A59595A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"5151515151515151515151515A5A51515A5A5A5A595A5A5A595A5A5A59595959",
      INIT_10 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_11 => X"595A5A5A59595959595959595959595959595959595959595959595959595959",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2626262625A5A5A625A5A5A5A5A5A5A5A",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_14 => X"A3A3A3ABA2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_16 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"595959595A5A59595A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"5151515151515151515151515A5A51515A5A5A5A5A595A5A59595A5A595A5A5A",
      INIT_29 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_2A => X"5A5A5A5A59595959595959595959595959595959595959595959595959595959",
      INIT_2B => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2626262625A5A62625A5A5A5A5A5A5A5A",
      INIT_2C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2D => X"A3ABABABA2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"5A5A5A595A5A5A595A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_41 => X"5151515151515151515151515A5A51515A5A5A5A595A5A595A5A5A5959595A59",
      INIT_42 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_43 => X"5A5A5A5A59595A5A595959595959595959595959595959595959595959595959",
      INIT_44 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2626262625A5A62625A5A5A5A5A5A5A5A",
      INIT_45 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"ABA3A3ABA2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_48 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"5A595A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A595A5A5A5A595A5959",
      INIT_5B => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_5C => X"5A5A5A5A5959595A595959595959595959595959595959595959595959595959",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2626262625A5A5A625A5A5A5A5A5A5A5A",
      INIT_5E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5F => X"A3ABABABA3A3A3ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_61 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A635A5A5A",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_71 => X"5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"5151515151515151515151515A5A51515A5A5A5A5A5A595A59595A5A5A5A5A59",
      INIT_74 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_75 => X"5A5A5A5A595A5A5A595959595959595959595959595959595959595959595959",
      INIT_76 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A25A5A5A625A5A5A625A5A5A5A",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_78 => X"A3ABABABA3A2ABA3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"595A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"5151515151515151515151515A5A51515A5A5A5A595A5A5A595A595A59595A5A",
      INIT_0D => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_0E => X"5A5A5A5A595A5A5A595959595959595959595959595959595959595959595959",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2626262625A5A5A625A5A5A5A",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"ABABABABA3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_13 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_14 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"595A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"5151515151515151515151515A5A51515A5A5A5A595A5A5A59595A5A5A59595A",
      INIT_26 => X"5959595959595959595959595959595959595959595959595951595951515159",
      INIT_27 => X"5A5A5A5A595A5A5A595959595959595959595959595959595959595959595959",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A262A2626262625A5A5A5A5A5A5A5A",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2A => X"ABABABABA3A3ABA3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A59595A5A5A5A5959",
      INIT_3F => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_40 => X"5A5A5A5A5A5A5A5A595959595959595959595959595959595959595959595959",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2626262625A5A62625A5A5A5A",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"ABABABABA3ABABABA2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_45 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_46 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_47 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_48 => X"5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A595A5A5959",
      INIT_58 => X"5959595959595959595959595959595959595959595959595951595951515151",
      INIT_59 => X"5A5A5A5A5A5A5A5A595959595959595959595959595959595959595959595959",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2626262A25A6262625A5A5A5A",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"ABABABABA3ABABABA2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_60 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"5151515151515151515151515A5A51515A5A5A5A595A5A5A5A5A595A5A595A5A",
      INIT_71 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_72 => X"5A5A5A5A5A5A5A5A59595A5A5959595959595959595959595959595959595959",
      INIT_73 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2626262A25A6262625A5A5A5A",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_75 => X"ABABABABABABABABA2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_77 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_79 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_01 => X"A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A262A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"A262A2A2A262A262A262A262A26262A2A262626262626262A2A2A2A2A2A2A2A2",
      INIT_04 => X"625A5A6262625A6262625A5A625A6262625A625AA2A2A26262A2A26262626262",
      INIT_05 => X"5A5A5A5A5A5A5A5A5AA25A5A625A625A5A5A5A5A5A625A5A5A5A625A5A626262",
      INIT_06 => X"5A625A5A5A5A5A625A62625A62625A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A62",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_0E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"ABABABABABABABABABABABABAAABABABAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_11 => X"A4A4A4A4A4A3A4A4A4A4A4A4A3A3A4A4A36363A35A5A5A635A5A5A5A5A5A5A5A",
      INIT_12 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A35AA463A3A4",
      INIT_13 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A",
      INIT_14 => X"625A5A5A5A625A5A5A62625A625A5A625A5A5A5A5A5A625A5A5A625A5A626262",
      INIT_15 => X"62A26262625A6262625A62A2625A5A625A5A5A625A5A625A62625A625A62625A",
      INIT_16 => X"62A2626262A262A2A2A262A262626262626262626262A26262626262626262A2",
      INIT_17 => X"A2626262A2A262A26262A262626262A2A2A2A2A26262A2A262A26262A2A26262",
      INIT_18 => X"A2A2A2A2A2A2A262A2A2A2A2A2A262A2A2A2A2A262A26262A2A2A2A2A2A2A262",
      INIT_19 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2",
      INIT_1A => X"A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2",
      INIT_1B => X"A2A2A2A2A262A2A2A26262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A3A2",
      INIT_1C => X"A26262A2626262A2A2A2A262A2A2A25AA2A2A2A2A262A2A2A2A2A2A2A2A262A2",
      INIT_1D => X"5A625A5A5A626262625AA2626262A2A2625A62A2625A62A25A626262A25AA262",
      INIT_1E => X"5A5A625A5A5A62625A5AA2A25A5A5A5A62A2626262625A5A5A6262625A62625A",
      INIT_1F => X"5A62A25A5A5A5A5A5A625A5A5A625A5A5A5A625A5A5A625A6262625A5A5A5A5A",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_23 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_27 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2A => X"A4A4A4A4A3A4A4A4A4A4A4A4A3A3A4A46363A3A35B5A5B635A5A5B5B5A5A5A5A",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4635AA463A4A4",
      INIT_2C => X"5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A",
      INIT_2D => X"5A5A62625A62625A6262625A625A5A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2E => X"A2625A62625A6262626262626262625AA2625A626262625A5A626262625A6262",
      INIT_2F => X"6262A2626262A2A2A262625A62626262A25A626262A26262625A626262A26262",
      INIT_30 => X"62A2626262A262A2A2A2A2A2A2A2A2A2A2A2A2A262626262A2A26262A2A2A2A2",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A26262A262A2A2626262A2A262",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_33 => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A3A3A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A262A2A2A2A262A2A2",
      INIT_35 => X"62A262A2A262A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2",
      INIT_36 => X"5A5A62626262626262626262A26262A2626262625A6262A25A62625AA2A2A2A2",
      INIT_37 => X"5A5A5A5A5A5A625A625A5A5A5A5A5A5A6262625A62625A5A5A5A5A625A626262",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A5A625A625A5A5A5A5A625A5A625A5A62625A5A6262625A",
      INIT_39 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3C => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3E => X"5A5A5A5A595A5A5A5A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_40 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_43 => X"A4A4A4A4A3A4A4A4A4A4A4A4A3A4A4A46363A3A35A5A63635A5B5B5A5A5A5A5A",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A45A5AA4A3A4A4",
      INIT_45 => X"5A5A5A625A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_46 => X"5A625A5A5A5A5A626262625A5A5A62625A62625A5A5A625A5A625A5A5A5A5A62",
      INIT_47 => X"6262626262626262625A62626262625A626262A26262625A62625A626262625A",
      INIT_48 => X"626262A26262626262A26262A26262A262626262A26262A262626262A2626262",
      INIT_49 => X"62A2A2A262A2A2A262A2A2626262A2626262A2A2A2A2A2626262A2625A62A262",
      INIT_4A => X"A2A2A2A2A262A2A26262A262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"A2A2A2A3A2A2A2A2A262A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4C => X"A262A262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2",
      INIT_4E => X"62A262626262A26262A2A2A2A2A262A2A2A2A2A262A262A2A2A2A2A2A2A2A2A2",
      INIT_4F => X"6262626262A26262A262A262A2A262A2A2A262A2A262A2A2A2626262A2A26262",
      INIT_50 => X"5A5A5A5A625A5A5A625A5A625A62625A626262625A5A625A5A5A6262625A5A5A",
      INIT_51 => X"5A5A5A5A625A5A5A5A5A5A5A5A5A5A625A5A5A5A5A62625A625A5A5A5A5A5A62",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_57 => X"5A5A5A5A5A5A5A5A5959595A5A5A59595A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_59 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5C => X"A4A4A4A4A3A4A4A4A4A4A4A4A4A4A4A46363A3A35A5B63635A5B5B5A5A5A5A5A",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA45B5A5AA4A3A4A4",
      INIT_5E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5F => X"5A6262625A6262625A625A625A5A625A625A62625A5A625A5A5A5A5A5A5A5A5A",
      INIT_60 => X"5AA262A262626262626262626262625A5AA262A2625A62625A62626262626262",
      INIT_61 => X"6262626262A2A2A26262626262A262A2A2626262A26262626262626262A26262",
      INIT_62 => X"62A2A2A262A2A262A2A2A2626262A262A26262A262A2A2A26262A2A2626262A2",
      INIT_63 => X"A2A2A2A26262A2A2A2A2A2A2A2A262A262A2A2A2A2A2A2A262A2A2A262A2A2A2",
      INIT_64 => X"A2A2A262A2A2A2A2A2A3A2A3A3A2A2A2A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_65 => X"A2A2A262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2",
      INIT_67 => X"626262A2A2A2626262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2",
      INIT_68 => X"625A6262626262625A5AA26262A25AA25A5A625AA262A26262A262A2A2A2A262",
      INIT_69 => X"5A5A5A5A5A5A625A625A5A5A62626262625A6262625A626262625A5A625A6262",
      INIT_6A => X"62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A625A5A5A5A",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6E => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_70 => X"5A5A5A5A5A5A5A5A59595959595959595A5A59595A5A5A5A5A5A5A5A5959595A",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_72 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_75 => X"A4A4A4A4A3A4A4A4A4A4A4A4A4A4A4A363A3A3A45A63A36363635B5B5B5A5A5A",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA45A5A5AA4A4A4A4",
      INIT_77 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"5A5A5A5A5A625A5A5A6262625A5A5A625A6262625A5A62625A5A625A5A5A5A5A",
      INIT_79 => X"6262626262626262626262A2625A6262626262625A6262626262625A62626262",
      INIT_7A => X"A2A26262A262A2A2A2A262A2A2A2626262A2A2A2626262A26262626262626262",
      INIT_7B => X"A2A2A2A2A2A26262A2A2A2A26262A262626262A2626262A2A262A262A262A262",
      INIT_7C => X"A2A2A2A2A2A2A3A3A2A2A2A2A262A2A2A2A3A2A2A2A2A2A2A2A2A2A262A2A2A2",
      INIT_7D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7E => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A262A262A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized100\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized100\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized100\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized100\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6262626262A3A363A3A36263A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_01 => X"525252525A5A525262625A5AA262625A6262626262A3626262A3626262626262",
      INIT_02 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_03 => X"4A4A4A4A4A4A4A4A4A4A4A4A52524A4A52525252525252525252525252525252",
      INIT_04 => X"0000111100001111000011110000111100001111000011110000111149494949",
      INIT_05 => X"5151515151515151515151515151515149494949494949494949494949494949",
      INIT_06 => X"A2A3A3A39AA2A2A29A9A9A9A5A5A5A5A5A5A5A5A5A5A5A5A525A5A5A51515252",
      INIT_07 => X"A2A3A3A3A3A3A2A359A2A2A3ACA3625AACACACACACACACACABABACACA3A3A3A3",
      INIT_08 => X"F6F6F6F6F6F6F6F6B5B5F6F6A3A3ACADA3A3ABABA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_09 => X"F5B5ADADF6F6F6F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0A => X"92525252525292925A5A52525A5A5A5A9A9A9A5AA39B9B9AACA4A4A3ADADADAC",
      INIT_0B => X"6B6B62527373737373737373737373737373737373737373737373735A6A73B4",
      INIT_0C => X"5E5E5E5E5E5E5E5E5E5E5E5E9B9B5C5D9B9B9B9B9A9A9A9A5A9A9A9A52525A5A",
      INIT_0D => X"5E6666665E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_0E => X"49494949494949495151514951494951ADA452495DADB5B55B5A5C5D5D5C5C5B",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5ACADB5B55B5BA3A452525A5A4949495149494949",
      INIT_10 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_11 => X"52494949B5ADADACB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_12 => X"A3A3A4AC5A5A5A5A515151515151515151515151494949494949494949494949",
      INIT_13 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"5A5A5A5A5959595A59595959ABA2A2A29AA2A3ABACACA39AADADADADADADADAD",
      INIT_16 => X"ACACADAD62636363A3635A63A4A4A4A4ACA4A4ACA4A4A4A4A4A4A4A4A3A4A4A4",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"ACACACACACACACACADACACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_19 => X"A3A3A3A3A3A4A4A4A3A3A3A3A3A3A3A3A4A4A4A3ACACACACACACACACACACACAC",
      INIT_1A => X"5A5A5A5A5B5B5A5A5B5B5B5B5B5B5B5BA39B9B5B62A3A3A3A3A3A3A3A3A3A363",
      INIT_1B => X"525252525252525252525252525252525252525252525252525252525A5A5A5A",
      INIT_1C => X"4A49494952525252525252525252525252525252525252525252525252525252",
      INIT_1D => X"4949494941494949000011110494941149494949494949494949494949494949",
      INIT_1E => X"5151525251515151515151515151515151515151515151514951515149494949",
      INIT_1F => X"A3A3A3A3A2A3A3A39AA2A2A29A9A9A9A5A5A5A5A5A5A5A5A5A5A5A5A52525A5A",
      INIT_20 => X"ADACACA3ACADB5B5ACACACACA3A2A3A3A3A3A3A3ACACACACACACACACA3ABABAC",
      INIT_21 => X"F6F6F6F6B5F6F6F6B5ADADADF6F6F6B5F6F6F6F6B5F5F5F5A3A3A3ACA3A3A3A3",
      INIT_22 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_23 => X"51525A62525252515A5A5A5A9B9B5A5AA4A4A39BADACACA4B5ADADADF6F6F5F5",
      INIT_24 => X"73736B6A7373737373737373737373737373737373737373737373736B74B473",
      INIT_25 => X"5E5E5E5E5E5E5E5E5E5E5E5E9B9B5D5D9A9A9A9B9A9A9A9A9A9A9A9A625A9A9A",
      INIT_26 => X"5E5E66665E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_27 => X"5B525149ADADACA4ACADADADA4A4A4A45B5A5A5B5DA45B5B5E5C5B5E5D5E5E5E",
      INIT_28 => X"B5B5B5B5B5B5B5B5B6F6B6B5F6B5B5B5B6B6F6F6B5B6B6B652ADB5B549494951",
      INIT_29 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2A => X"5A5BA3A4A35B5A52B5B5B5ADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2B => X"B5B5B5B5B5B5B5B5ADADB5B55151515A5A515151ACA4A45BACACACACA4A4A4AC",
      INIT_2C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADB5ADADB5B5ADB5",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"5A5A5A5A5959595AACA3A25AACACACACA4A4A4ACA3A2A3A3ADADACA3ADADADAD",
      INIT_2F => X"A4ACADADACACA4A4ADACADADACACACACACACACACACACACACACACACACACACACAC",
      INIT_30 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"A4A4A4A4A4A4A4A4ACACACACACACACACACACACACACACACACADACACACADADADAD",
      INIT_33 => X"5B5B5B5BA39B5B5BA3A3A3A3A3A3A3A3A4A4A4A3A3A3A3A3A4A4A4A4A4A4A4A4",
      INIT_34 => X"525252525252525252525252525252525A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B",
      INIT_35 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_36 => X"5252525249494952525251495252525252525252525252525252525252525252",
      INIT_37 => X"525A5A5A52525252525252525252525251515151515151515252525152525252",
      INIT_38 => X"ABABACACA3A3A3A3A3A3A3A3A2A2A2A39A9A9A9A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"F5F5F5F5F5F5F5F5B5B5B5F5B5B5B5B5B5B5B5B5ACACADADACACACACACACACAC",
      INIT_3A => X"6DB5B6F6646C6C6DAE6D6464B5B6B6B6F6B6B56DACB5F5F6B5B5B5ACF6F6F6F5",
      INIT_3B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3C => X"5A626B6C9B9B5B5AA4A4A3A3ADADACA4B5ADADADF6F6F5B5F6F6F6F6F6F6F6F6",
      INIT_3D => X"7373737373737373B473737373B4BDBD73737373737373737373737374B47373",
      INIT_3E => X"5E5E5E5E5E5E5E5E5E5E5E5E9B9B5D5E9A9A9A9B5A5A5A5A5A5A5A5A6B6A5A5A",
      INIT_3F => X"5E5E5E665E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_40 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65D5CF6F6665E5D5D66666666",
      INIT_41 => X"F6B6B6B5F6B6B6B6F6F6F6F6F6F6F6F6F6F6F6F6B5F6F6F6ACA4A4ADF6B5B5AD",
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B5",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_44 => X"B5B5B5B5B5B5B5B5ACA4ACADB5ADADACB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADB5B5ADADB5B5B5B5B5B5B5B5",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"A25A5A5AACACA3A2ADADADACADADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"ADADADADADADADADADADADADACACADADACACACACACACACACACACACACACACACAC",
      INIT_49 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"ACACACACACACACACADADACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_4C => X"A4A4A3A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACACA4A4ACACACAC",
      INIT_4D => X"5A5A5A525A5A5A5A5B5B5A5A5B5B5B5B5B5B5B5B9B9B5B5BA3A3A39BA3A3A3A3",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"5A5A5A5A5A5A5A5A52525A5A5252525252525252525252525252525252525252",
      INIT_51 => X"ACACACACACACACACA3A3A3ABA3A3A3A3A3A3A3A39A9AA2A29A9A9A9A5A5A5A5A",
      INIT_52 => X"F6F6F6F6F5F5F5F5F5F5F5F5F5B5F5F5B5B5B5B5B5B5B5B5ACACADB5ACACACAC",
      INIT_53 => X"6D6D6D6D7575756DB6757575FFFFFFFF6CADB6FFF6F6B5B5F6F6F6F6F6F6F6F6",
      INIT_54 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADB5F6F6",
      INIT_55 => X"6B737474ADADADADF5B5B5ADF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_56 => X"7373737373737373FFFFBDB4FEFFFFFF737373BC7373737373737373B4737373",
      INIT_57 => X"5E5E5E5E5E5C5E5E5E665E5EA45B5D5E9BA3A3A49A9B9B9B5A5A5A5A73736A62",
      INIT_58 => X"5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_59 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65D5DADF65E5E5E5E5E666666",
      INIT_5A => X"F6F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5B => X"B5B5B5B5B5B5B5B5B6B5B6B5B5B6B5B6B6B6B6B6F6F6F6B6F6F6F6F6B6F6F6F6",
      INIT_5C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5E => X"ADADADADADB5B5ADB5B5ADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_60 => X"ADACACA3ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_61 => X"ADADADADADADADADADADADADADACACACACADACADACACACADACACACACACACACAC",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_64 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_65 => X"A4A4A4A4A4A4A4A4ACACA4A4ACACACACACACACACACACACACADACACACADADADAC",
      INIT_66 => X"5B5B5B5B9B9B9B9BA3A3A3A3A3A3A3A3A4A3A3A3A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_67 => X"5252525252525252525252525A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5B5B5B5B5B",
      INIT_68 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_69 => X"9A9A9A9A5A9A9A9A5A5A5A5A5A5A5A5A5A5A5A5A52525A5A5252525252525252",
      INIT_6A => X"ACACACADACACACACACACACACACACACACA3A3A3ABA3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_6B => X"F6F6F6F6F6F6F6F6F5F5F5F5F5F5F5F5F5F5F5F5B5B5B5F5B5B5B5B5ADB5B5B5",
      INIT_6C => X"75756D6D7676757576767676FFFFB676FFFFFFFFB56C6C6DF6F6F6F6F6F6F6F6",
      INIT_6D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F66D6C6DB5",
      INIT_6E => X"737374B4F6F6F66BF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6F => X"73737373B4737373FFFFFFFFFFFFFFFF737373FE737373737373737373737373",
      INIT_70 => X"5E5E5E5E5352525C5E5E5E5CAD5C5D5DADADADADACACACAC62A4A4A47373736B",
      INIT_71 => X"5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_72 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65E5DADF65E5E5E5E5E5E5E5E",
      INIT_73 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_74 => X"B6B6B6B5F6F6F6F6B6F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_75 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B5B5B5",
      INIT_76 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_78 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADB5B5ADB5",
      INIT_79 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"ADADADADADADADADADADADADADADACADADADADADADADADADACACACADACACACAC",
      INIT_7B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7E => X"ACACACACACACACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACACACACACACACAC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized101\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized101\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized101\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized101\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5B5B5B5B9B9B5B5B9B9B9B9B9B9B9B9BA39BA39BA3A3A3A3A3A3A3A3A4A3A3A3",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5A5A5B5B5B5B",
      INIT_02 => X"A3A3A3A3A3A3A3A3A3A3A3A39BA3A3A39B9B9B9B9A9A9B9A5A5A9A9A5A5A5A5A",
      INIT_03 => X"B5B5B5B5B5B5B5B5ACACADADACACACACACACACACACACACACA4ACACACA3A3A3A4",
      INIT_04 => X"F6F6F6F6F6F6F6F6F6F6F6F6F5F5F6F6F5F5F5F5F5F5F5F5F5F5F5F5B5F5F5F5",
      INIT_05 => X"767676757676767676767676FF767676FFFFFFFF6C656DF7F6F6F66BF6F6F6F6",
      INIT_06 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F664ADF6F6756D6D6D",
      INIT_07 => X"73747473F6F66A73F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_08 => X"73737373FF737373FFFFFFFFFEFFFFFF7373737B737373737373737373737373",
      INIT_09 => X"5E5E5E5E5E5E5E5E5E5E5E5EF6535D5DF6F6F6F6F6F6F6F6736AB5F673737373",
      INIT_0A => X"5E5E5E5E5E5E5E5E5E5D5D5E5E5E5E5E54545D5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_0B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65E5DA5F65E5E5E5E5E5E5E5E",
      INIT_0C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0E => X"B5B5B5B5B5B5B5B5B5F6B5B5F5F5B6B5F6F6F6F6F6F6F6B6F6F6F6F6F6B6F6F6",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_10 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_11 => X"ADADADADADADADADADADADADB5ADADADADADADB5B5B5ADB5B5B5B5B5B5B5B5B5",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_13 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACADADADACACACAC",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"ACADADADACA4A3A3ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"ACACACACACACACACACACACACACACACACACACACACADADADACADADADADADADADAD",
      INIT_19 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A44A5BA4A4A4A45B52A4A4A4A4ACA4A4A4",
      INIT_1A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1B => X"ACACACACACACACACA4A4ACACA4A4A4A4A4A4A4A4A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"ABA2ACF5F5F5F5ACB5B5B5F5B5B5B5B5ADADB5ADACACACADACACACACACACACAC",
      INIT_1D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F5F5F5F5F5F5F5",
      INIT_1E => X"76767676767676767676767676767676646C646D65646464F6AC6C64F6F6F6F6",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F66D6D64B57675756D",
      INIT_20 => X"73737373F66B7373F6F6F6F6F6F6F6F6B5A45AA3F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_21 => X"73737373FE737373FFFFFFFFBCBCFEFF73737373737373737373737373737373",
      INIT_22 => X"5E5E5E5E5E5E5E5E5D5D5D5EF6535C5CF6F6F6F6F6F6F6F673736AF673737373",
      INIT_23 => X"5E5E5E5E5E5E5E5E5353545D00AA535305D5454A5E5D5D555E5E5E5E5E5E5E5E",
      INIT_24 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65D5DA5F65E5E5E5E5E5E5E5E",
      INIT_25 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_26 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_27 => X"B5B5B6B6F6F6F6F6B6F6F6F65252ACB5F6F6B5A4F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_28 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_29 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2A => X"ADADADADB5B5ADADB5B5B5ADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACA2A2A3",
      INIT_2C => X"ADADADADADADADADADADADADADADADADADADADADADADADADACADADADACACACAC",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"63A3ACAD63636363A3A36363A4A3A4A3A4A3A4A4A3A3A3A3ACACA4A4ACACACAC",
      INIT_2F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"535353535B535353ACACACA3ADADADACADADADADADADADADADADADADADADADAD",
      INIT_32 => X"ACACACACACACACACACACACACA4ACACAC41414A53414141415353524A5353535B",
      INIT_33 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_34 => X"ADADADADACADADADACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_35 => X"A3A3A2A3A3A3A3A3ACACACACACACACACACACACACACACACACACADADACADADACAC",
      INIT_36 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ABACF5F6",
      INIT_37 => X"B676767676B6BEBE767676767676767664646D76756D6D6C6C646D6DF6F6F6B5",
      INIT_38 => X"ACACACACB5B5ADACF6B6F6F6F6F6F6F6F6F6F6F6ACF6F6F6756D6D6D76767675",
      INIT_39 => X"73737373AC737373F6F6F6F69A9BA3AD51515152A35B5A51A4A4A4A4ACACACA4",
      INIT_3A => X"73736B6273737373BCBDBDBC737373BC73737373737373737373737373737373",
      INIT_3B => X"5D545D5E5E5E5E5D535C5D5DF65D5B53F6F6F6F6B5F6F6F6737373626B737373",
      INIT_3C => X"5E5E5E5E5E5E5E5E5E5E5E5E5D5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_3D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65C5D5DF65E5E5E5D5E5E5E5E",
      INIT_3E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3F => X"ADADA4A3B5ADB5B5F6F6F6B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_40 => X"B6F6F6F6B6B6F6F6515A5BAD4848484805A514885B5BA35B5A5A5A5B5B5B5B5B",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5F6F6F6B5B6F5F6F6F6F6F6B5",
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_43 => X"A3A39A59A3A3A3A3A3A3A3A3ACA3A3A3ADADADACB5ADADADB5B5B5B5B5B5B5B5",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADA3ACADAD5959A2A359595959",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACADADAD",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"A3A3636363636363636363636363636363636363ADACA4A3ADADADADADADADAD",
      INIT_48 => X"ADADADADADADADADADADADADADADADADACACACACA4A4A4ACA3A3A4A4A3A3A3A3",
      INIT_49 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"9B534A4AADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"9B9BA4A4535B5B9B5252525341414A4A41424141424242424242424A4A4A4A4A",
      INIT_4C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA4ACACAC",
      INIT_4D => X"B5B5F5B5B5B5B5B5B5B5B5B5ADADADB5ADADADADADADADADADADADADADADADAD",
      INIT_4E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3F5B5ACABF5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_4F => X"F6F6F6F6F6F6F6F6F5F5F6F6B5B5B5F5ACACACACA2A3A3AC6262A2A2A3A3A261",
      INIT_50 => X"FFFFBFB6B6FFFFFF7676767676767676756D767676767676646D7676F6F6B56C",
      INIT_51 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B56CB5F67675756D76767676",
      INIT_52 => X"737373736B7373739191915A929292915151529A5152515152515151ADA3A35A",
      INIT_53 => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_54 => X"5D5D5D5D5C5C5D5D53525253F65D5C5BF6F6F6F662B6F6F67373736A6A62626B",
      INIT_55 => X"5E5D5D5D5E5E5E5E5E5E5E5E5E5E5E5E545D5E5E5D5D5C545E5E5E5D5D5E5E5E",
      INIT_56 => X"F6F6F6F6B5B5F6F6ADADB5B5A4A4A4A4525B5BA35D5C5D525E5E5E5D5D5D5D5E",
      INIT_57 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_58 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_59 => X"4951525A49494949484848494848484800884848000088880ADA4528F6F6F6B6",
      INIT_5A => X"B5B5B5B5B5B5B5B5B6B5B5B5B6B6B6B6B5B6B6B5ADADADB5A4A4A4AC5A5B63A3",
      INIT_5B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5C => X"59595959A3595959B5B5ADACB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5D => X"ACADADADA4ACACACA3A3A3A3A3A3A3A3A2A2A2A2A2A2A2A25959595A59595959",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_60 => X"A3A36363A4A3A3A3ADADADACACADADADA4ACACACA3A4A4A4ACA4A3A3ADADADAD",
      INIT_61 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD63ACADAD",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"5B5B5B9B5B525253B5ADADADADADADB5ADADADADADADADADADADADADADADADAD",
      INIT_64 => X"ADADADADADADADADA4ADADAD4A4A4A4A52524A4AADAC9B53ADADADADA4A4ACAD",
      INIT_65 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADADADADADAD",
      INIT_66 => X"F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5B5F5F5F5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_67 => X"ACACABABB5F5F5B5ACB5B5B5ACACACACA3ABACACF6F5B5ACF5F5F6F6F5F5F5F5",
      INIT_68 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6A262ACB5ABA3A2A2",
      INIT_69 => X"FFFFFFFFB6FFFFFF767676767676767676767676767676766D757676F6B56C63",
      INIT_6A => X"F6ADA3A3F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F66D6D6CB576767575B6767676",
      INIT_6B => X"73737373737373739A9A916AA39B9A9AB6B5ADA4ADB5B5B5A3A4A4ACA3A3A3A3",
      INIT_6C => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_6D => X"535C5C5C525252525B535353F6A55C5BF6F6F6F6616BF6F65A62737373737362",
      INIT_6E => X"5D5D5E5D545D5D5D5C5454545D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_6F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADB5F6F652535C5B5D5D5C535E5E5E5D",
      INIT_70 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_71 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_72 => X"51515BAD52525151A45B5A52B5B5B5ADACADADAD5B5BA3A45152525AF6F6AD52",
      INIT_73 => X"B6B6F6B6F6B6B6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADB6F6F6",
      INIT_74 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B5F6B6",
      INIT_75 => X"A3ACACADA2A3A3A3ADA3A2A2B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_76 => X"ADADADADADADADADADADADADA2A3ACACA2A2A2A2A3A3A2A2B5ADADACADADADB5",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_79 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADACAD",
      INIT_7B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADADADADADAD",
      INIT_7D => X"B5B5B5B5B5B5B5B5ADADADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7E => X"F5F5F5F5F5F5F5F5B5B5B5F5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7F => X"F6F6F6F6F6F6F6F5F6F5F6F6F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized102\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized102\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized102\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized102\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_01 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADB5F6F6F6F6F6B5F6F6F6F6",
      INIT_02 => X"FFFFFFFF76B6FFFF7676767676767676767676767676767675767676F66C6C75",
      INIT_03 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADF6F6F675756D6D76767676FFBE7676",
      INIT_04 => X"7373737373737373F6F6AB73F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_05 => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_06 => X"5252525253525252535B5353F6AE5C53F6F6F6F66261ADF673625A5A73737373",
      INIT_07 => X"53545C5D4A4A4A52534A4A4A5D5454535D5D5D5D5D5D5D5D5454545452525354",
      INIT_08 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADAD52545CF6525252525D5D5C53",
      INIT_09 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6ADADB5",
      INIT_0D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6F6B6B5F6F6B6F6F6F6F6F6",
      INIT_0E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0F => X"B5B5ADB5B5B5B5B5ADACADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_10 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_11 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_13 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5ADB5ADADB5AD",
      INIT_16 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_17 => X"F5F5F5F5F5F5F5F5F5F5F5F5B5B5F5F5B5B5F5F5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_18 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F5F5F6F5F5F5F5F5F5F5F5",
      INIT_19 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1A => X"F6F6F6B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1B => X"FFFFFFFF767676BE76767676767676767676767676767676767676766C6C7575",
      INIT_1C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F66DADF6F67675756D76767676FFBF7676",
      INIT_1D => X"7373737373737373F6F66A73F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1E => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_1F => X"52525252525253525B5B5353F6B65D5CF6F6F6F65A5962B673736B5A73737373",
      INIT_20 => X"5C5D5C5D524A4A524A4A5252535354535252524A0009994A004A4AA952525252",
      INIT_21 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F653535CF6535352525C5C5453",
      INIT_22 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_23 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_24 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_25 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_26 => X"B5B5B5B5B5B5B5B5F6B5B6B5F6F6F6F6F6B6B6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_28 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADADADADADB5",
      INIT_2F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_30 => X"F5F6F6F6F5F5F5F5F5F5F5F5F5F5F5F5B5B5F5F5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_31 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F6F6",
      INIT_32 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_33 => X"F6F6F66CF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_34 => X"76B6B6B67676767676767676767676767676767676767676767676766D757576",
      INIT_35 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F66D6DB5F67676767576767676B6767676",
      INIT_36 => X"7373737373737373F6AB7373F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_37 => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_38 => X"52525252535353525C5C5B53F6F65D5CF6F6F6F66259596B7373737373737373",
      INIT_39 => X"535353535353535353525252524A53534A4A52520009994A04A4A4A95252524A",
      INIT_3A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65B5B5CF653525A5A5C535353",
      INIT_3B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3F => X"F6F6B5B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_40 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5F5B5B5",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_43 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5",
      INIT_48 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_49 => X"F6F6F6F6F6F6F6F6F6F6F5F6F5F5F5F5B5F5F6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4C => X"F6F6AC6DF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4D => X"7676767676767676767676767676767676767676767676767676767675757676",
      INIT_4E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6756D6CB6767676767676767676767676",
      INIT_4F => X"7373737373737373F66A7373F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_50 => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_51 => X"525252525B5353535C5C5C5BF6F6A55DADF6F6F66B59595A7373737373737373",
      INIT_52 => X"53535353525252525252525252535353524A4A52525252525252524A52525252",
      INIT_53 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6A35B5DF6525A5A5A53535353",
      INIT_54 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_55 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_56 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_57 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_58 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_59 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B5B5F6F6B5B5F6F6F6F6F6F6F6F6",
      INIT_5A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"ADADADADADADADADADADADADACADADADADACACA4ADADADADADADADADADADADAD",
      INIT_5D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"B5ADADADADADADADADADADB5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_60 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5ADADADAD",
      INIT_61 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_62 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6B6B6F6B6B5B5B5B6B5B5B5B5B5B5B5B5",
      INIT_63 => X"F6F6F6F6B5ADACB5F6F6F6F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_64 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_65 => X"F6B56C75F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_66 => X"7676767676767676767676767676767676767676767676767676767675767676",
      INIT_67 => X"FEFEFEFEF6FEF6F6FEF6F6F6B6F6FEFE76756D64767676767676767676767676",
      INIT_68 => X"7373737373737373B5737373F6F6F6F6FEF6F6F6F6F6F6FEF6F6F6F6F6F6F6F6",
      INIT_69 => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_6A => X"525252525B5B5B5B5C5C5C5BF6F6A65D63F6F6F66B5A59597373737373737373",
      INIT_6B => X"53525C5C53535253525252525253525252525252525252525252525252535353",
      INIT_6C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6635C5CF65A5A5A5B53535354",
      INIT_6D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6E => X"F6F6F6F6B5ADADB5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_70 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_71 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_72 => X"B5B5B5B5B5B5B5B5F6B5F6B5ADB5B5F6F6B5ADADF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_74 => X"ACACACADA4A4A4ACA4A3A3A3ADADACA4ADADADADADADADADADADADADADADADAD",
      INIT_75 => X"ADADADADADADADADADADADAD63A4ADAD63636363A4A36363ADADADACADADADAD",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"B5ADACA3B5B5B5B5ADADADB5ADADADADA4ACADADADACA4A4ADADADADADADADAD",
      INIT_79 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A3A3A3ADA3A3A3A3",
      INIT_7A => X"B5B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7B => X"F6B6ACA4F6F6F6F6F6F6F6F6F6F6B6F6B6B6F6B6B5B6B5B6B5B5B6B6B5B5B5B6",
      INIT_7C => X"99B5F6F650505050AC514848F6F6F6B5F6F6F6F6F6F6F6F6ADADB5B5A4A4ADAD",
      INIT_7D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7E => X"F66C6D75F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized103\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized103\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized103\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized103\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEFEF6FEFEFEFEFEFEFEFEFE64A3ACF67676756D767676767676767676767676",
      INIT_01 => X"73737373737373736B737373FEFEFEF6F6FEF6FEFEFEFEFEF6FEF6F6FEF6F6F6",
      INIT_02 => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_03 => X"525252525B5B53535C5C5C5CB6F6AE5D59ADF5B56B5A61597373737373737373",
      INIT_04 => X"52525C5453535353535353535252535352524A4A535352525353535353525253",
      INIT_05 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65B5CA5F65A5A5A5B53545C5A",
      INIT_06 => X"F6F6F6ADF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_07 => X"0951ADF6000099990F6B5529F6F6F6F6F6F6F6F6F6F6F6F6ADB5B5F6ADACADAD",
      INIT_08 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_09 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0A => X"ADB5B5B5ACACADADF6ADACA4F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0B => X"F6F6F6F6F6B6F6F6ADF6F5F6595959A25A595959F6F6B5ACF6F6F6F6F6F6F6F6",
      INIT_0C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0D => X"ACACA463ADADACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0E => X"A3A4A4A4A3A3A3A3A3A3A3A36363A3A363636363636363636363636363636363",
      INIT_0F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA4A4ACAC",
      INIT_10 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_11 => X"A3A3A3A3A3A3A3A3ACA4A3A3ADADADACADADADADADADADADADADADADADADADAD",
      INIT_12 => X"ADB5B5B5ADADADAD9B9BA4AC53535B9B5252525252525252A3A3A3A3A3A3A3A3",
      INIT_13 => X"B5B5B5B6B5B5B5B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_14 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6B6B6B6B6B6B6B6B6B6B5B6B6B6",
      INIT_15 => X"5050999950505050484850504848484848484848ACA49B52B5ADADADF6F6F6B5",
      INIT_16 => X"F6F6F6F6F6F6F6F6F6F6F6F6B5F6F6F6ADB5B5B5A3A3A3AC999AA2A399999999",
      INIT_17 => X"AC6D7576F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_18 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_19 => X"ACACACACA4A3A4ACA3A4A4A46D63A3A376767575767676767676767676767676",
      INIT_1A => X"73737373737373736A737373FEFEFEB6FEFEF6F6F6F6FEFEB6B6F6F6ADADADB5",
      INIT_1B => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_1C => X"525253525B5B5B5B5D5C5C5CB6B5AD656163F6F6737373737373737373737373",
      INIT_1D => X"52535C54535353524A4A4A53524A4A5253535353535353535252525352525252",
      INIT_1E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65B5CAEF65A5A5A5B5C5C5C5B",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_20 => X"00009999000099990000999909494949AC5B5249ADADADADF6F6B6B5F6F6F6F6",
      INIT_21 => X"F6F6F6F6F6F6F6F6F6F6F6F6ADB5B5B5A3A4A4AD5A5B5BA35252525251525252",
      INIT_22 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_23 => X"B5B5B5ADF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_24 => X"A2A2A2A2A2A2A2A259595AA25959595959595959595A5959A3A25959ADADACAC",
      INIT_25 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5ABACACADA3A3A3A3",
      INIT_26 => X"A3636363ACA4A4A4ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_27 => X"ADADADADADADADADA3ACACAC6363636363636363A4A4A363A4A4A4A4A3A3A3A3",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"A4ACACACA4A4A4A4A3A3A3A3ACACACA4ADADADADADADADADADADADADADADADAD",
      INIT_2B => X"B5B5B5B5B5B5B5B5ADB5B5B5ADADADADA4A4A4AD494A4A52A3A35A49ACA4A3A3",
      INIT_2C => X"B5B6B6B6B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2E => X"50505050515050509A9B9B9951515192484848519B9A5148F6F6B5A4F6F6F6F6",
      INIT_2F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B5B5B6F6ACACADAD50509AAC",
      INIT_30 => X"6C6D7576F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_31 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_32 => X"B5B5B5B663ACB5B5A3A3A3636D6CA3A376767675767676767676767676767676",
      INIT_33 => X"73737373737373736B737373FEFEFEB5FEFEFEFEFEFEFEFEF6F6FEF6F6F6F6F6",
      INIT_34 => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_35 => X"535253535C5B5B5B5D5D5C5CFEFEFEAE736AB5FE737373737373737373737373",
      INIT_36 => X"5253545C4A4A4A524A494A4A4A4A4A4A54545353535454545252525352525252",
      INIT_37 => X"F6F6F6F6F6F6F6F6F6F6F6FEFEF6F6F6FEF6FEF65B5CF6FE5B5B5B5B5D5C5C5B",
      INIT_38 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_39 => X"00524999525A5B5A49515252000099990A35B529F6F6F6B5F6F6F6F6F6F6F6F6",
      INIT_3A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B5B6F6F6ACADADAD008851A400009998",
      INIT_3B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3D => X"5AA2A4AC595959595A595959A3A3A3A2A2A2A2A359595A5AA35A5959F6F6ADA3",
      INIT_3E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B5F5B5B6B5B5B5B5B5B5B6ADADB5B5",
      INIT_3F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_40 => X"ADADADADADADADADA3A3ACADA4A4A4A4ADADADACADADADADADADADADADADADAD",
      INIT_41 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_44 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B552A4ADB55B5B5353ADADA49CB5B5B5B5",
      INIT_45 => X"B6B6B6B6B6B6B6B6B5B5B6B6B5B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_46 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_47 => X"ADACA3A2F6F6F6B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B5B5B5B6F6F6F6F6",
      INIT_48 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ACB5F6F6A2A29A99",
      INIT_49 => X"6D757676F6F6F6ACF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_4B => X"B5F6FEFEACACA4ADADADACAC756D64B676767676767676767676767676767676",
      INIT_4C => X"73737373737373736B737373FEFEFEB4FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4D => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_4E => X"5B5353535C5C5B5B5C5D5D5CFEFEF6B6736AACFE737373737373737373737373",
      INIT_4F => X"52545C5D525252524A4A4A52535253525353535353535D545252525353535252",
      INIT_50 => X"FEFEFEFEFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFE5CA5FEFE5C5B5B5B5C5C5C5C",
      INIT_51 => X"F6F6F6F6F6F6F6F6F6F6F6F6FEF6F6F6FEF6F6F6FEF6F6FEFEFEFEF6F6FEFEF6",
      INIT_52 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6F6F6F6F6F6F6",
      INIT_53 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65AA4ADAD635B5B5BF6B6ADA4",
      INIT_54 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_55 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_56 => X"A3A3A3A3B5B5ACACF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B5B5F6",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B6F6B5F6F6B6B6F6F6F6F6F6F6F6F6F6F6F6F6A3ACADB5",
      INIT_58 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_59 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"B5B5B5B5B5B5B5B5B5ADADB5ADADB5ADADADADADADADADADADADADADADADADAD",
      INIT_5D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5E => X"B6B6B6B6B6B6B6B6B5B6B6B6B5B6B6B6B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5F => X"F6F6F6F6F6F6F6B6F6F6F6F6B6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_60 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_61 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_62 => X"6D757676F6F6F664F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_63 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_64 => X"FEF6FEFEFEFEFEFEFEFEFEFE756D6CB676767676767676767676767676767676",
      INIT_65 => X"737373736A6A6A6A6B737373FEFEFEABFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_66 => X"7373737373737373737373737373737373737373737373737373737373737373",
      INIT_67 => X"5B5B5B535C5C5C5BA5655D5CFEFEFEFE737362FE737373737373737373737373",
      INIT_68 => X"535353545252525353524A52535353535D535354535C535C5252525353535252",
      INIT_69 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5DB6FEFE5C5C5C5B535C5C5C",
      INIT_6A => X"F6F6FEF6FEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEFEFEFEF6FEF6F6FEF6F6F6F6FEFEFE",
      INIT_6C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_70 => X"B6F6B5B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_72 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_73 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_74 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_75 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5ADADADADADADADADADADADADADADADADAD",
      INIT_76 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B5B6B6B6B6B6B6B5B6B6B6B5B5B6B6B5B5B5B5B5B5B5B5",
      INIT_78 => X"F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_79 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7B => X"6D6D7575F6F6B56CF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7D => X"FEFEFEFEFEFEFEFEFEFEFEFE7675756C76767676767676767676767676767676",
      INIT_7E => X"737373736A6A73736B737373FEFEFE6BFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7F => X"7373737373737373737373737373737373736B73737373737373737373737373",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized104\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized104\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized104\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized104\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5B5B5B5B5C5C5C5CF6A6655DFEFEFEFE73736AB6737373737373737373737373",
      INIT_01 => X"535353535353535353535354535353535D5D5C5C535D53535252525353535252",
      INIT_02 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE65F6FEFE5D5D5C5C535C5D5D",
      INIT_03 => X"FEFEFEFEF6FEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_04 => X"F6F6F6F6F6F6F6F6FEF6F6F6FEF6F6F6F6F6F6F6F6F6F6F6FEF6F6F6FEFEF6FE",
      INIT_05 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_06 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_07 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_08 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_09 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0E => X"B5B5B5B5B5B5B5B5ADB5B5B5ADADB5B5ADADADADADADADADADADADADADADADAD",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_10 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B5B5B5B6B5B5B5B5B5B5B5B5",
      INIT_11 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_12 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_13 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_14 => X"64636C6CF6F6AC6DF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_15 => X"7676767676767676767676767676767676767676767676767676767675767676",
      INIT_16 => X"FEFEFEFEFEFEFEFEB6FEFEFE7675756C76767676767676767676767676767676",
      INIT_17 => X"73737373737373736A737373FEFEFE6BFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"7373737362616273515A62625A51515173737373737373737373737373737373",
      INIT_19 => X"5C5B5B5B5D5C5C5CFEAE665DFEFEFEFE73736AAC737373737373737373737373",
      INIT_1A => X"535353535353535353535454535353535D5D5C5C5353535D5252525253535352",
      INIT_1B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEAEFEFEFE5D5D5D5D54555D5D",
      INIT_1C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1D => X"FEFEF6FEFEFEF6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEFE",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_20 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_21 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_22 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_23 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_24 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_25 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_26 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5ADADB5ADADB5B5ADADADADADADADADADADADADADADADAD",
      INIT_28 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_29 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B6B6B5B5B5B6B5B5B5B5B5B5B5B5",
      INIT_2A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2D => X"5B626263F6F66464F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2E => X"767676767676767676767676767676767676767676767676767676766C757676",
      INIT_2F => X"FEFEFEFEFEFEFEFEADFEFEFE7675757576767676767676767676767676767676",
      INIT_30 => X"73736A5A737373736B737373FEFEF66BFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"6B7373736A6A6A6B1151626A062625A9736B6B6A7373737362626B735A5A5A62",
      INIT_32 => X"5C5C5B5B5D5D5C5CFEF6A665FEFEFEFE73736AAC737373737373737373737373",
      INIT_33 => X"53535353535353535353535353535353545D54545354549D525252525B535352",
      INIT_34 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5D5D5DA654555D5D",
      INIT_35 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_36 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_37 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6F6F6FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_38 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_39 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA4ACADAD",
      INIT_3D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3F => X"ADADADADACACACADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_40 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADADB5ADADADADADADADADADADADADADADADADAD",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_42 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B5B6B6B5B5B5B5B5B5B5",
      INIT_43 => X"F6F6F6F6F6F6F6F6A4ADF6F6B6ADA4A4F6F6B6B6B6B6B6F6B6B6B6B6B6B6B6B6",
      INIT_44 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_46 => X"626C6262F6B66C63F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"767676767676767676767676767676767676767676766D7576767676636C7576",
      INIT_48 => X"FEFEFEFEFEFEFEFE6DFEFEFE7676757576767676767676767676767676767676",
      INIT_49 => X"736A6B62737373736B737373FEFEF66BFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4A => X"73737373737373736B7373737373737373737373626B7373635A5A5A525A646D",
      INIT_4B => X"5C5C5B5B655D5C5CFEFEF6A6FEFEFEFE736A62AC737373737373737373737373",
      INIT_4C => X"535354555353535353535353535353545D5D5454535453A6525252525B535352",
      INIT_4D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5E5E5DAE55555D5E",
      INIT_4E => X"FEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEADA4A4B6",
      INIT_50 => X"F6F6F6F6F6F6F6F6FEFEFEF6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_52 => X"ACB5F6F6F6F6ACACF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_53 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_54 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_55 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6363A4AD",
      INIT_56 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_57 => X"ADACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_58 => X"A4ADADAD63A3A363A3A3A3A3ADADADACADADADADADADADADACADADADACACACAC",
      INIT_59 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5ADADADADADADADADADADADADADADADAD",
      INIT_5A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5B => X"ADADADADA4ADADADB6B6ADADB6B6B6B6B6B6B6B6B6B6B6B6B5B5B6B6B5B5B5B6",
      INIT_5C => X"F6F6F6F6F6F6F6F6494992AD49494949ADAD9B4AADADADADADADADADADADADAD",
      INIT_5D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5F => X"6BBE6C62B5AD6D63B5B5B5B5F6B5B5B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_60 => X"767676767676767676767676767676767676767675625976767676765A647576",
      INIT_61 => X"FEFEFEFEFEFEFEFE6CB6FEFE7676757576767676767676767676767676767676",
      INIT_62 => X"73736A1273737373626A7373FEFEF66BFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_63 => X"73737373737373737373737373737373737373736B7373735A5A6A6B11111A5A",
      INIT_64 => X"5C5C5B5B665D5D5CFEFEFEAEFEFFFEFE73736B6B737373737373737373737373",
      INIT_65 => X"54545D555C545454535C5C545453545D5E5D5D53525D5DB7525252525B535352",
      INIT_66 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5E5EA6FE5556565E",
      INIT_67 => X"00AD6499B6B6F6B6B5B5B6B6ADADADADB6B5ADADB6B6F6F6FEF6F6B6FEFEFEFE",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE0164ADF600009111",
      INIT_69 => X"F6FEF6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6A => X"F6F6F6B6F6F6F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEFEFEFEFEF6F6FE",
      INIT_6B => X"595959A25A595959B5B5B5ACB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADB5F6F6",
      INIT_6D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6E => X"ADADADADADADADADACADADADA4ACACACA4A4A4A46363A3A46363636363636363",
      INIT_6F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_71 => X"6363A3A3A3A3A3636363A363A3A363A3A36363A3A4A36363ADADADACADADADAD",
      INIT_72 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5ADADADADADADADADA4A4A4ACA3A3A3A4",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_74 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B5B5B5B6",
      INIT_75 => X"929A9A9A48484851494949484949494949494949494949494A494949B5AD9B52",
      INIT_76 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADADB5B6A3A4ADAD",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_78 => X"626A225AF6B56D6DF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"76767676767676767676767676767676767676765A59646D766E6D62636D7676",
      INIT_7A => X"FEFEFEFEFEFEFEFE75B6FEFE646D756376767676767676767676767676767676",
      INIT_7B => X"7373635A6A7373736A6A6262FEFEFE6AFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7C => X"737373737373737373737373737373735A62626273735A515A5B6B735A525A5A",
      INIT_7D => X"5C5C5C5BAE5D5D5DA4ADADB59BA4A4A473736B6B6A7373736B59626273737373",
      INIT_7E => X"535D5D5E5454545353535253535C5453A65D545352535CB7525252525B5B5352",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFE5E5EF6FE56565656",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized105\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized105\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized105\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized105\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000091990000999900009999F6B5A452FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FEFEFEFEFEFEFEFEB5B6F6F6A4ADADB5525B5B5B000199520000999900009999",
      INIT_02 => X"F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"F6F6FEF6F6F6F6F6F6FEF6F6F6FEFEFEFEFEFEFEFEFEF6F6FEFEFEFEFEFEFEFE",
      INIT_04 => X"59595959595959595959595959595959B5ACA35AF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_05 => X"F6F6F6F6F6F6F6F6F6F6F6F6B5B5F6F6ACADADB5A3A3A3A3595A5AA259595959",
      INIT_06 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_07 => X"ADADADADADADADADADADADADADADADADACADADADACACACAC63A4ACAC63636363",
      INIT_08 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_09 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0A => X"A3A3A363A363A3A3A3A3A36363A3A3A3A3A3A3A3A3A3A363ADACA4A4ADADADAD",
      INIT_0B => X"B5B5B5B5B5B5B5B5ADB5B5B5ADADB5ADADADADADADADADADADADADADA4ADADAD",
      INIT_0C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6",
      INIT_0E => X"ADADADAD48484851484848484949494949494949494949494A494949AD9B5252",
      INIT_0F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6ADADB5B5ADADADAD",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_11 => X"72736A6DF6B56D62F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_12 => X"767676767676767676767676767676766D7676755A5A6C6D6E5C5B6276767676",
      INIT_13 => X"FEFEFEFEFEFEFEFE6CB5FEFE766D5A5A76767676767676767676767676767676",
      INIT_14 => X"6A6B5A5A626261626A6A6262FEFEFE6BFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_15 => X"7373737373737373737373737373737373737373737373735A5A5B6B5A11515A",
      INIT_16 => X"5C5C5C5BADAE5D5DF6F6F5AD9B9BA4F5736B6B6B737373737373737373737373",
      INIT_17 => X"5C5C5D5E5D545454545C5C5D53545C5C5D54535353545D5D525252525B5B5252",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFEFFFEFEFEFFFFFFFE5EB6FFFF5E5E5E5F",
      INIT_19 => X"000099990000999900525299FEFEFEADFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1A => X"F6F6FEFEB6F6F6F6ADB5B6B6ADADADAD0099ADAD000091190000999900009999",
      INIT_1B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1C => X"FEFEFEFEF6FEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1D => X"595959595959595959595959A25A5959F6F6B5A3F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1E => X"F6F6F6F6F6F6F6F6F6F6F6F6B5B5B5B5B5B5B5B559A3B5B55959595959595959",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_20 => X"ADADADADADADADADADADADADADADADADADADADADADADADAD6363A4ADA4A4A4A3",
      INIT_21 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_22 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_23 => X"ACACA4A3ADADACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_24 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADADADADB5ADADADADADADADAD63A4ACAD",
      INIT_25 => X"B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_26 => X"B6ADADACB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6",
      INIT_27 => X"509AACF6A39A9150ACA4A3A3F6B6B5ADB6B6F6F6B6B6B6B6ADB5B5B5ADADADAD",
      INIT_28 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2A => X"73737363F6B56D62F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2B => X"76767676767676767676767676767676767676766C6376766D6D766D76767676",
      INIT_2C => X"FEFEFEFEFEFEFEFE6C75FEFE7675646476767676767676767676767676767676",
      INIT_2D => X"61625A5A626262626B626262FEFEFE6BFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2E => X"6B7373737373736A737373737373737373737373736B6B735A5A5A635211515A",
      INIT_2F => X"5D5C5C5BFFFFAE5D9BA4F6FFA49B9B9B6A6B6B6B6A6A62627373737373737373",
      INIT_30 => X"535354565453535353535353535353535454535352525454525252525B5B5352",
      INIT_31 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFAEFFFFFF9F9F9FA6",
      INIT_32 => X"F6FEFEFEF6F6F6F6ADADADB5F6ADACADFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_33 => X"FEFEFEFEFEFEFEFEFEFEFEFE525BB5FE05B52529A4A4A4A4FEF6B5ADFEFEFEFE",
      INIT_34 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_35 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_36 => X"F6F6F6F6F6F6F6F6F6F6F6F6ADB5B5F6F6ACADADFEF6F6F6FEFEFEF6FEF6F6F6",
      INIT_37 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6A3A3ADF6ACA3A25AACACACACF6F6B5AD",
      INIT_38 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADADADADB5ADADADADADADADADADADADAD",
      INIT_3E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B5B6",
      INIT_40 => X"F6B6B5ADF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6B6B6B6B6",
      INIT_41 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_42 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_43 => X"6B73736BF6B56D6AF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_44 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_45 => X"FEFEFEFEFEFEFEFE6D6CFEFE7676757576767676767676767676767676767676",
      INIT_46 => X"615A5252626262616B6A6A6AFEFEFEB4FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_47 => X"736B6A6A737373736A6A6B6B515959626A626259626262625A5A5A5A52111151",
      INIT_48 => X"5D5C5C5CF6FFFFAEFEF6F6ADFEFFFFFF626262635A5A5A5A595151516A62625A",
      INIT_49 => X"535353565353535353535353525353535252525252524952525252525B5B5B52",
      INIT_4A => X"FFFFFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56565DAE",
      INIT_4B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFFFFFEFEFEFEFFFE",
      INIT_4C => X"FEFEFEFEFEFEFEFEF6FEFEFEFEFEF6B5FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4F => X"F6F6F6F6F6F6F6F6F6FEF6F6FEF6F6FEF6F6F6FEFEFEF6FEFEFEFEFEFEFEFEFE",
      INIT_50 => X"F6F6F6F6F6F6F6F6F6F6F6F6B5F6F6F6F6F6F6B5F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_51 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_53 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_54 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_55 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_56 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADADADADADADADADADAD",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5C => X"6B6B736BF66D6C6BF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_5E => X"FEFEFEFEFEFEFEFE6D6CB6FE76757575767676766D7576767575756D76766B6C",
      INIT_5F => X"62625A526A6262626B6B6A6AFEFEFEB5FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_60 => X"6A6A6A6A6A6A6A6A5A62626A5959515951515A595A51515151525A5A51111111",
      INIT_61 => X"B65C5C5CFFFFFFFFFFFFFFFFFEFFFFFF62626263525A62625151515162626251",
      INIT_62 => X"5252525352525252525252525252525252525252524A494A525252525C5B5353",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF535DB6FF",
      INIT_64 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFEFEFEFEFFFEFEFFFFFFFEFFFEFE",
      INIT_65 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_66 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_68 => X"F6F6F6F6FEF6F6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEFE",
      INIT_69 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6",
      INIT_6A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6F => X"B5B5B5B5B5ADB5B5B5B5B5B5B5B5ADB5ADADADB5ADADADADADADADADADADADAD",
      INIT_70 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B6B5",
      INIT_72 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_73 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_74 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_75 => X"6B6B6B6BF66D636BF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_76 => X"76767675767676767676767676767676767676765C1376767676765B766D5C6D",
      INIT_77 => X"FEFEFEFEFEFEFEFE646CB6FE7575756D767676765B6D767659595A5175756C61",
      INIT_78 => X"6262635B6A6A6A6A6B6B6B6AFEFEFEB5FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"62626262626262625A5A5A625959595A515A5A595A515151111111515B5A1111",
      INIT_7A => X"F6F65C54F6F6F6F6FEFEF6F6FEFEFEFE62626363515262626159595962616161",
      INIT_7B => X"525353535252525252525252525252524A4B5352524A4A525252525253535353",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5CFFFFFF",
      INIT_7D => X"FEFEFEFFFEFEFEFEFEFEFFFEFEFEFEFFFFFFFEFEFFFFFFFEFEFFFFFFFEFFFFFE",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFEFEFE",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized106\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized106\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized106\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized106\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"F6F6F6FEFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6F6F6FEFEFEFEFEF6F6F6",
      INIT_03 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_04 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_07 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"B5B5B5B5B5B5B5B5ADB5ADB5ADADB5B5ADADADADADADADADADADADADADADADAD",
      INIT_09 => X"B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B6B6B6B6B5B6B6B6B5B5B5B6",
      INIT_0B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0E => X"6B6B6B6BF6AD6C6BF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0F => X"7676767676767676767676767676767676767676767676765C6D76766C765B5B",
      INIT_10 => X"FEFEFEFEFEFEFEFE6D6CB6FE75756D6D76767675767676767676767676767676",
      INIT_11 => X"6A6263636A6A6A6A736B6B6AFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_12 => X"62626262626A6A6A5A595A625A5A595A515A595A5A5151515B5B5B5B5B5B5B5A",
      INIT_13 => X"ADADADA4ADADADADADADADADB6B6B6B56262626B59595A626969616169696969",
      INIT_14 => X"535354AD53535353525252535353525253535353535353535353535354545353",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_16 => X"FEFFFEFEFEFEFEFEFEFEFEFEFFFFFEFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6FEF6",
      INIT_1C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_20 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_21 => X"B5B5B5B5B5ADB5B5ADADADB5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_22 => X"B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_23 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B5B6",
      INIT_24 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6B6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_25 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_26 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_27 => X"626B6B6BF6B56C63F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_28 => X"75757676756C6D757676767576767676767676766D6D76765C6E767663645B5B",
      INIT_29 => X"FEFEFEFEFEFEFEFE6463ADFE6D6D6D6D756C6D6D767675757676767676767676",
      INIT_2A => X"6A6262636A6A6A6AB473736AFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2B => X"626A626962626262515159625A5A5151525A595A5B5A52525B5B6363635B5B5B",
      INIT_2C => X"5B5B5B5B5B5B5B5BA4645C5BADADA5A4626262AC61626262B971696169696971",
      INIT_2D => X"535CB6FF5353535353535353535353535353535353535353545353535B5C5454",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFEFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFFFFFEFF",
      INIT_31 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_32 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_33 => X"FEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_34 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6FEFEFEF6FEF6FEF6FEFEFEF6FEFE",
      INIT_35 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_36 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_38 => X"ADADADADADADADADADADADADADADADAD63A4ADADA4A4A363ADADACACADADADAD",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3A => X"B5B5B5B5B5B5B5B5ADB5B5B5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_3B => X"B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A4ADB6B6A49B494AB6ADACA4B6B6B6B6",
      INIT_3D => X"F6F6F6F6F6F6F6F6F6F6B6F6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_40 => X"63626A6AF6B56C6BF6F6F6F6F6F6F6F6F6F6F6F6AAA9A2ADF6F5B4B4F6F6F6F6",
      INIT_41 => X"7676767676767676757576767675756D767575766D6D75765C5D646C625B535B",
      INIT_42 => X"FEFEFEFEFEFEFEFE6363ADFE6D6D6D6C6D6D6D6D7575756D6D6D757576767675",
      INIT_43 => X"6A626A626B6A6A6AB5737373FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_44 => X"6A6269696162626251115161515151115A5A5A595A5A5A5A6363636363636363",
      INIT_45 => X"5B5B5C5C5B5B5B5B5C5B5B5BADA5A45C626262AC696262627169696969697171",
      INIT_46 => X"A4ADB5B65353545C53535353535353535353535353535353555554545C5C5C54",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F6F6FE",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5BADF6FF0ADA4529FFFFFFF6",
      INIT_49 => X"FEFEFEFEFEFEFEFEFFFFFEFEFFFEFEFEFEFFFEFEFFFFFFFFFFFFFFFFFFFEFEFE",
      INIT_4A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEACF6FEFEAC5A5AACFEFEF6AC",
      INIT_4D => X"F6F6F6F6F6FEF6F6FEF6F6F6FEFEFEFEFEFEFEF6FEFEFEFEFEFEFEF6FEFEFEFE",
      INIT_4E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_50 => X"A4A4A4ACA4A4A4A4A4A4A4A4ACA4A4A4ADADADADADADADADADADADADADADADAD",
      INIT_51 => X"ADADADADADADADADADADADADADADADAD636363AC63636363A3A36363ACACACA4",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_53 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_54 => X"A4A4A4A4539B9BA4525252529B525252B5B5ADA4B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_55 => X"B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B64949A4AD4949494949494949ADADA452",
      INIT_56 => X"F6F6F6F6F6F6F6F6F6B6B6F6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_57 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_58 => X"B4F4F5F5ABB4B4B4AAAAAAABAAA9AAAAF6F5F4ABF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_59 => X"6B6B6262F6B66C74F6F6F6F6F6F6F6F6A3A3B5F6A8A8A8ABA8A8A8A8F5F5B3A8",
      INIT_5A => X"6D6C6364757575756D75757552A463645B646352111152525B5C5A5A5A5C5353",
      INIT_5B => X"FEFEFEFEFEFEFEFE5A62B6FE646464635B5B63635B5B5B5B5B5B5B5B64636363",
      INIT_5C => X"6A6A6A6273726A6AA47373739B9BA4A4F6ADA4A3FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5D => X"626A696962626262515159625A5151515A5A5A5A625A6B5A6363635A6263756C",
      INIT_5E => X"5C5C5C5C5C5C5C5C5C5C5C5CADADA5A462626BAD696A6A626969696969696969",
      INIT_5F => X"5B5B64A4545C5B5B5353545453535353545453535D5C5454A6AFB7A65C5C5C5D",
      INIT_60 => X"B5B6B6ADADADADAD5B64A4AD5B5B5B5BB6A45B53FEFEFEF6B6F6F6F6A4ADADAD",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFA4B6F6FE000099990000999900AD5BA9",
      INIT_62 => X"FEFEFFFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_64 => X"ADB5B5B5ACADADAD5BA3A4AC5BA3A35BADA35A5AFEFEF6F6FEFEFEFEFEFEFEFE",
      INIT_65 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEB5F5F6F6595959A351595959A4515151",
      INIT_66 => X"F6F6F6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_67 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_68 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_69 => X"64A4A4A4ADADACA4ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6A => X"A363A3A36363A363A3A36363A4A4A4A3A4A4A4A4A4A4A4A464A4A4A4A4A4A464",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA4A4A4AC",
      INIT_6C => X"B5B5ADB5B5B5B5B5B5B5ADB5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_6D => X"49494949B5ADA44AB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6E => X"51929A9A48484848494949484949494949494949494949494949494949494949",
      INIT_6F => X"F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6B6B6B6B6B6B6B6B6B6ADB5B6B69BA4ACAD",
      INIT_70 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_71 => X"A8A8A8A8F6F5B3A9F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_72 => X"6B73737362636D7362626262626262A25A626262A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"6C6C646464646C6C5A6363635A5A5A52525B5A5A525252525E5D5B5A6B635E5E",
      INIT_74 => X"FEFEFEFEFEFEFEFE5A63B6FE5A635B636363635B5B6363635252525263525252",
      INIT_75 => X"6A6A6A6A7373726AFEB47373FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_76 => X"626A6A6A626262625A5A62625A625A5A625A5A5A5A5A5A6B63635A596A626363",
      INIT_77 => X"5B5B5C5C5C5C5C5CA5A45C5CB6AEADAD62636BF66A6A62626969696969696969",
      INIT_78 => X"5B5B5B5B5C5C5C5B55545C5C55555555F7AFA65DFFFFFFFF5DA6F7FF5C54545C",
      INIT_79 => X"0000AAAAF6AD5B52FFFFFEFEFFFFFFFFFFFFFFFFB6F6F6F6A4ADADAD5B5B5BA4",
      INIT_7A => X"5B5B64A40A52535B000099AA0000999900009999000099990000A9AA0000A9AA",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F6FFFFADB6B6B6",
      INIT_7C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFEFFFEFFFF",
      INIT_7D => X"51515151B6AD5B52FEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7E => X"A3A3A3AC5A5A5AA3595959595959595959595959595959595151595951515151",
      INIT_7F => X"F6F6FEF6FEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6FEFEACB5B5B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized107\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized107\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized107\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized107\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6FEF6",
      INIT_01 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_02 => X"A4A4A4A4A4A4A4A4ACA4A4A4ADADADADADADADADADADADADADADADADADADADAD",
      INIT_03 => X"ADADADADADADADADADADADADA4A4ACADA4A4A4A4A4A464A4ACA4A4A4A4A4A4A4",
      INIT_04 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"ADB5B5B5ADB5B5ADADADADB5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_06 => X"4949494952494949ADA45252B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_07 => X"B6B6B6B6ADB5B5B5ADADADAD494951AD4949494949494949929B524949525252",
      INIT_08 => X"F6F6F6F6F6F6F6F6B6F6B6F6B6B6F6B6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_09 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0A => X"A8A8A8A8A9A9A8A8F6F6B4A9F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0B => X"74747473F6B66D6BB5B5B6B662A2A2ACA8626262A8A8A8A8A9AAAAA9A8A8A8A9",
      INIT_0C => X"6363625A636363635A636362525B5A5A525A5A5A5252525266665B5A73636566",
      INIT_0D => X"FEFEFEFEFEFEFEFE5A63B6FE6363635B6363636352526363525252525A5A5A52",
      INIT_0E => X"6A6A6A6A7373736AFEF66A73FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0F => X"6A6A6A6A626262625A6262625A625A5A6B62625A5A6B5A5A626159596A6A6262",
      INIT_10 => X"5B5B5B5BA5A4645CB6B6ADADF7F6F6F66263B5FF696A6162696969696A6A6969",
      INIT_11 => X"5B5B5B5B5C5C5C5B5D545454A6A6A55D5DA5A5A65C5C5C5D535354545B5B5353",
      INIT_12 => X"0000AAAA005352AAFFFFFFADFFFFFFFFF6F6FEFFADADB6B65B64A4AC5B5B5B5B",
      INIT_13 => X"FEFEFEFFF6F6F6F6ADB6B6B60000AAAA0000AA9A0000AAAA0A52535B0000AAAA",
      INIT_14 => X"FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFFFFFEFFFEFFFEFEFFFFFFFEFFFFFFFF",
      INIT_16 => X"51515151635A5151FEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_17 => X"F6F6FEFEF6F6F6F6A2B5F6F659595959595959599A595959515A5AA351515151",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6F6FEFEF6FEFEF6F6FEFEFEFE",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1C => X"ADADADADADADADADADADADADA4A363A4ACACACA4ADADADADADADADADADADADAD",
      INIT_1D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1E => X"B5B5B5B5ADB5ADB5ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1F => X"B5B5B5B5ADB5B5B5ADADADADB5B5ADADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_20 => X"B6B6B6B6B6B6B6B69AADB6B69B514848A4A4A49BB5B5ADACB5B5B5B5B5B5B5B5",
      INIT_21 => X"F6F6F6F6F6F6F6F6B6F6B6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_22 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_23 => X"F6F6F6F6F6F6F6F6F5F5F5F5F6F6F6F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_24 => X"74747374F6F6756CA2ACF6F6ACA3A362B4B5B5ADF6F6F6B5F6F6F6F6F6F6F6F6",
      INIT_25 => X"6B6A6A61636363645A6363635252525A525A5A525A5353526664625A736B6365",
      INIT_26 => X"FEFEFEFEFEFEFEFE5A63F6FE636364636363636352525B635A5A5A526161625A",
      INIT_27 => X"726A6A6A73737373F6ED7373FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_28 => X"6B6A6A6A62626262626262625A6262626B6B62625A5A5A62626261596A6A6262",
      INIT_29 => X"ADADA5A4F6B6B6ADFFF7F6F6FFFFFFFF626BB6FF696162626A6969696A6A6A6A",
      INIT_2A => X"5B5B5B5B5B5B5B5B535353535353535353535353535353535B5B5B5BA45C5B5B",
      INIT_2B => X"F6FEFEFFADB6F6F6FEB6ADADFFFFFFFFB6F6F6FEADADADB65B5CA4A45B5B5B5B",
      INIT_2C => X"FFFFFFFFB6FFFFFF052A5B64A5A4A45BF6ADADA5FFFFFFF6FFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FEFEFEFEFEFEFFFEFFFEFEFEFEFEFEFFFEFFFFFEFEFFFFFFFFFFFFFEFFFFFFFF",
      INIT_2F => X"F6F6FEFEADB5F6F6FEF6ADADFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_30 => X"FEFEFEFEABB5FEFEA3A25AA3ACACACACF6F6B5ADFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_32 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_33 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_34 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_35 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_36 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"ADB5B5B5ADADB5ADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_38 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_39 => X"B6B6B6B6B6B6B6B6B5ADADB6B6B6B6B6B6B6B6B5B6B5B5B5B5B5B5B6B5B5B5B5",
      INIT_3A => X"F6F6F6F6F6F6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_3B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3D => X"74747474F6F6B675F6F6B6B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3E => X"6A6A6A72636362635A636363525252525B5A52495A5A5A5B6362625A736B6363",
      INIT_3F => X"FEFEFEFEFEFEFEFE6263FEFE6364645B636363635A5A525B62625A5AB2696962",
      INIT_40 => X"72726A6A73737373FEFEFE73FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"6B6B6B6B6262626262626262626262626B6A6262595A5A5A626261596A6A6A62",
      INIT_42 => X"F6F6F6F6FFFFFFFFFFFFFFFFFFFFFFFF63ACFFFF6A6262626A6A6A6A6A6A6A6A",
      INIT_43 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5B5B5BA4A4645CADADADA4F6B6B6AD",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F6F6FFADB6B6B6A4A5ADAD5C5C64A4",
      INIT_45 => X"FFFFFFFFF6B6FEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FEFEFEFEFEFFFFFEFEFFFFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"FEFEFEFEFEF6F6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4B => X"F6F6F6F6F6F6F6F6F6F6F6FEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_50 => X"ADB5B5B5ADB5ADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_51 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5",
      INIT_52 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B6B5B5B5B5B5B5B5B5B5",
      INIT_53 => X"B6F6F6F6F6B6F6B6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_54 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_55 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_56 => X"75747474F6F6B675F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_57 => X"6A6A72726262626A646362624952525A645B5A525A5A5A5B63636262736C6B6B",
      INIT_58 => X"FEFEFEFEFEFEFEFE6C64FEFE6463635A64646364625A5A5A6A62626272726A6A",
      INIT_59 => X"73726A6A73737373FEFEFEB4FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5A => X"6B6B7373626262636262626262626262B35A6A5A596262AB626161596A6A6A62",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6BB6FFFF6A6262626A6A6A6A73736B6A",
      INIT_5C => X"ADADADADADADADADADADADADADADADADB6B6B6B6F6F6F6F6FFFFF6F6FFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F6F7F7B6B6B6F6ADADADB6",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFEFFFEFEFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFFFFFFFF",
      INIT_62 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_63 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_64 => X"F6F6FEFEFEFEFEFEF6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_65 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_66 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_67 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_68 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_69 => X"ADB5ADADADADB5ADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B6B6B6B5B5B5B5B6B5B5B5B5",
      INIT_6C => X"F6F6F6F6B6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6F => X"7574BF73F6F6F675F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_70 => X"6A6A6A6A63636A6A646464635B525B5B63645BAD625A5A5B6B636262636C6B6B",
      INIT_71 => X"FEFEFEFEFEFEFEFE5AADFEFE5B5B635A64636463626262626A6A6A626A6A6A6A",
      INIT_72 => X"7372726A73737373FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_73 => X"636B737362625A5B6A62626262626262B46B6A59595A6ABD616161616A6A6A61",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6BFEFFFF6A626263736B6B6B73737373",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFEFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFEFEFEFFFEFEFEFEFFFFFFFEFFFEFF",
      INIT_7B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized108\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized108\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized108\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized108\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_01 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_02 => X"ADADADB5ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5",
      INIT_04 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5",
      INIT_05 => X"B6B6F6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_06 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_07 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_08 => X"75757574F6F6F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_09 => X"6A6A6A6A646C6B6A646464635A5B5B6463646D63625A5A646B636362746C6C6B",
      INIT_0A => X"FEFEFEFEFEFEFEFE5BB5FEFE5B63635B635A5A5B6A6262626A6A6A6A6A6A6A6A",
      INIT_0B => X"73737272B5737373FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0C => X"63636B6B6262635B6B6A626A6262626BB56B626259596AB4616161616A6A6A69",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF6262626B7373736B73737373",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFEFEFEFEFEFEFFFEFFFFFEFFFFFFFFFF",
      INIT_14 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_15 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_16 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_19 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B6B5B5B5B5B5B5B5B5",
      INIT_1E => X"F6B6F6F6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_20 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_21 => X"B5767575F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_22 => X"6B6A6A6A636C6C6B63636363645B63635B646D6462625A5B6B6B636275746C6C",
      INIT_23 => X"FEFEFEFEFEFEFEFE64F6FEFE636364635A635B5B6A6262626A6A6A6A6A6A6A6A",
      INIT_24 => X"73737272FEB57373FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_25 => X"5B5B636B62626B6362626262626A62626B625A6259616A73616161616A6A6A69",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF626263B46B6B6B636B6B6B6B",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_30 => X"ADADADADACA4A4ACADADADACADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_33 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_34 => X"A4A39BA4ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_35 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5",
      INIT_36 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_37 => X"B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_38 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6F6F6F6",
      INIT_39 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F4F3F4",
      INIT_3A => X"B6767675F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_3B => X"6B6B6A6A6C6D6C6C63636363645B6363635B6D5B62625A5B6B6B6B637575746C",
      INIT_3C => X"FEFEFEFEFEFEFEFEADFEFEFE636363646363635B626262626A6A6A6A6A6A6A6A",
      INIT_3D => X"73737272FEFEB473FEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEF6ACA4ACFEFEFEFE",
      INIT_3E => X"635C5C5C626263736262626B626A6A6A6A6A62625959616A69616161726A6A69",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6263ACFE6363636264636363",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFF6ADADADFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFEFFFEFEFEFFFFFFFFB6FEFEFFFEADA4ADFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_48 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"A4ADADAD64646464A4646464ADADACA4ADADADADACACADADACACACACACACACAC",
      INIT_4A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4D => X"484848489A484848ADADACA4ADADADADADADADADADADADADADADADADADADADAD",
      INIT_4E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B551ACADB5",
      INIT_4F => X"B6B6B6B6B6B6B6B6B6B6B6B6B5B6B5B6B5B6B6B6B5B6B5B5B5B5B5B5B5B5B5B5",
      INIT_50 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_51 => X"B4AAA8A8F6F6F5B5B6F6F6F6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B5B5",
      INIT_52 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F0F4F5F6E8F0F0F0",
      INIT_53 => X"F6B67676F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_54 => X"6C6C6B6B6D75756D63626363645A63636CACB66462625A5A6B6B6B627575746C",
      INIT_55 => X"FEFEF6F6F6F6F6F6B5F6F6F66363646C63636363626262626A6A6A626B6A6A6A",
      INIT_56 => X"73737272FEFEFEB4FEFEFEFEFEFEFEFEFEFEFEFE495BB5F651515149B5AD9A91",
      INIT_57 => X"B47464646262626C6262626261616262616161615959595969616161726A6A6A",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF636BBEFE5C6362625C5C5C5C",
      INIT_59 => X"FEFEFEFFF6F6F6F6B6B6F6F6F6B6B6B6F6FEFEF6FFFFFFF6FFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1313ADB60A1312120F6AEA4AFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"F6F6F6F6B6B6B6B6F6B6B6B6F6FEFEFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FEFFFFFEFFFFFEFEF6FEFFFF121264B613121352FEB6AD53FEFEFFFFF6FEFEFE",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFE",
      INIT_60 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"F5F5F5F5F6F6F6F5F6F6F6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_62 => X"64A4A4A464A46464A464A464646464A4A464A46464A464A4A4A46464ADADACA4",
      INIT_63 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA4ACADAD",
      INIT_64 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_65 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_66 => X"4848484848484848484848484848484850505050A4636363ADADADACADADADAD",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5ADADADADACACADAD484851A4",
      INIT_68 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B5B5B6B5B5B5B5B5B5B5B6B5B5B5B5B5",
      INIT_69 => X"B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_6A => X"A8A8A8A8A8A8A8A8A0A0A0A8A0A0A0A0ABA2A0A0F6B6B6ADB6B6B6F6B6B6B6B6",
      INIT_6B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F5F5F6F0F0F0F2E8F0F0F0",
      INIT_6C => X"F6B67676F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6D => X"756D6C6C656E767564636363645A636363B5BF6D6262625A6C6B6B6375757474",
      INIT_6E => X"929292925A63A4A4A35A5A5A6363646D63646363626262636A6A6A626C6B6B6B",
      INIT_6F => X"AC6A7272FEFEFEFEFEFEFEFEF6FEFEFE5BB5B6F6495149495149494951515151",
      INIT_70 => X"A4B4BCBC62626262616162626161616159596161615959596961616172726A6A",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6BB5FEFF6B62626374747474",
      INIT_72 => X"5253535352525252F6AD5C53FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFF6FEFFFF135CB6F60131313A04A5313A0013A12A0545C5DA",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"5B121312FEF6AD64FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FEFEFEFFF6F6FEFE13135CB61212131313121352135352121313531313131213",
      INIT_78 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFFFEFEFFFFFEFFFEFFFFFFFFFFFF",
      INIT_79 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7A => X"FEF6F6B5FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7B => X"A4A4A4A46464A464A4A4A4A4A4A464A4A4A4A4A4A4A46464ACA4A4A4ADADADAD",
      INIT_7C => X"ADADADADADADADADADADADADADADADADADADADADACACADADA4A4A4ACA4A4A4A4",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"4848484848484848484848485050484851505050ADADADA3ADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized109\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized109\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized109\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized109\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B5B5B5B5ADADB5B5ADADADADA4ACADAD9AA3A4A45151525A4848484848484848",
      INIT_01 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_02 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_03 => X"A8A8A8A8A8A8A8A8A0A8A8A8B5ABA1A0F6F6F6F6F6F6F6F6B6B6F6F6B6B6B6B6",
      INIT_04 => X"F6F6F6F6F5F5F6F6FCF4F4F5F9FAFAFBF8F8F8F9F0F0F8F8F0F0F0F0A8F0F0F0",
      INIT_05 => X"F6F6B676F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_06 => X"7675756D5E6E6E766D6C6C64635A63645A6DB56C6262625A6C6B6B6B76757574",
      INIT_07 => X"92929292A3A3A4A4F6F6B6A463636CB664636363636363636B6B6B6B6C6C6C6C",
      INIT_08 => X"ADAC6A6A5B5BA4AD5149525B4952495149494949495149495149494951515151",
      INIT_09 => X"5A5B9CA4616161616161616161616161595959596159595969616161726A6A6A",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5FEFEFE5A62626BA4646262",
      INIT_0B => X"AD535353FFFFFEF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"535B646401312A134A1353130013A13A0131313A04A5313A0053A12A545C5C5D",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF6F6FEFEA5ADB6B6",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"13131213121313130131313A12121313131213521353521213135313FEF66413",
      INIT_11 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFEFEB5F6F6F66464ADAD131B5B5C",
      INIT_12 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_13 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_14 => X"64A4A4A4A4A4A464ACA4A4A4ACACACACA4A4ACACA4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_15 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA4ADADAD",
      INIT_16 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"5A515048A4A3A39BA3A3A3A4A3A3A3A39BA3A3A3A4A4A49AADADADADADADADAD",
      INIT_19 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADB5B5ADADB5B548509BAD48484848",
      INIT_1A => X"B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1C => X"B3B4B4B3ABABB3B3ABABABABA9AAAAABABAAAAA9B6B6B6ACB6B6B6B6B6B6B6B6",
      INIT_1D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F3F6F6F6F0F0F8F9F0F0F0F0B3F3F2F1",
      INIT_1E => X"F6F6B675F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1F => X"6E767675665E666E636363625B636364636D6D646262625A746B6B6B76757574",
      INIT_20 => X"A4A4ACACA4ACADADA4A3A3A36364ADAC63636363646463636C6C6C6C756D6D6C",
      INIT_21 => X"FEFEAC62FEFEFEFEFEFEFEFE495BA4F6514949495B524949ACA4A4A4ACACACAC",
      INIT_22 => X"61595959616161616161616159595959595959595959595961616161626A6A6A",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEFFFEFEFEFFFFFF62626BB55959595A",
      INIT_24 => X"535B5B5CADA45B53FFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFF64B6FFFF4A13535C0013A13AAD655B53ADADADADADA5ADA5A5A5ADAD",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFF6AD64FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"535C64B61213121205C5B13AADADADA4ADADADADA4ADA5AD5B5C64645B13135B",
      INIT_2A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFFFEFEFEFFFEFEFEFFFFFE",
      INIT_2B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2D => X"ACA4A4A4ADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA4A4ADAD",
      INIT_2F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5ADB5A4ADADAD9A9A9A51ADACA39A",
      INIT_33 => X"B6B6B6B6B6B5B6B6B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_34 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_35 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_36 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FAF9F4F5F4F3F2F2F6F6F5F5F6F6F6F6",
      INIT_37 => X"F6F6F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_38 => X"6E6E6E766D5F5E666C6363636463636C5A5A5B6462626262746B6B6B75757575",
      INIT_39 => X"FEFEFEFEF6F6FEFEF6FEF6F6646DF6F6635B63636C6463636D6D6D6D7676756D",
      INIT_3A => X"FEFEFEB5FEFEFEFE5BACF6FE5B5B5B5AF6B5A4A3FEFEFEF6FEFEFEFEFEFEFEFE",
      INIT_3B => X"5959595959595959595959595959595959595959595959596161615962626262",
      INIT_3C => X"FFFFFFFEFFFFFFFFFEFFFFFFFEFFFEFFFEFEFEFEFEFEFFFE626BB5FE59595A5A",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"ADFEFFFF5C5C5BADADA56464FFFFF6F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"A4646464FEF6B5ADFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFEFEFFFEFEFFFFFE5CA4ADB5",
      INIT_44 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_45 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_49 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5ADADADADADADADAD",
      INIT_4C => X"B5B6B6B6B5B5B6B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6B6B6F6B6B6B6B6F6B6B6B6B6B6B6B6B6",
      INIT_4F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_50 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_51 => X"5E66666E6477675F636B6363636363635A5A5A5A6B62626274746B6BB6757575",
      INIT_52 => X"FEFEFEFEFEFEFEFEF6F6F6FE6CB6F6F65B6363646563635A6D6D6D656E6E6E6E",
      INIT_53 => X"F6F6F6F6F6F6F6F6F6F6F6F6FEF6F6F6FEFEFEF6FEFEFEFEFEFEFEF6FEFEFEFE",
      INIT_54 => X"595959595959595959595959615A5959626262626262626262626262F66B6262",
      INIT_55 => X"FFFFFFFFFFFFFFFFFEFEFFFFFEFEFEFEFEFEFEFEFEFEFEFE6BFEFEFE5A5A5A62",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FEFFFEFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFFFFFFFFFEFEFEFFFFFEFFFEFE",
      INIT_5D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_60 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_61 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_64 => X"B5B5B5B5B5B5B5B5ADADB5B5ADB5ADB5ADADADADADADADADADADADADADADADAD",
      INIT_65 => X"B5B6B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_66 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5",
      INIT_67 => X"B6F6F6F6F6F6F6F6F6F6F6F6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_68 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_69 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_6A => X"675F565E6365B777636363635A6363635A5A5A5A6B62626274746B6BF6AD6C74",
      INIT_6B => X"F6FEFEFEFEFEF6F6F6F6F6F6B5F6F6F6636363646363635B66665D5D5E666666",
      INIT_6C => X"ACACACACADADACACADADADADB6B5B5B5F6F6F6B6F6F6F6F6FEFEFEFEF6FEFEFE",
      INIT_6D => X"5A5A5A5A62626262626262626262626262626262626262626A6A6262ACACA462",
      INIT_6E => X"FEFEFFFEFFFEFEFEFEFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5A5A62B5",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFEFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FEFEFFFEFEFEFEFEFFFEFEFEFEFEFFFEFEFEFEFEFEFEFEFEFEFFFFFEFFFFFEFF",
      INIT_76 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_78 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_79 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7D => X"B5B5B5B5B5B5B5B5ADADADADADADADB5ADADADADADADADADADADADADADADADAD",
      INIT_7E => X"B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A262A2A2A2A262A2A2A2A2A262A2A2A2A2A262A2A2A2A2A2A2A2A2A2A262A2A2",
      INIT_01 => X"A25AA262A2A2A25A62A262A26262A2A262A2625AA2A2A262A2A262A2A2A262A2",
      INIT_02 => X"62625A62625A5A5A5AA2625AA25A62625A625A6262625A62A2625A6262625A62",
      INIT_03 => X"5A5A5A5A5A5A5A5A625A5A625A625A5A5A5A5A5A5A5A626262625A5A5A626262",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_09 => X"5A5A5A5A5A5A5A5A5959595959595959595959595A5959595A5A5A5A5959595A",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_0B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0E => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A363A3A3A45A63636363635B5A635B6363",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A635A5A5AA4A4A4A4",
      INIT_10 => X"625A5A5A5A5A625A5A6262625A5A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"5A62625A5A62625A6262626262625A625A6262625A62625A5A5A5A5A5A5A625A",
      INIT_12 => X"A2625AA262A262A262626262626262625A6262625A626262A262626262626262",
      INIT_13 => X"A26262A2A26262A2A2A2A2A262A262A26262A2A2A2A2A2626262A2A262A2625A",
      INIT_14 => X"A2A3A2A2A26262A2A2A2A2A262A262A2A2A2626262A262A2A262A3A2A26262A2",
      INIT_15 => X"A2A2A2A2A2A262A2A2A26262A2A262A2A26262626262A2626262A262A26262A2",
      INIT_16 => X"A26262A2A2A2A2A2A262A262A26262A2A2A2A2A262A2625AA2A262A2626262A2",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A262",
      INIT_19 => X"62A262A2A262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1A => X"5A5A62625A6262625A625A6262626262A26262A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_1B => X"5A625A62A26262625AA26262A26262625A5A6262626262625A626262A2625A62",
      INIT_1C => X"5A5A5A5AA25A5A5A625A5A5A5AA2625A5A5A62A2625A5A5A625A5A5A5A625A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595959595959595959595A5959595959595A",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2",
      INIT_26 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_27 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A463A3A3A45B636363635B5A5A5B5B5B5A",
      INIT_28 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A4A3",
      INIT_29 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"5A625A6262626262625A62625A5A625A5A625A5A625A5A625A5A625A5A5A625A",
      INIT_2B => X"A26262A26262626262626262625A6262626262626262626262626262625A5A62",
      INIT_2C => X"A2A262A2A2A262A2A2625AA2626262A2A2626262A26262A26262626262626262",
      INIT_2D => X"62A25A62A3A26262A2A2A3A362A2A2A262626262A262A2A2A2A2A262A26262A2",
      INIT_2E => X"6262A26262625AA2A2A2625A62625AA262A2626262A262A262625AA262A25A62",
      INIT_2F => X"A2A262A2A2A2A2A2A2A2A262A2A2A262A2A2A2626262A262A2A262A2A2A262A2",
      INIT_30 => X"A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2",
      INIT_32 => X"A2A262A2626262A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A262",
      INIT_33 => X"5A6262626262A2A2A262A262A2626262625AA262A2626262626262A26262A2A2",
      INIT_34 => X"62626262625A625A62A26262625A626262626262A2625A62626262626262A2A2",
      INIT_35 => X"5A5A5A5A625A5A5A5A5A5A5A625A5A625A5A5A62625A5A5A5A62625A5A625A62",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A625A5A",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3B => X"5A5A5A5A5A5A5A5A5959595A5959595959595959595959595959595959595959",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_3D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2",
      INIT_3F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_40 => X"A4A4A4A4A3A4A4A4A4A4A4A4A4A3A3A4A3A3A4A463636363635A5A63635B6363",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A45A",
      INIT_42 => X"5A5A5A625A5A625A5A625A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"62625A6262626262625A5A62625A62626262626262625A5A5A5A5A625A625A5A",
      INIT_44 => X"6262626262626262626262625A5A6262626262626262625A5A625A625A626262",
      INIT_45 => X"A26262A2A26262A2626262A26262626262626262A262626262626262A2626262",
      INIT_46 => X"62A26262A262626262A2A2A2A2A3A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_47 => X"62626262A2626262A2A25A626262A2A2A25A6262A2625A62626262A262A2A2A2",
      INIT_48 => X"62A2A2A2A2A2A2A2A262A262A2A2A2A262A2A262A2A262A262A262A2A2A2A262",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"A2A2A2A262A2A2A2A262A262A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2",
      INIT_4C => X"6262625A62A2A2A262A262A262A262A2626262626262626262626262A262A2A2",
      INIT_4D => X"5A5A5A5A5A5A5A625A62625A6262625A626262625A5A5A5AA2625A5AA26262A2",
      INIT_4E => X"625A5A625A625A62625A5A5A625A5A626262626262A25A625A6262625A5A5A62",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_53 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_54 => X"5A5A5A5A5A5A5A5A59595A5A59595A5959595959595959595959595959595959",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_56 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2",
      INIT_58 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_59 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A3A3A4A4636363635A5B5B63635A5B63",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4635A",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5C => X"625A625A6262626262626262626262625A625A625A5A5A5A5A5A5A5A5A625A5A",
      INIT_5D => X"6262625AA2626262626262A25A6262625A62626262626262625A62625A626262",
      INIT_5E => X"62A262A2A2A262A26262A2A2626262626262A2A2A26262A2626262A262626262",
      INIT_5F => X"6262A26262A2626262625AA2A262625A62A2A262A2A2A262A2A2A2A262A2A2A2",
      INIT_60 => X"A2A2A2A2A262A2A2A26262A26262A26262A26262A2626262A262A2A262A2A2A2",
      INIT_61 => X"A2A2A2A262A2A2A2A262A26262A2A2A2A2A2A262A2A2A262A2A2A2A26262A262",
      INIT_62 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_64 => X"A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2",
      INIT_65 => X"6262A262A2A26262A25A62A2A26262A262626262A262A262A2A2A2A2A2A2A262",
      INIT_66 => X"625A62625A625A5A5AA26262625A626262625AA25AA25A5A62625A5A5A626262",
      INIT_67 => X"625A5A5A625A5A625A5A5A625A625A5A62625A5A5AA26262A262A2625A626262",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6D => X"5A5A5A5A5A5A5A5A5959595A5959595959595959595959595959595959595959",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_70 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2",
      INIT_71 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_72 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A3A3A4A4636363A35B5A5A5B635A5A63",
      INIT_73 => X"5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A45A5A",
      INIT_74 => X"625A5A626262625A62625A625A5A5A5A5A5A5A5A625A625A5A5A5A5A5A5A5A5A",
      INIT_75 => X"62625A5A5A5A62625A6262625A6262625A625A625A5A5A5A5A6262625A5A5A5A",
      INIT_76 => X"626262A2A2A262A26262A262626262625A62A262626262A26262626262626262",
      INIT_77 => X"A2A2A2A2A262A2A262A262A2A2A262A26262A2A2A2A2A2A2626262A2A2626262",
      INIT_78 => X"625A6262626262625A6262A26262625A62626262A2A25A5AA2A2A2A2A2A3A2A2",
      INIT_79 => X"62A26262626262A2A2625A6262626262625AA262A25A5A62A2A26262A2A26262",
      INIT_7A => X"A2A2A2A2A2A2A262A2A262626262A2A2A2A2A262A2A2A2A2A2A2A2A2A2A262A2",
      INIT_7B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"A2A26262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7E => X"62626262A26262A2A2626262A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A262A262",
      INIT_7F => X"62625A5A625A5A5A6262A262626262625A62626262626262625A5A5A62A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized110\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized110\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized110\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized110\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F6F6F6F6F6B6F6F6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_01 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_02 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_03 => X"B7776F67636365A7636363635A5A63635A5A5A5A6B6362626C6C6B6BF6F6AD63",
      INIT_04 => X"FEF6FEFEF6F6FEF6F6F6F6F6F6F6F6F6636464AD63635B5B5E6665635F5E5E5E",
      INIT_05 => X"6262626263636362A4636363ADACACACB5B5B5ADF6F6B6B6FEFEF6F6F6FEFEFE",
      INIT_06 => X"62625A626262626262626262626262626A6262627B73726A626A737B62626262",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE62ACF6FE",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFEFEFEFEFFFEFEFEFE",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFEFFFFFEFEFFFFFEFEFFFEFFFEFFFFFEFF",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_13 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"ADB5B5B5ADB5B5B5ADB5ADADADADADB5ADADADADADADADADADADADADADADADAD",
      INIT_17 => X"B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_18 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B6B6B6B6B6B6B5",
      INIT_19 => X"F6F6F6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_1A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6",
      INIT_1B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1C => X"5DA7AFAF62626263636362625B5B5B625A5A5A5A6362625A63636363F6F6F66D",
      INIT_1D => X"F6FEF6FEF6F6F6F6F6F6F6F6F6F6F6F664646DB65B5B5B63646363636F6F6F6E",
      INIT_1E => X"626262626262626263636262ACA46363B5ADADACF6B6B6B5FEFEF6F6FEF6FEFE",
      INIT_1F => X"6262626B62626262626262626A626262BB7B736AFEBEBDBC62626AB562626262",
      INIT_20 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEADB6F6FE",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFE",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFEFFFEFEFFFFFFFEFFFFFFFF",
      INIT_28 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACACADAD",
      INIT_2B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2F => X"B5B5B5B5ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_31 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B5B6B6B6B5B5B5B5",
      INIT_32 => X"B6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_33 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6",
      INIT_34 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_35 => X"62625B5C626262625B5A5A5A5B5B5B5B6363635B636363636D646463F6F6F6F6",
      INIT_36 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6646DF6F65B5B63645A5A5B5A5C5C5B5A",
      INIT_37 => X"626262626262626263636362ACAC6363B5B5ADACF6B6B6B5FEFEF6F6F6FEFEFE",
      INIT_38 => X"626263636262626262626262BC7B736AFFFEBDBDB4FFFFFF6A6B6BAC62626262",
      INIT_39 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEB5B5B6F663A4ACAD",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FEFEFEFEFEFFFEFFFEFEFEFEFFFEFFFFFFFFFFFEFFFFFEFEFFFFFFFEFFFFFFFF",
      INIT_41 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_42 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_43 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACACADAD",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"ADADB5B5ADB5B5ADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_49 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4A => X"B6B6B6B6ADB6B6B6B6B5B5ACB6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5",
      INIT_4B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6B6B6B6B6",
      INIT_4D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4E => X"5A5A5A5A5A5A5A5A635B5A5A636363636363636364646464F6AD6464F6F6F6F6",
      INIT_4F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADF6F6F65B6364645A5A5A5B5A5A5A5A",
      INIT_50 => X"626262626362626263636363ACACAC63B5B5B5ADF6F6B6B6FEFEFEF6F6F6FEFE",
      INIT_51 => X"62626262626262627B726262FFFFFFBDFFFFFFFFFFFFFFFF73BEFFFF626A6B6B",
      INIT_52 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEB5B5B6F663A3ACAD62626263",
      INIT_53 => X"FFFFFFFFFFFFFFFFFEFEFFFFFEFEFEFFF6FEFEFEFEFEF6F6FEFEFEFEFEFEFEFE",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFF6B6FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFEFEFEFEFEFEFEFFFEFEFEFFFFFEFFFFFEFFFEFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_5A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5B => X"FEFEF6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACADADAC",
      INIT_5D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"ADADADADADADADADADADADADADADADADA4A4A4A4ADA4A4A4ADADADADADADADAD",
      INIT_60 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_61 => X"ADADADB5ADADADB5ADADADB5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_62 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5",
      INIT_63 => X"B6B6B6B6A0A1B5B6A0A0A0A0B6B5B5ABB6B6B6B6B5B6B6B6B5B5B5B6B5B5B5B5",
      INIT_64 => X"B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_65 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B6F6B6B6B6",
      INIT_66 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_67 => X"5B5B5B5A5B5B5B5B63636363646363636D6C6464646C6C6DF6F6B664F6F6F6F6",
      INIT_68 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65B6364AD5B5B5B5B5B5B5B5B",
      INIT_69 => X"6262626263636362ACAC6363B5B5ADACF6B6B6B5FEFEF6F6FEFEFEFEF6F6F6FE",
      INIT_6A => X"6262626262626262FFBD6B62FFFFFFFFFFFFFFFFFEFFFFFF6A6B6BB462626262",
      INIT_6B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEB5B6F6FEA4ACADB56262636362626262",
      INIT_6C => X"FEFFFFFFFFFEFEFFFEFEFEFFFEFEFEFE5E5DF6FE9C5C539DFEFEFEF6FEFEFEFE",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFADFFFFFF12121213FFFE6412FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_72 => X"FEFEFEFEFEFFFFFEFFFFFFFFFFFFFFFEFFFFFEFEFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFEFFFE",
      INIT_74 => X"ACA2A2A2FEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_75 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACACACAC",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_77 => X"A4A4A4A46363A3A4A3636363ACACA4A3ADADADACADADADADADADADADADADADAD",
      INIT_78 => X"ADADADADADADADADADADADADA4ADADADA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_79 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"ADADADB5ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"ACA3A2A1ADADADADB5B5B5ADB5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5ADB5B5B5",
      INIT_7C => X"ADB6B6B6A0A0A0A1A0A0A0A0A1A0A0A0AAABA1A1A1A1A1A2A1A1A1A1A1A1A1A1",
      INIT_7D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7E => X"F6F6F6F6F6F6F6F6F6F6F6F6B6F6B6F6F6B6F6F6B6F6B6F6B6B6B6B6B6B6B6B6",
      INIT_7F => X"ADADADADB5B5ADADB6B6B5B5B6B6B6B6F6F6F6B6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized111\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized111\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized111\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized111\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"635B5B5B6363636363636363756C64647F7F7F7E64646D7FADADACA4ADADADAD",
      INIT_01 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F66364B5F65B5B5B5B5B5B5B5B",
      INIT_02 => X"63636262ACA46363B5ADADACF6B6B5B5FEF6F6F6FEFEFEFEF6F6F6F6F6F6F6F6",
      INIT_03 => X"62626262626262626B6A62626B6B6B6B6B6B6B6B6262626B6262626262626262",
      INIT_04 => X"5C5CA4A45C5C64645C5C6464ADADA565ACADADB563A3ACAC6262626262626262",
      INIT_05 => X"FEFFFFFFFEFFFFFEFEFEFEFE5CADFEFE545D545C5353549D5B5B5353A4A4ADAD",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFEFEFEFFFEFFFEFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"AD645B53F6F6F6B6FFFEF6F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"B6FFFFFF1213535B1212121313121212A4AD645B5B64A4A45B5B5B5B535B5B5B",
      INIT_0A => X"FEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FEFEFEFEFFFEFEFEFFFEFEFFFFFFFFFEFFFFFEFEFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFE",
      INIT_0D => X"A2A2A2A2ACA3A25AA3ACACACA3A2A3A3A2A2A3A3A3A2A2A2F6F6B5ACFEF6F6F6",
      INIT_0E => X"ADADADADADADADADADADADADADADADADADADADADADADADADACADADADACACACAC",
      INIT_0F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_10 => X"63636363ACACA4A3ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_11 => X"ADADADADA4A4ADADA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A46363636463636363",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADACADADADACA3A4A4ADADADAD",
      INIT_13 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5ADAD",
      INIT_15 => X"A0A0A1A9A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0ABABABA1B5ADACAC",
      INIT_16 => X"B6B6B6B6B6B6B6B6B5B6B6B6ABACB4B5AAAAAAABAAAAAAAAAAAAAAAAA9A9A9AA",
      INIT_17 => X"F6F6F6F6F6B6F6F6F6F6F6F6B6F6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_18 => X"64646363ACA4A4A4ADADADACB5ADADADB6B6B6B5F6B6B6B6F6F6F6F6F6F6F6F6",
      INIT_19 => X"6363636363636363646463637F7F766DFFBFBF7F636364FF6363636363636363",
      INIT_1A => X"ADB6B5F6ADADADADADADADADADADADADADADADAD64A5ADAD5B5B5B635B5B5B5B",
      INIT_1B => X"ACACACA4B5B5ADADF6B6B6B5F6F6F6F6F6FEFEFEF6FEF6F6F6F6F6F6F6F6F6F6",
      INIT_1C => X"6262626262626262626262626262626262626262626262626262626263636363",
      INIT_1D => X"A5645353ADADADADFEFEF6B6F6F6FEFEADADB5B663A4ACAC6262636362626262",
      INIT_1E => X"A5A4A4A5A4A4A4A45B5B5B9C5353535B5D5D53545354535C5352525353535353",
      INIT_1F => X"FFFFFFFFFFFFFEFEFFFFFFFFFFFEFFFEFEFFFEFFAEB6F6FEAEAEAEAEA5A5A5AE",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"12125353121312121212121312121212121212125C531212ADADADA4FEF6B6AD",
      INIT_23 => X"FFFFFFFFFFFFFFFFB6F6F6FEADADADAD646464A464646464646464645B5B5B5C",
      INIT_24 => X"FFFEFEFEFEFEFEFEFFFFFFFEFFFFFEFEFFFFFEFFFEFEFFFEFFFFFFFFFFFFFFFF",
      INIT_25 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFE",
      INIT_26 => X"A2A2A2A25A5A5A5AA25A5A5AACACACACF6F6B5ADFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_27 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACADACACACAC",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_29 => X"63636363A3636363ADADACA4ADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"ADADADADADADADADA4ADADAD6463A464636363636363636363A3A36363636363",
      INIT_2B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5ADADADADADAD",
      INIT_2E => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A1A0A0A0A0A0A0A0A0A0A2A0A0A0B5ADACAB",
      INIT_2F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B6ACACADB5A8ABABAB",
      INIT_30 => X"F6F6F6B6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_31 => X"5B5B5B5B635B5B5BA4A46463ADADADACB5B5ADADB6B6B6B6F6F6B6B6F6F6B6F6",
      INIT_32 => X"6363636364636363766D6464BFBFBF7FB6FFFFFF636363635B5B63635B5B5B5B",
      INIT_33 => X"F6F6F6F6F6F6F6F6B6B6B6F6ADADADB6ADADADADA5A5A5A5636364A463635B5B",
      INIT_34 => X"B6B6B5B5F6F6F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_35 => X"62636363626262625A62626263625A626363636363636363ACACA4A4ADADADAD",
      INIT_36 => X"5C535353FEF6ADADFEFEFEFEF6F6FEFEB5B5B6F6ACACADAD6363A4A463636363",
      INIT_37 => X"ADADADB55CA4A4A5534A5353535353535D5D5D545C5D53535353535353535353",
      INIT_38 => X"FFFFFFFFFEFFFFFEFFFFFEFEFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6F6F6",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"521252521252121252125252125252525252125252525252FFF6ACA4FFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEF6F6F6FEADADADB65C64A4A452121252",
      INIT_3D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFFFEFEFEFFFEFFFFFFFFFFFEFFFFFEFF",
      INIT_3E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3F => X"A2A2A2A25A5A5A5A5A5A5A5AFEF5ACA2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_40 => X"ADADADADADADADADADADADADADADADADADADADADACACADADACACACACACACADAC",
      INIT_41 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_42 => X"ADADADADADADADADACACADADADADACA4ADADADADADADADADADADADADADADADAD",
      INIT_43 => X"ADADADADADADADAD6363ACAD63636363A3A3A363ADADACA4ADADADADADADADAD",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_46 => X"B5B5ACA2B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5ADB5ADADADADADADADADADAD",
      INIT_47 => X"A8A0A8A8AAA9A9A9B5B5ADABB5B5B5B5B5B5B5B5ADADADB5ABACACADA1A2A2A3",
      INIT_48 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A8A8ACB5",
      INIT_49 => X"B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4A => X"636363636363636364636363ADACACA4B5ADADADB6B6B6B5F6B6B6B6B6B6B6F6",
      INIT_4B => X"6363636364646463BFBF766CFFFFFFFFA5ADB6FF646464646464646463636464",
      INIT_4C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6A5A5B6F6A5A5A5A564A4A4A563636363",
      INIT_4D => X"FEF6F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4E => X"ACACACACA4A4A4ACACACACA4ACACACACADADADADB5B5ADADB6B6B6B5F6F6F6F6",
      INIT_4F => X"A4A4A4A55C5C5C5CFEFEF6ADFEFEFEFEF6F6F6F6B5B5B5B6ADADADB5ACACACAD",
      INIT_50 => X"FEFEFEFE5353ADF6535353545C5C5C54F6F6AEA5FEFEFEFEF6F6FEFEADB6B6F6",
      INIT_51 => X"FFFFFFFEFEFEFFFEFFFEFEFEFEFFFFFFFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFE",
      INIT_52 => X"FEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"5A5A5A5AFEF6ADA4FEFEFEFEF6FEFEFEACB5F6F65BA3A4A45A5A5A5AFFFFFEAD",
      INIT_55 => X"FFFFFFFEFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFEF6FFFFFF5159ACF55A595951",
      INIT_56 => X"FEFEFEFFFEFFFEFEFEFEFEFFFFFFFFFEFEFEFEFFFFFFFEFEFFFFFFFEFFFFFFFF",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_58 => X"F6FEFEFEADB5F6F6A3ACACACA3A2A3A3FEFEFEB5FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"ADADADADADADADADADADADADADADADADADADADADACACADADACACACACACACACAC",
      INIT_5A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"ADADADADADADADADADACA4A4ADADADADADADADADADADADADADADADADADADADAD",
      INIT_5D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADADADADADADADADADADADADADAD",
      INIT_60 => X"B6B5B6B5B5B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_61 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6ACB6B6B6ADABA9A8",
      INIT_62 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_63 => X"636364646363636364636363ADACACA4B5ADADADB6B6B6B5B6B6B6B6B6B6B6B6",
      INIT_64 => X"646464646D646464FFFFBF7FBFBFFFFFFFFFFFFF76BFBFFF6C6D6D7564646464",
      INIT_65 => X"F6F6F6F6F6F6F6F6F6F6F6F6A5F6F6F6ADADADA564ACADAD6363636364636363",
      INIT_66 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_67 => X"B6B6B6B6B6B6B6B6B6B6B6B6F6F6F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6FEFEF6F6F6F6B6B6B6F6",
      INIT_69 => X"53A4FEFEF6ADA45CFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6A => X"FFFFFEFEFEFEFEFEFFFFFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6B => X"FFFFFFFFFFFFFEFEFFFFFFFEFFFEFFFFFEFEFEFEFEFFFFFFFEFFFFFFFEFEFEFE",
      INIT_6C => X"FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFEFFFFFFFFFEFFFF",
      INIT_6D => X"FEFFFFFEFEFEFEFEFFFFFFFFFEFFFFFFFEFFFEFFFFFFFFFFFFFFFFFEFFFEFEFF",
      INIT_6E => X"FEFFFFFEFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF5A59B5FEFEF6ADA3FFFFFEFE",
      INIT_6F => X"FEFEFEFEFEFEFFFEFEFEFEFEFEFFFEFEFEFEFEFFFEFFFEFEFEFEFFFFFFFFFFFE",
      INIT_70 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_72 => X"ADADADADADADADADADADADADADADADADADADADADACACACADACACACACACACACAC",
      INIT_73 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_74 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_75 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADADADADADADADADADAD",
      INIT_79 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B5B6B5B5B5B6",
      INIT_7B => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7C => X"6363636463636363A4646463ADADADACB5B5ADADB6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7D => X"6463636376646464FFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFF6C6D6D7664646464",
      INIT_7E => X"F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6F6ACADADB5636363646363636363636363",
      INIT_7F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized112\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized112\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized112\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized112\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEFEFEFEFEFEF6FEFEFEFEFEFEFEFEF6F6FEFEFEF6FEFEFEFEF6F6F6F6F6F6F6",
      INIT_01 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"FEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_04 => X"FEFFFFFFFEFEFFFEFFFEFFFFFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFE",
      INIT_05 => X"FFFFFFFFFEFFFFFFFFFFFFFFFFFEFEFFFFFEFFFFFFFEFFFFFEFFFFFEFEFFFEFF",
      INIT_06 => X"FEFEFEFFFFFEFEFFFFFFFFFFFEFFFFFFFEFEFFFEFFFFFFFEFFFFFFFFFFFFFEFF",
      INIT_07 => X"FEFEFEFEFEFEFFFEFFFFFEFFFFFFFFFFFEFFFFFFFEFEFEFEFFFEFEFEFEFEFEFE",
      INIT_08 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFFFEFEFEFFFEFEFE",
      INIT_09 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0B => X"ADADADADADADADADADADADADADADADADACACACACACACACACACACACACACACACAC",
      INIT_0C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_10 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_11 => X"B5B5B5B5B5ADB5B5ADADADB5ADADB5B5ADADADADADADADADADADADADADADADAD",
      INIT_12 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_13 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B6B5B5B5B6",
      INIT_14 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_15 => X"6363636364636363ADACACA4B5ADADADB6B6B5B5B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_16 => X"64646363766D6464FFFFFFBFFFFFFFFFB6BFBFFF6D6DB6B66464646C63636364",
      INIT_17 => X"F6F6F6F6F6F6F6F6F6F6F6F6ADB5B6B663A4ACAD636363636363636363636363",
      INIT_18 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_19 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1D => X"FEFFFFFEFEFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1E => X"FFFEFFFEFEFFFEFEFFFFFEFEFEFFFEFFFEFEFEFEFEFEFEFEFFFEFFFEFEFEFEFE",
      INIT_1F => X"FEFEFEFEFFFFFEFEFFFFFEFEFEFEFFFFFEFEFEFEFFFFFFFFFFFFFEFFFEFEFFFF",
      INIT_20 => X"FEFFFEFFFEFEFEFEFEFEFEFFFFFFFEFEFFFEFFFEFEFEFEFFFFFEFFFEFEFEFEFE",
      INIT_21 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFE",
      INIT_22 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_23 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_24 => X"ADADADADADADADADADADADADACADADADACACACACACACACACACACACACACACACAC",
      INIT_25 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_26 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_27 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"B5B5B5B5B5ADADB5ADADB5ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B6B6B5B5B5B6",
      INIT_2D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2E => X"64636363ACACA4A4ADADADADB6B5B5B5B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2F => X"64646363646464646D6D6D6C6C6D6D6D6464646C636364646363636363636363",
      INIT_30 => X"F6F6F6F6F6F6F6F6B6F6F6F6ADADB5B66364A4AD63635B636363636363636363",
      INIT_31 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_32 => X"FEFEF6FEF6FEF6FEF6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_33 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_34 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_35 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_36 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_38 => X"FEFEFEFEFFFEFEFEFFFEFEFEFFFEFFFFFEFEFEFEFEFEFEFEFEFFFFFEFEFEFEFE",
      INIT_39 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFFFEFEFEFEFEFEFFFFFEFEFEFEFFFE",
      INIT_3A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3D => X"ADADADADADADADADADADADADADACADADACACACACACACACACACACACACACACACAC",
      INIT_3E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_40 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_41 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_43 => X"ADB5B5B5ADADADB5ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_44 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_45 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5",
      INIT_46 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_47 => X"ADACACA4ADADADADB6B6B5B5B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_48 => X"636363636464646363636363636363635B5B5B635B5B5B5B63635B5BA4646363",
      INIT_49 => X"F6F6F6F6F6F6F6F6B6F6F6F6ADADB5B664A4ACAD636363646363636363636363",
      INIT_4A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEFEF6FE",
      INIT_4D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFEFEFEFEFEFEFFFEFEFEFEFEFF",
      INIT_52 => X"FEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFEFEFEFE",
      INIT_53 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_54 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_55 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_56 => X"ADADADADADADADADACADACADACADACACACACACACACACACACACACACACACACACAC",
      INIT_57 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_58 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_59 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"B5B5B5B5ADB5ADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5ADB5B5",
      INIT_5E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_60 => X"B5B5B5ADB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_61 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6363635BA4A46463ADACACA4ADADADAD",
      INIT_62 => X"F6F6F6F6F6F6F6F6F6F6F6F6B5B6B6B6ADADADADA4A4ACAC636364645B5B6363",
      INIT_63 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_64 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_65 => X"FEFEFEFEFEFEFEFEFEF6FEFEF6FEFEFEFEFEF6FEFEFEFEFEF6F6F6F6F6F6F6F6",
      INIT_66 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6A => X"FEFFFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6B => X"FEFEFEFEFEFEFEFEFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6F => X"ACADADADADACACADACACACADACACACACACACACACACACACACACACACACACACACAC",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_72 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_73 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_74 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_75 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_76 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5ADB5B5B5",
      INIT_77 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_78 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_79 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_7A => X"A4A4ACACA4A4A4A4ACACACA4ADACACACADADADADADADADADB5B5B5ADB6B6B6B6",
      INIT_7B => X"F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B5B6B6B6ADADADB5ADADADADACACACAD",
      INIT_7C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7E => X"FEF6FEFEFEFEFEFEF6F6FEFEF6F6F6F6F6FEF6F6FEF6F6F6F6F6F6F6F6F6F6F6",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEF6FEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized113\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized113\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized113\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized113\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_16_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_16_sp_1 <= addra_16_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_04 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_05 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"ACACADADACADACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_09 => X"ADADADADA3A2A3ADA4A3A3A3ADADADACADADADADADADADADADADADADACADADAD",
      INIT_0A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0E => X"ADADADADADADADADADADADADADADADADADADADADA1A0A2ADADABA2A2ADADADAD",
      INIT_0F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADADAD",
      INIT_10 => X"B6B6B6B6B6B6B6B6B5B6B6B5B6B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_11 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_12 => X"B6B6B6B66A6AABB5B6B5ACABB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6B5B6B6B6B6B6B6B6B6B6B6B6B6F6F6F6B6",
      INIT_14 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B6B6B6B6B5B5B6B6",
      INIT_15 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_16 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_17 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6AC63A4ACF6F6B5ACF6F6F6F6",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6F6",
      INIT_19 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1B => X"F6FEFEFE5B515AA3FEFEF6A4FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_20 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEB5FEFEFEACA2ABACFEFEFEB5FEFEFEFE",
      INIT_21 => X"A4A4A4ACA4A4A4A4ACACACA4ACACACACACACACACACACACACACACACACACACACAC",
      INIT_22 => X"ACADADAD62A3A2A3A363A362ACA4A4A4ADADADACACACACACACACACACACA4ACAC",
      INIT_23 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_24 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_25 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_26 => X"ADADADACACACADADABABACACABABABABA3A3ABABACACACA4ADADACACADADADAD",
      INIT_27 => X"ADADADADADADADADADADADADADADADADABADADADA0A0A0A0A0A0A0A0ABABA2A0",
      INIT_28 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5ADB5ADADB5B5ADADADADADADADAD",
      INIT_29 => X"B6B6B6B6B6B5B6B6B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2A => X"B4B3B3B3B5B5B5B5B6B6B5B5B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_2B => X"6BB4B6B66A6A6A6A69696969B5B4AB6AB5B6B6B6B5B5B5B5B4B4B4B4ABB3B3B4",
      INIT_2C => X"B6F6F6F6F6B6F6B6B6F6F6F6F6F6F6B6F6F6F6F6F6F6F6F6B6F6F6F6F6B6F6F6",
      INIT_2D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2F => X"F6F6F6F6B5B6F6F6ADB5B5B5ACACACACADACACACB6B6B6B5F6F6F6B6F6F6F6F6",
      INIT_30 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F69AA4EDF6636B5A9A63626262F6B6ACAC",
      INIT_31 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEF6F6FEF6F6F6FEF6F6FEF6F6F6F6F6F6F6F6F6",
      INIT_32 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_33 => X"F6B6B5ADF6F6F6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_34 => X"5151A4AD51515151A4514951FEFEF6ACF6F6FEFEADB6F6F6ADADADADADADADAD",
      INIT_35 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFE",
      INIT_36 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_38 => X"F6F6F6FEB5B5F6F6B5B5B5B5ADADB5B5F6F6B5B5F6F6F6F6FEFEFEFEFEFEFEFE",
      INIT_39 => X"FEFEFEFEFEFEFEFEFEFEFEFEB5F6FEFEA2A2A3ADA2A2A2A2B5ABA2A2FEFEFEF6",
      INIT_3A => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_3B => X"A3A4ACAC62A36262A362A362A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_3C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACACADAD",
      INIT_3D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3F => X"A0A0A0A0A0A0A0A0A1A0A0A0A3A1A1A1ADADADACADADADADADADADADADADADAD",
      INIT_40 => X"ADADADADACADADADACACACACACACACACA0A0ABACA0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5B5B5B5B5ADADB5ADADADADADADADADAD",
      INIT_42 => X"B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_43 => X"B6B6B6B5B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_44 => X"6A6A6BAC6A6A6A6A6969696A686868696868686868686868A9A96868B4ABA9A9",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6F6B6B6B6B6B5B6B6B6B5B5B5B5B5B6B6B5",
      INIT_46 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_48 => X"616161626161616162626262B6ADAB62F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_49 => X"F6F6F6F6B6F6F6F6B6B6B6B6A4F5F5B69B9B9B9B626B639B62626262625A6262",
      INIT_4A => X"F6FEFEFEF6FEF6F6FEF6FEF6F6F6F6F6F6F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_4B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6F6FE",
      INIT_4C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4D => X"5151515151515151494951514949494949494949525149499B525252F6F6ADAD",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEF6F6F6F6B5B6F6F6B5B5B5B5515AB5B5",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"A2A2A2A2A3A3A2A2ACABA3A3FEFEF6B5FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_52 => X"F6F6F6F6F5F5F5F6F5F5F5F5A2A2A3B5A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_54 => X"62626262A26262A3A2A3A3A2ACA4A4A3A4A4A4ACA4A4A4A4A4A4A4A4ACACADAC",
      INIT_55 => X"ADADADADADADADADADADADADADADADADADACADADACACACACA4A4A4AC6263A3A4",
      INIT_56 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_57 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_58 => X"A0A0A0A0A0A0A0A0ADADABA0ADADADADADADADADADADADADADADADADADADADAD",
      INIT_59 => X"A0A0A1AAA0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_5A => X"B5B5B5B5B5B5B5B5B5B5B5ADB5ADADADADADADADADADADADADADADADAAABABAC",
      INIT_5B => X"B6B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B6",
      INIT_5D => X"6A6B6B6B6A6A6A6A69696A6A6868696968686868AC696868B6B6B6B6B6B6B6B6",
      INIT_5E => X"F6F6F6F6B5B6F6F664ACADAD6364646463636363636363636C6363636D6D6D6C",
      INIT_5F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_60 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_61 => X"62625B9CF6F6AC62F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_62 => X"5E5E5E5E5D5C5E5E5E5E66669B9A9B5C9B9B9B9B62626B62636262629CA4A4A4",
      INIT_63 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADADF6F65EA6A6A65E5E5E5E",
      INIT_64 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6FEFEFEFEFEFEF6FEFEFEF6F6F6",
      INIT_65 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_66 => X"5151515151515151495151515A514949A449525AFEFEFEF6FEFEFEFEFEFEFEFE",
      INIT_67 => X"F6FEFEFEA3A3ACB551515A5A5151515151515151515151515151515151515151",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6A => X"FEF6ABA2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6B => X"A2A2A2A2A2A29A9AA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"ACA4A3A3ACACADACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_6D => X"62A262A362A3A2A262A3A2A2A4A4A363A3A3A3A463A3A3A362636363A3A36362",
      INIT_6E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACADADAD",
      INIT_6F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_71 => X"A0A0A0A1A0A0A0A0A0A0A0A0ACA2A1A1ADADADADADADADADADADADADADADADAD",
      INIT_72 => X"ADADADADADADADADADADADADA0A0ACADA0A0A0A0A0A0A0A0A1A0A0A0A1A2A2A2",
      INIT_73 => X"B5B5B5B5B5ADB5B5B5B5ADB5ADB5B5B5ADADADADADADADADADADADADADADADAD",
      INIT_74 => X"B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_75 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5",
      INIT_76 => X"6B6B6B6D6A6A6A6A6A6B6A6A6869696A6868686868686868A9A96868B6B6B6AC",
      INIT_77 => X"F6F6F6F6F6F6F6F6B6F6B6F6F6B6B6B6B6B6B6F6B6B6B6B6B5B5B5B675757575",
      INIT_78 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7A => X"629BA4AC62626262F6B6AB6BF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7B => X"F6F6F6F6B6B6F6F65D5EA6B69B9B9B9B9B9B9B9B6262626BB4736262B4BCBCBC",
      INIT_7C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7D => X"FEFEFEFEFEFEF6FEFEF6FEFEFEFEFEF6F6F6F6FEF6FEFEF6F6F6F6F6F6F6F6F6",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7F => X"5151515151515251495151515A5A5149515A5B5AAD525249FEFEFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(10),
      I5 => addra_16_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__115_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__114_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(16),
      I1 => addra(11),
      I2 => addra(13),
      O => addra_16_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized114\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_17_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized114\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized114\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized114\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addrb_17_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addrb_17_sp_1 <= addrb_17_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6F6F651ADF6F65151515151515151",
      INIT_01 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"A3A2A2A2FEFEF6ABFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_04 => X"F6F6F6F6A2A2A2ACA2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"A4A4A4ACACACACA4ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_06 => X"A2A3A3A2A4A4A3A3ADACA4A4ADADADADADADADADADADADADACADADACACACACAC",
      INIT_07 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA3ACADAD",
      INIT_08 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_09 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0A => X"ADADADADADADADADADADADADACACACACADADACABADADADADADADADADADADADAD",
      INIT_0B => X"ADADADADADADADADADADADADA0A0A0A2A2A1A0A0ACABABABADADADADADADADAD",
      INIT_0C => X"B5B5B5B5ADB5B5ADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B6B6B5B5B5B5B5B5B5B5",
      INIT_0F => X"B4ACADB6B6B5B5B5B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5ACB4B4B5B5ACABAC",
      INIT_10 => X"F6F6F6F6F6F6F6F6B6F6B6F6B6B6F6F6B6B6B6B6B6B6B6B6746CACB5767E7575",
      INIT_11 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_12 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_13 => X"B6F6F6F6B5B5B5B5ACACB4B4F6F6F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_14 => X"F6F6F6F6A6AEF6F65C5E5E5FACA4A39BB5EDEDADF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_15 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_16 => X"FEF6FEFEFEF6F6FEFEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEFEFEF6F6FEFE",
      INIT_18 => X"FEF6F6ADFEFEFEFEFEFEFEFEF6F6F6F6ADB5B5F6ADA4ACADFEF6B6ADFEFEFEFE",
      INIT_19 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEA4F6FEFE515151A3A35A5151ACACACA4",
      INIT_1A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1C => X"ADB5B5B5F6B5ADADFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1D => X"A2ABACB5A3A2A2A2B5ADACACF6F6B5B5FEFEFEFEFEFEFEFEF6F6FEFEB5B5F6F6",
      INIT_1E => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_1F => X"ADADACA4ADADADADADADADADADADADADADADADADADADADADACACACADACACACAC",
      INIT_20 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA3A3ACAD",
      INIT_21 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_22 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_23 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_24 => X"ADADADADADADADADAAACADADADACABAAADADADADADADADADADADADADADADADAD",
      INIT_25 => X"ADADB5B5ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_26 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_27 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_28 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_29 => X"F6F6F6F6B6F6F6F6B6B6F6F6B6F6B6B6B6B6B6F6ADB5B6B6B5B5ACACB6B6B6B6",
      INIT_2A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2D => X"B6F6F6F6AEAEAEAEF6F6B6AEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2F => X"F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_30 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEF6F6F6F6",
      INIT_31 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_32 => X"FEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEA3A3ACF6F6F6ADACFEFEFEFEFEFEFEFE",
      INIT_33 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_34 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_35 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_36 => X"F6B5B5ACFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_37 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_38 => X"ADADADADADADADADADADADADADADADADACADADADADADADADACACACACACACACAC",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3E => X"ADADB5B5ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5",
      INIT_40 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_41 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_42 => X"F6B6B6F6B6B6B6F6B6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_43 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_44 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_46 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_48 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_49 => X"FEFEFEFEFEFEF6FEF6F6FEFEFEF6F6FEF6FEF6F6F6F6F6F6FEF6F6F6F6F6F6F6",
      INIT_4A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_51 => X"ADADADADADADADADADADADADADADADADADADACADACADACADACACACACACACACAC",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_53 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_54 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_55 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_56 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_57 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_58 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5",
      INIT_59 => X"B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5B => X"B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_60 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_61 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_62 => X"FEF6F6FEF6FEFEF6F6FEF6F6F6F6F6F6F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_63 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEF6",
      INIT_64 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_65 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_66 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_6A => X"ADADADADADADADADADADADADADACADADADACACADACACACACACACACACACACACAC",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_71 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5ADADADADADADADAD",
      INIT_72 => X"B6B6B6B6B5B5B5B6B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_73 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_74 => X"B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_75 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6F6F6B6B6F6B6B6B6B6B6",
      INIT_76 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_78 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7C => X"FEF6FEF6FEFEFEFEFEFEFEFEFEFEF6FEF6F6F6FEF6F6F6F6FEF6F6FEF6F6F6F6",
      INIT_7D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFE",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__114_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(16),
      I4 => addrb_17_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__115_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(13),
      I2 => addrb(15),
      O => addrb_17_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized115\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized115\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized115\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized115\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_03 => X"ADADADADADADADADACADADADADADACACACACACACACACACACACACACACACACACAC",
      INIT_04 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_07 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_09 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADB5ADADADADADADADADADADADAD",
      INIT_0B => X"B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0C => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B5",
      INIT_0D => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0E => X"F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6F6B6F6F6B6B6F6F6B6B6B6B6B6B6B6B6",
      INIT_0F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_10 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_11 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_12 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_13 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_14 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_15 => X"FEF6F6F6FEFEFEF6F6FEF6F6F6F6F6FEF6F6F6F6FEF6F6F6F6F6F6F6F6F6F6F6",
      INIT_16 => X"FEF6FEFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6F6F6FE",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1A => X"F6FEFEFEFEFEFEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1B => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_1C => X"ADADADADADACADADACACADACACACACACACACACACACACACACACACACACACACACAC",
      INIT_1D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_20 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_21 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_22 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADADADADADADADADADAD",
      INIT_24 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_25 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B6",
      INIT_26 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_27 => X"F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6B6F6B6B6B6F6F6B6B6B6B6B6B6B6B6B6B6",
      INIT_28 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_29 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_2F => X"F6F6F6FEF6F6F6F6FEF6FEF6F6F6FEFEFEFEFEFEF6F6F6F6FEF6F6F6F6F6F6F6",
      INIT_30 => X"FEFEFEFEFEF6FEF6FEF6FEFEFEFEFEFEFEFEFEFEF6FEF6FEFEF6FEF6F6FEFEFE",
      INIT_31 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6FEFEFEFEFEFEFEFEFEFEFE",
      INIT_32 => X"FEFEFEFEFEF6F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_33 => X"FEFEFEFEFEF6F6FEFEF6FEFEFEF6FEFEFEF6FEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_34 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACA4ACA4AC",
      INIT_35 => X"ADADADACADACADACADACADACACACACACACACACACACACACACACACACACACACACAC",
      INIT_36 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_38 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"B5B5B5B5ADADB5B5ADADB5B5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3E => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B5B5B5B6B5B5B5B5B5B5B5B5",
      INIT_3F => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_40 => X"F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_41 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_42 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_43 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_44 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_45 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_46 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_47 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_48 => X"F6F6FEFEFEF6F6F6F6F6FEF6F6F6F6F6F6F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_49 => X"F6F6FEF6F6FEFEFEF6F6FEF6F6F6F6FEF6F6FEF6F6F6F6F6F6F6F6F6F6F6FEF6",
      INIT_4A => X"FEFEFEFEFEFEF6F6FEFEFEFEF6FEFEFEFEF6FEFEFEFEF6F6F6FEF6FEF6FEFEFE",
      INIT_4B => X"F6FEFEFEFEFEFEF6F6FEFEFEFEFEFEFEFEFEFEFEF6FEFEFEFEFEFEF6FEFEFEFE",
      INIT_4C => X"F6FEF6F6FEF6F6F6FEF6FEF6F6FEF6FEFEFEFEFEF6F6FEFEF6FEF6F6FEFEFEFE",
      INIT_4D => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACA4ACA4A4",
      INIT_4E => X"ACADADACACADADACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_4F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_50 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_51 => X"ADADADADADADADADADA3A2ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_53 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_54 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_55 => X"ADB5B5B5ADB5ADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_56 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADAAB5B5B5B5B5B5ADB5B5B5B5B5B5B5",
      INIT_57 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_58 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_59 => X"F6F6B6B6B6B6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_5A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6F6F6F6B6",
      INIT_5B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ABF6F6F6F6F6F6B5",
      INIT_5C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_5F => X"F6F6F6F6F6F6F6ADF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_60 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_61 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_62 => X"F6F6FEF6FEFEF6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6FEF6F6F6F6F6F6F6F6FE",
      INIT_63 => X"F6F6F6FEF6F6F6F6F6F6F6F6F6FEF6FEFEF6F6F6FEF6F6FEF6F6F6FEF6F6F6FE",
      INIT_64 => X"F6FEFEFEF6FEFEF6FEFEF6FEFEF6B5F6FEFEFEF6F6FEFEF6FEFEFEF6FEFEFEF6",
      INIT_65 => X"F6F6FEF6F6F6F6F6F6F6F6F6F6FEFEF6FEF6F6F6F6FEF6F6FEF6FEF6F6F6F6FE",
      INIT_66 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACA4A4ACA4",
      INIT_67 => X"ACADADADACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_68 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACADADAD",
      INIT_69 => X"ADADADADADADADADADADADADACACADADADADADADADADADADADADADADADADADAD",
      INIT_6A => X"ADADADADA2ADADADA0A0A0A0A2A1A1A0ADADADACADADADADADADADADADADADAD",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6E => X"B5B5B5B5ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5686868A9AAA9A968B5B5B5ACB5B5B5B5",
      INIT_70 => X"B6B6B6B6B6B6B6B6B5B6B5B6B5B6B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_71 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_72 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_73 => X"F6F6B6ACF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6F6F6B6F6F6F6",
      INIT_74 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6615962AC6B626161",
      INIT_75 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_76 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_77 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_78 => X"529A9BF69A925252F6F6F6A3F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_79 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7B => X"F6F6F6F6F6F6F6F6F6FEF6F6F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7C => X"FEF6F6FEFEF6F6F6F6F6F6F6FEFEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7D => X"F6F6F6F6F6F6F6F6A3A3B5F6A2A2A2A2F6F6B5A3F6F6F6F6F6FEF6F6FEFEF6FE",
      INIT_7E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6FEFEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_7F => X"ACACACACACACACACACACACACACACACACA4ACACACA4ACA4A4A4A4A4A4A4A4A4A4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(10),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized116\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized116\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized116\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized116\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 234 to 234 );
  signal enb_array : STD_LOGIC_VECTOR ( 234 to 234 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_01 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACACADAD",
      INIT_02 => X"5961A1A2A3A3A359ACACA4A3ADADADACADADADADADADADADADADADADADADADAD",
      INIT_03 => X"ADADADADA0A1ACADA0A0A0A0A0A0A0A0A2A198A0A2A2A3A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_07 => X"AAAAAAABAAAAAAAAAAAAAAAAAAA9A9AAABABABABADADADACADADADADADADADAD",
      INIT_08 => X"B5B5B5B5B5B5B5B5B5B5B5B568AAACB56868686868686868AAA96868ABABABAA",
      INIT_09 => X"B5B6B6B6B6B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0A => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0B => X"F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_0C => X"6B6A6162ACACB5ACABACACACA3A4A4ABADADADACADADADADADADADADB6B6ADAD",
      INIT_0D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F65AACB5F65A59595963635B5A",
      INIT_0E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_0F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_10 => X"F6F6B6B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_11 => X"525252A492929292A3929292ADB5F6A4A4A4ACACA4A4A4A4A3A3A3A3B5B5B5AD",
      INIT_12 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ACADB6F6",
      INIT_13 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_14 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_15 => X"ABABABABACA3A3ABB5ADADACF6B6B5B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_16 => X"F6F6F6F6A3ACB5F6A2A2A2A2A2A2A2A2ABA2A2A2ADB5F6ACACACACACACABACAC",
      INIT_17 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6FEF6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 3) => addrb(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb_array(234),
      ENBWREN => ena_array(234),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addrb(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\,
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb(13),
      I5 => addrb(15),
      O => enb_array(234)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(9),
      I1 => addra(13),
      I2 => addra(11),
      I3 => addra(16),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0\,
      O => ena_array(234)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => ena,
      I3 => addra(15),
      I4 => addra(10),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A625A62625A5A5A5A5A5A5A625A625A5A6262A25A62A262625AA262625A5A62",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_06 => X"5A5A5A5A5A5A5A5A595A5A5A5959595959595959595959595959595959595959",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_08 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2AAAAA2A2A2AAA2A2A2A2A2",
      INIT_0A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0B => X"A4A4A4A4A4A4A4A4A4A4A4A4A3A3A4A4A3A3A4A4636363635B636363635A6363",
      INIT_0C => X"5A625A5A5A62625A5A5A5A625A5A5A5A5A5A625A5A5A5A5A625A5A5AA45A5A5A",
      INIT_0D => X"62625A625A5A625A5A5A5A625A5A5A5A5A5A5A5A5A6262625A5A62625A5A625A",
      INIT_0E => X"625A6262626262625A6262626262625A626262626262625A625A5A62625A625A",
      INIT_0F => X"A2626262A2A262626262626262A262A262626262A26262626262626262625A62",
      INIT_10 => X"62626262A2A2A2A262A2A2A2A2A2A2A2626262A26262A26262A2A2A262A262A2",
      INIT_11 => X"5A62A2A262A2625AA262A2A262625A6262A26262626262A25AA25A5AA2625A62",
      INIT_12 => X"A2A2A2A262A26262A26262A2A2A262A2626262A25AA2A26262A26262A2A2A2A2",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A262A2A262626262A2A2A262",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2",
      INIT_15 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"A2A262A2A2A262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_17 => X"625A625AA2A2A2A2A262A2A2A2A2A2A2A2626262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"5A62625A6262625A5A62A25AA262626262626262625A62A2A2625A62A2A3A262",
      INIT_19 => X"5A5A5A5AA25A5A5A5A625A5A626262625A5AA2625A625A6262626262A262625A",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595959595959595959595959595959595959",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A9A5A",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2AAAAAAA2A2AAA2A2A2A2A2",
      INIT_23 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_24 => X"A4A4A4A4A4A4A4A4A3A4A3A3A3A3A4A4A3A4A3A3A36363A363635BA3635B5B63",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A",
      INIT_26 => X"5A5A5A5A5A5A625A5A5A62625A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"625A5A5A62625A62626262625A5A6262625A5A625A62625A5A626262625A5A5A",
      INIT_28 => X"626262626262A262626262626262625A62626262626262626262626262626262",
      INIT_29 => X"626262A25A5A6262A2625A5AA262A262A2A2A2A2A262A262A2626262A2A2A2A2",
      INIT_2A => X"625AA2A2A2A25AA26262A262A2626262625A5A6262A2A25AA2626262A2A25A62",
      INIT_2B => X"A2A2A2A262A262A2A2A2A2A2A2A2A262626262A2A2A262A2626262A25AA2A262",
      INIT_2C => X"A2A2A2A2A2A2A2A2A2A262A2A2A26262A2A2A2A2A2A2A2A26262A2A2A2A2A262",
      INIT_2D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_2F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_30 => X"62A25AA26262A2626262A2A262A2A2A26262A262A262A262A262A2A2A2A2A262",
      INIT_31 => X"62A25A62A2A262A25A62A26262626262625A5A6262A262A2A26262A2A2A3ACA3",
      INIT_32 => X"5A625A625A5A5A5A5A5A6262625A5A5A625A625A6262625A5AA2625A5A626262",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_34 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959595959595959595959595959",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A2",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAA2A2AAAAA2A2A2AAA2A2A2A2",
      INIT_3C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3D => X"A4A4A4A4A4A4A4A4A4A4A3A4A4A4A4A4A3A4A3A3A36363A35A5B63A36363635B",
      INIT_3E => X"5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5A5A5A625A5A5A5A62625A5A5A625A625A625A5A5A625A5A625A5A5A5A5A5A5A",
      INIT_40 => X"6262626262626262625A6262625A62625A6262625A625A5A5A5A625A62625A5A",
      INIT_41 => X"6262A262626262A2A2626262626262A262626262A26262625A625A6262626262",
      INIT_42 => X"6262625A6262A25A626262626262626262625A62A2626262A2A2A262A2A2A2A2",
      INIT_43 => X"6262A2626262A2A2A2A262626262A2A25A5A62626262A25AA2626262A2A26262",
      INIT_44 => X"A2A2A2A25A6262A2A2A2A262625A62626262A2A262A262A262A26262A2A2625A",
      INIT_45 => X"A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"A2A2A2A262A2A2A2A262A2A262A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2",
      INIT_4A => X"625A5A5A625A62625A626262626262626262625A5A626262A2A26262A2ACACAC",
      INIT_4B => X"5A5A5A625A5A625A6262626262626262A2A25A5A62625A5A62A2625A6262625A",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A625A",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959595959595959595959595959",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5AA2",
      INIT_53 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2A2A2A2A2A2A2A2",
      INIT_55 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_56 => X"A4A4A463A4A4A4A4A4A4A4A4A4A3A4A4A3A4A3A36363A3A3636363A3635B5A5A",
      INIT_57 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A",
      INIT_58 => X"5A5A62625A5A625A5A5A5A5A5A5A625A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"626262626262626262626262625A62A2625A62625A5A5A625A5A626262625A5A",
      INIT_5A => X"62A262A2A2A2A2A262A262A2626262626262A2A26262A2626262626262626262",
      INIT_5B => X"62626262A26262626262626262625A62A2625A62625A62A262625A62A2A2A2A2",
      INIT_5C => X"62626262626262A2A2A2A262A2A2A2A262626262A26262625AA2626262626262",
      INIT_5D => X"A2A2A2A2A262A2A262A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2626262A26262",
      INIT_5E => X"A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2",
      INIT_5F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"A2A262A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_62 => X"A2A2A2A2A2A262A2A26262A2A262A2A2A2A2A2A2A2A2A2A2A25A62A2A2A2A2A2",
      INIT_63 => X"626262626262626262626262626262626262A2A2625A6262A2626262A2A3ACA3",
      INIT_64 => X"5A5A5A6262625A5A626262A2625A6262A2A26262626262626262A2625A626262",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A625A",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_69 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959595959595959595959595959",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA25AA2",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2A2A2AAA2A2A2A2",
      INIT_6E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6F => X"A4A4A45AA4A4A4A4A4A4A4A4A4A3A4A4A3A4A3A46363A3A36363A3A3635B5A5B",
      INIT_70 => X"62625A5A5A5A5A625A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_71 => X"6262625A5A5A62625A625A5A5A625A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"6262626262A262625A6262626262626262626262625A62625A6262625A5A625A",
      INIT_73 => X"A2626262A2A2A2A2626262A2A2A262626262626262626262A26262625A626262",
      INIT_74 => X"62626262A262A262A2A262625A625A6262625A5A5A6262626262A25A625A5A62",
      INIT_75 => X"62A2626262A262A2A2A2A26262625A626262A262A2A2A2A2A26262A262626262",
      INIT_76 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A26262A2A2A2A2A2A2A2A2",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A262A262A2A2A2A2A2",
      INIT_78 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"A2A262A262A262A262A2A2A2A262A262A2A2A2A2A262A2A262A2A2A2A2A2A262",
      INIT_7C => X"625A62A262A25A5A626262A2A262A2A26262A2A2626262A2A2A26262A2A2A2A2",
      INIT_7D => X"5A5A62625A5A5A5A5A6262626262626262A25A5A5AA2A262625A5A5A5A626262",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A625A5A5A5AA25A5A5A5A5A",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_03 => X"5A5A5A5A5A5A5A5A5A5A5A5A59595A5A59595959595959595959595959595959",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA25A",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_06 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2A2A2AAA2A2A2A2",
      INIT_07 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_08 => X"A4A4A35AA4A4A4A4A4A4A4A4A4A3A4A4A3A3A4A36363A3A3636363A363635A63",
      INIT_09 => X"5A5A5A5A5A5A5A625A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"5A5A625A5A6262625A62625A625A5A625A625A5A6262625A6262625A62625A5A",
      INIT_0B => X"6262625A62A262625A5AA26262626262626262625A62625A62625A6262626262",
      INIT_0C => X"A2625A5A6262626262A2A2A2A2A2626262626262626262626262626262A262A2",
      INIT_0D => X"62A262A262A2626262626262A262A262A262625A62626262625A5A5A5AA26262",
      INIT_0E => X"A262A2A2A2A2A2A2A2A2A2A262A2626262A262A26262A2A2625AA2A2A2A26262",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A262A2A2A26262A2A2A2A26262A262A2A2A2A262A262",
      INIT_10 => X"A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_14 => X"6262A262A2A2A2A2A2A262A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"625A6262625A625A5A62A2A2A262A262626262A2A25A625AA2A262A2A2A2A2A2",
      INIT_16 => X"5A5A5A625A62625A62626262A26262A2625AA262626262A25A62626262626262",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62A25A5A5A5A5A5A625A625A",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A59595A5A59595959595959595959595959595959",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A9AA25A",
      INIT_1E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2",
      INIT_20 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_21 => X"A4A4635AA4A4A4A4A4A4A4A4A4A3A4A4A4A3A3A363A3A3A36363A363635B6363",
      INIT_22 => X"626262625A5A5A625A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_23 => X"5A5A5A5A5A5A625A5A5A62625A5A5A625A625A5A626262625A62625A62625A5A",
      INIT_24 => X"6262625A62626262625AA2626262626262A2626262A2625A626262A25A626262",
      INIT_25 => X"62625A5A5A5A5A6262625A5AA2A2A2A262A2A2A262A2A26262625A625A626262",
      INIT_26 => X"62625A62626262A2A262A262A2A2626262625A62625A625A6262626262626262",
      INIT_27 => X"62626262A2A2A2A2A2A2A2A25A626262626262A26262A262A26262A26262A262",
      INIT_28 => X"62A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A262A262A2A2A262",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A262A2A2A2A262",
      INIT_2A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2",
      INIT_2D => X"A2A2A262A2A2A262A26262A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2",
      INIT_2E => X"5A6262625A626262625AA25A62A262625AA262626262A25A62625A6262A2A2A2",
      INIT_2F => X"5A5A5A625A62625A62A25A5A62A2626262A2625A626262625AA2625A5A625A62",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62A2",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_35 => X"5A5A5A9A5A5A5A5A5A5A5A5A595A5A5A59595959595959595959595959595959",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A2",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2A2A2AAA2A2A2A2",
      INIT_39 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3A => X"A4A45A5AA4A4A4A4A4A4A4A4A4A3A4A4A4A3A3A3A3A3A3A36363A363635A5B63",
      INIT_3B => X"5A625A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3C => X"62625A5A62625A5A5A5A62625A625A5A5A5A5A5A625A62626262625A625A5A5A",
      INIT_3D => X"A262626262626262626262A26262626262626262626262625A625A6262626262",
      INIT_3E => X"625A6262626262A2625A625A625A5A5A62626262A2A2A2A2626262A25A62A262",
      INIT_3F => X"625A6262626262A2A262625A6262626262A26262625A6262626262A262626262",
      INIT_40 => X"62A2A2A2A2A2A2A2A2A2A2A2A262A2A2625AA25AA2626262A262A2A2A2626262",
      INIT_41 => X"A2A2A2A262A2A2A2A2A2A2A2A2A26262A2A262A2A2A2A2A262A2A2A2A2A262A2",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"A2A26262A2A2A2A2A2A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"A262A2A2A26262626262A2626262626262A2A2A2A2A26262A26262A26262A262",
      INIT_48 => X"625A5A5A6262626262625A5A625A5A62625A62A262A2A2626262A262A2626262",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A625A5A6262",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4C => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4E => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595959595959595959595959",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A2",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_51 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2",
      INIT_52 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_53 => X"A4635A5AA4A4A4A4A4A4A4A4A4A3A4A4A4A4A3A3A3A3A3A3A3A3A363635B5A63",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"62625A5A5A5A5A625A5A6262625A5A625A5A625A5A5A5A5A5A5A5A5A5A5A5A62",
      INIT_56 => X"62A262626262626262A26262626262626262626262626262626262625A626262",
      INIT_57 => X"625A626262A262625A5A626262625A5A5A6262625A625A6262A2625A6262A2A2",
      INIT_58 => X"62A2A2A2A26262A2625A62626262A2625A626262626262626262A26262625A62",
      INIT_59 => X"A2A262A2A2A2A2A2A2A2A2A26262A2A2A2A26262A2A2A2626262A26262626262",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A262A262A2A2A2A2A2A2A262A26262A262A262",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5F => X"A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"625A6262A2A2A2A25A626262A2626262626262A26262625AA26262A2A2626262",
      INIT_61 => X"5A625A625A6262626262A25A62A2A2625AA2A2A2626262A2626262A25A6262A2",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A62625A",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595959595959595959595959",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A2",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2",
      INIT_6B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6C => X"A4635A62A4A4A4A4A4A4A4A4A4A3A4A4A4A4A3A3A3A3A3A46363636363635A63",
      INIT_6D => X"5A625A5A625A625A625A5A5A5A625A625A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_6E => X"62625A625A5A5A5A5A5A5A5A5A5A625A5A625A5A6262625A5A5A5A625A5A6262",
      INIT_6F => X"A2A2A2626262A262A26262626262626262626262626262A2625A626262626262",
      INIT_70 => X"6262625A625A625A625A626262A2626262626262625A6262625A5A5A62A2A2A2",
      INIT_71 => X"62A2A262A262A262A262626262626262A262A26262A26262625A626262625A62",
      INIT_72 => X"626262A26262A2A2A2A2A26262A2A26262A2A262A262A2626262625AA2626262",
      INIT_73 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2626262A2A2A2A2A262A26262A2A2A2",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A262A2A2A2A2A2A2",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_78 => X"A2A2A262A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"625A62A2A2A262626262A262A2A2A2A262A2626262A2625AA2A262A2A2A2A2A2",
      INIT_7A => X"5A6262625A62625A5A62625A6262625A62626262A2A2A2A2A25AA262625A6262",
      INIT_7B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A625A",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595959595959595959595959",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A9AA2A2",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2A2A2A2",
      INIT_04 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_05 => X"A35A5A5AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A3A3A3A4636363A3A35A6363",
      INIT_06 => X"5A62625A5A5A5A5A625A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"625A62625A5A5A5A5A5A6262625A62625A625A5A5A62625A6262625A625A5A62",
      INIT_08 => X"62626262A2A26262626262A262A2A26262626262625A5AA2625A626262626262",
      INIT_09 => X"62A262A2626262625A625A5A5A6262625A625A5A625A625A5A5A5A6262A2A2A2",
      INIT_0A => X"A2A2A26262A2A262A2625A62A26262A2625A626262A2625A5A6262625A5A6262",
      INIT_0B => X"A2A2A2A2A262A2A262A2A2A2A2A2A262A2A262A2A2A2A2A2626262A2A2A26262",
      INIT_0C => X"A2A2A2A2A2A2A25AA2A2A2A2A262A2A2A2A25AA262A262A2A262A262A262A2A2",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2",
      INIT_0E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_11 => X"A2A262A2A2A2A2A2A2A262A2A2A2A2625AA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"5A6262625A625A6262A2A262626262A2626262A2A26262A2A262A2A262626262",
      INIT_13 => X"625A6262625A5AA262A2625A62A262A2626262625A5A5A6262A26262A2A2A2A2",
      INIT_14 => X"5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A6262625A5A5A5A5A5A625A62A262",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_19 => X"5A5A5A9A5A5A5A5A5A5A5A5A5A5A5A5A5959595A595959595959595959595959",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A29AA2A2A2",
      INIT_1B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2A2A2A2",
      INIT_1D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1E => X"635A5A5AA4A4A4A4A4A4A4A4A3A4A4A4A3A3A3A4A3A3A3A4A36363A363636363",
      INIT_1F => X"5A62625A5A625A5A625A5A5A5A625A625A5A5A5A5A5A5A5A5A5A5A5A5A5A6262",
      INIT_20 => X"626262626262625A625A62625A5A62625A625A5A5A62625A62625A5A6262625A",
      INIT_21 => X"62A2626262A262A2A2A2A2625A6262626262626262626262626262625A626262",
      INIT_22 => X"626262A2A2625A626262626262A262625A5A5A5A5A5A625A625A5A6262A2A2A2",
      INIT_23 => X"A2A262A2A26262626262A26262A2A2A25A626262A26262A26262625A62A2A262",
      INIT_24 => X"A2A2A2A262A2A2A2A26262A262A2626262A262A2A2A2A2A262A2A2A2A25AA262",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2A => X"A2A262A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"6262626262A26262A2A262A262A2A2A262A26262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"625A5A5A62625A626262A2A2A25AA2A2A262A262A2A2A262A262A2A262626262",
      INIT_2D => X"5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A625A5A5A625A5A5A5A5A6262",
      INIT_2E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_31 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_32 => X"5A5A5AA25A5A5A5A5A5A5A5A5A5A5A5A5959595A595959595959595959595959",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2",
      INIT_36 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_37 => X"635A5A5AA4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A4A3A3A4A4636363A3636363A3",
      INIT_38 => X"5A6262626262625A5A625A5A5A5A625A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5A62625A5A625A62626262625A5A62625A5A62625A5A5A5A5A62625A625A5A62",
      INIT_3A => X"626262626262626262A262A262626262626262626262A262626262625A626262",
      INIT_3B => X"A2626262625AA25A625A625A625A625A5A5A5A626262625AA2A262626262A2A2",
      INIT_3C => X"62A2A2A262A262A26262A25A62A2A2A25AA2A26262A25A62625A62A2A2626262",
      INIT_3D => X"62A2A2A262A262A2A2A2A2A2A2A2A2A2A2A2A262A262A262A2A2A2A2A2A2A2A2",
      INIT_3E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A26262A2A2A2",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"62A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"A2A26262A2A26262A25A6262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_45 => X"625A625A62A2A26262A262A2625AA262A2A262A2A2A262A2A2A262A2A26262A2",
      INIT_46 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6262625A625A5A5AA25A6262",
      INIT_47 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_48 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_49 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A595959595959595959595959",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2AAAAAAA2A2A2A2",
      INIT_4F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_50 => X"5A5A5A5AA4A4A4A3A4A4A4A4A4A4A4A4A4A3A3A4A3A3A4A46363A3A3A3636363",
      INIT_51 => X"626262626262625A5A625A5A5A5A625A625A5A625A625A625A5A5A62625A5A5A",
      INIT_52 => X"5A62625A625A6262625A625A5A5A62625A5A62625A5A5A62625A5A5A62626262",
      INIT_53 => X"6262A262626262A26262626262626262626262626262A26262626262625A62A2",
      INIT_54 => X"62626262626262A2A262A2A262626262626262A2A3A262A26262A2A2A262A262",
      INIT_55 => X"62A2A2A262A2626262A26262A262626262625A62A2625A62626262A262625A62",
      INIT_56 => X"62A2A2A262A26262A2A2A2A2A2A2A26262A2626262A2A262A2A2A262A2A2A2A2",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_59 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"A2A2A2A262A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"A2A2A262A2A2A262A2A2626262A2A262A262A262A262A2A262A2A2A2A2A2A2A2",
      INIT_5E => X"5A62A262625A5A5AA262626262626262A2A2A262A2626262A2A2A262A2A26262",
      INIT_5F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A6262625A6262625A5A62",
      INIT_60 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_63 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_64 => X"5A5A5A9A5A5A5A5A5A5A5A5A5A5A5A5A5959595A595959595959595959595959",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2AAA2AAA2A2A2A2",
      INIT_68 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_69 => X"5A5A5A62A4A4A4A3A4A4A4A4A4A4A4A4A3A3A3A4A3A4A4A46363A3A3A3636363",
      INIT_6A => X"6262625A5A625A5A5A625A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"625A626262625A62626262625A6262625A6262625A62625A5A5A625A62625A62",
      INIT_6C => X"6262A2A262A26262A2626262A2A2A2626262A2A25AA26262A26262626262A262",
      INIT_6D => X"625AA25AA262625A6262625A62626262A262A2626262A2A2A2A262A262A2A262",
      INIT_6E => X"A2A2A262A2A2A2A26262A2A262A262A2A2626262A26262A262A262A25A625A62",
      INIT_6F => X"626262A2626262626262A262A2A262A262A25AA2A26262A2A25AA26262A2A262",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_72 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"62A2A2A262A26262A2A26262A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2",
      INIT_77 => X"5A626262626262A25A5A626262A262A2A2A262A262625AA2A2A2A2A2A2A2A2A2",
      INIT_78 => X"5A5A5A5A625A5A5A5A62625A5A5A5A5A62625A5A5A62625A5A5AA2A2A2A26262",
      INIT_79 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7B => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959595959595959595959595959",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAA2AAAAAAA2A2A2A2",
      INIT_01 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_02 => X"5A625A5AA4A4A363A4A4A4A4A4A4A4A4A3A3A3A4A3A4A4A463A3A3A3A3636363",
      INIT_03 => X"5A625A5A625A5A5A5A5A625A5A5A5A625A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"62625AA26262626262626262625A6262625A625A5A62625A5A5A626262626262",
      INIT_05 => X"6262A262A262A262A262626262626262626262A262A262A2A26262625A62A2A2",
      INIT_06 => X"62A2625A626262A2A2626262A2A2A2A262A3A2A3A25AA2A2A262A2A2A2A2A262",
      INIT_07 => X"A262A2A2A25A62A262626262A26262A262A2A26262A262626262A2A262626262",
      INIT_08 => X"A262A2A2A2A2A2A2A2A2A2A262A2A2A262A26262A2A2A2A2A2A262A2A262A262",
      INIT_09 => X"A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"626262A2A2A26262A2A2625A62A2A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2",
      INIT_10 => X"62A262626262626262625A62A262626262626262A2A26262A26262A2A2A262A2",
      INIT_11 => X"5A5A5A625A625A5A5A5A5A5A5A5A5A5A5A625A626262625A5A625A62625A5A62",
      INIT_12 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_13 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_14 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_15 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_16 => X"5A5A9AA25A5A5A5A5A5A5A5A5A5A5A5A5959595A595959595959595959595959",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2A2A2A2",
      INIT_1A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1B => X"5A5A5A5AA4A4635AA4A4A4A4A4A4A4A4A3A3A4A4A3A4A4A363A3A3A3A3636363",
      INIT_1C => X"5A62625A625A625A626262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_1D => X"A26262626262626262626262625A625A62625A62625A62625A625A625A62625A",
      INIT_1E => X"6262A262A26262A26262A2A2A262626262626262626262626262626262625A62",
      INIT_1F => X"A3A2A2A2A2A2A2A2A2A2A2A3A2A262A2A262A26262A2A26262A2A26262A26262",
      INIT_20 => X"62A2A2A26262A262A262A2A2A2A26262626262A26262625A6262A262A2A2A2A2",
      INIT_21 => X"A2A2A2A2A262A2A2A2A2A262A2A2A2A2A2A2A262A2A2A2A262A2A2A2A2A2A262",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"62A2A2A2A2A2A2A2A26262A2A262A262A2A2A262A2A2A2A262A262A2A2A2A2A2",
      INIT_29 => X"5A626262A26262A2A262A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_2A => X"5A5A5A5A5A5A5A5A625A5A5A5A5A6262625A5A62625A6262A2A2625A626262A2",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2D => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_2F => X"5A5AA29A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A595959595959595959595959",
      INIT_30 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2A2A2A2",
      INIT_33 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_34 => X"5A5A5A5AA4A3635AA4A4A4A4A4A4A4A4A3A3A4A4A3A4A4A363A3A3A4A3636363",
      INIT_35 => X"625A5A62625A6262625A5A625A625A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"A262626262626262626262625A5A5A5A5A5A625A5A6262625A5A5A6262625A62",
      INIT_37 => X"A2A262A26262A2A2A2626262626262A262626262A2A262A2625A626262626262",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A26262A2A262A262A2A26262A26262A262626262A2A2A2",
      INIT_39 => X"A2A262A2A2A2A262A2A262A2A2A2A262A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A262A2A2",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"A2A2A2A2A2A2A2A2626262A2A2626262A2A262A2A2A2A2A2A2A262A2A2A2A262",
      INIT_42 => X"5AA262A2A2626262625AA2A2A2A2A2A262A2A2A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_43 => X"5A5A5A5A625A5A5A6262625A5A5AA25A5A5A5A5A5A6262626262625A6262A262",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_45 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_46 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_47 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_48 => X"A29AA2A25A5A5A5A5A5A5A5A5A5A5A5A59595A5A595959595959595959595959",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2A2AAAA",
      INIT_4C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4D => X"5A5A5A5AA4635A5AA4A4A4A4A4A4A4A4A3A3A4A4A4A4A4A3A3A3A3A4A3636363",
      INIT_4E => X"625A5A62626262625A5A5A6262625A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A62",
      INIT_4F => X"626262625A6262626262625A6262626262626262625A625A5A626262625A625A",
      INIT_50 => X"A2A2626262A262A26262A2A2A262A262626262A2626262A26262626262625A62",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A262A2A26262A26262A2A2",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_53 => X"A2A262A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A26262",
      INIT_54 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_59 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"A2A262A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_5B => X"62A262A26262A2A262626262A262A2A26262A262A262A262A2A2A2A2A362A2A2",
      INIT_5C => X"5A5A5A5A5A5A5A5A62625A5A5A5A5A5A625A5A625A625A6262626262A262A262",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5F => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_60 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_61 => X"A25AA2A25A5A5A5A5A5A5A5A5A5A5A5A59595A5A595959595959595959595959",
      INIT_62 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2A2AAAA",
      INIT_65 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_66 => X"5A5A5A5A635A625AA4A4A4A4A4A4A4A4A3A4A4A4A4A4A3A3A3A3A3A3A3636363",
      INIT_67 => X"626262625A626262625A626262626262626262625A625A625A5A62625A5A5A5A",
      INIT_68 => X"626262625A626262626262626262625A625A62625A5A62626262626262626262",
      INIT_69 => X"A2A2A2626262A26262A2A2A2A2A2A262A2A2A262A26262626262626262626262",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2626262A2A2A2A2626262A2A2A2A2A2A262A2A2",
      INIT_6B => X"A2A2A3A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A26262A2",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2",
      INIT_6D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_72 => X"62A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"A2A2A2A2A2A2A2A2A2A262A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"6262626262A2A2626262A262A2A2A262A2A2A2A2A2A2A3A2A262A2A262A2A2A2",
      INIT_75 => X"625A5A5A625A5A5A62625A5A625A625A6262625A62625AA2625A625AA25A5A62",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_77 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_79 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_7A => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A595A5A5A595959595959595959595959",
      INIT_7B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2AAAAAA",
      INIT_7E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7F => X"5A5A5A5A5B5A5A5AA4A4A4A3A4A4A4A4A4A4A4A4A4A3A3A3A3A3A3A3A3A363A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"625A625A62625A62626262626262625A5A5A5AA262625A625A6262625A5A5A62",
      INIT_01 => X"62A2626262A262626262625A6262625A625A625A5A5A5A625A5A625A5A5A5A62",
      INIT_02 => X"62A26262626262A262A2A2A262A2A262626262626262A262A26262A262A26262",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A262A26262A2A262A2A26262A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_05 => X"A2A2A2A2A26262A2A2A262A2A2A2A2A2A2A3A3A3A2A3A2A3A2A2A2A2A2A2A2A2",
      INIT_06 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_08 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2",
      INIT_09 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"A2626262A2A3A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"A25A5A6262A26262A2A262A2A262A262A262A262A2A2A2A2A2A2A262A2A26262",
      INIT_0E => X"5A5A5A5A5A5A5A5A62625A5A625A62625A62625A5A6262626262625A62A2A262",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_10 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_12 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_13 => X"A2A2A2A25A5A5A9A5A5A5A5A5A5A5A5A595A5A5A595959595959595959595959",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2A2AAAA",
      INIT_17 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_18 => X"5A5A5A5A5A5A5A5AA4A4A4A3A4A4A4A4A4A4A4A4A4A3A3A3A3A3A3A4A3A3A3A3",
      INIT_19 => X"625A6262626262626262625A62626262625A5A6262625A625A625A62625A6262",
      INIT_1A => X"62626262A2A262A262A2626262626262625A626262626262625A626262626262",
      INIT_1B => X"A2A26262A2A2A2A2A2A2A262626262A262A2A2626262A26262626262626262A2",
      INIT_1C => X"A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"A2A2A2A2A3A3A2A3A3A3A3A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"626262A2A262A2A2A2A2A2A262A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A262",
      INIT_27 => X"5A5A5A5A625A5A5A625A62625A5A625A62625A62625A625A626262A26262625A",
      INIT_28 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_2C => X"9A9AA2A25A5A5A9A5A5A5A5A5A5A5A5A5A5A5A5A595959595959595959595959",
      INIT_2D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_30 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_31 => X"5A625A5A5A5A5A62A4A4A362A4A4A4A4A4A4A4A4A3A3A3A4A3A3A3A46363A3A3",
      INIT_32 => X"626262625A626262626262626262626262626262625A62625A5A5A6262625A5A",
      INIT_33 => X"626262A26262A2A262626262626262625A6262626262625A6262626262625A62",
      INIT_34 => X"A262A2A262A262A2A2A2A2A26262A2626262A262A2A2A2A262A2626262A26262",
      INIT_35 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A262A2A262A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A3A3A2A2",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"A2A2A262A2A2A2A2A2A2A262A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"62A262625A626262A2A262A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A625A62A2A26262626262626262625A625A6262A2",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_42 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A595A",
      INIT_44 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_45 => X"9AA2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595959595959595959595959",
      INIT_46 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAA2AAAAAA",
      INIT_49 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4A => X"625A5A5A5A5A5A5AA4A3635AA4A4A4A4A4A4A4A463A3A3A4A3A3A3A4A3A3A3A3",
      INIT_4B => X"62626262626262625A6262625A62625A625A5A5A625A5A625A5A5A625A5A5A5A",
      INIT_4C => X"6262A2A2A26262626262626262626262626262626262625A6262625A626262A2",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A262A2A26262A26262A262A262A2A262A26262A2626262",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A26262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3A2A3A3A2A2A2A2A2",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"A262A2A2A2A2A2A2A2A2A262A3A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"A262A2A2A2A26262A2A2A2A2A2A2A2A2A2A262A2A2A2A3A3A2A2A2A2A2A2A2A2",
      INIT_59 => X"5A5A5A5A5AA2625A6262625AA26262625A5A626262626262A2A25AA2A2A2A2A2",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5C => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5E => X"5AA2A2A25A5A5A9A5A5A5A5A5A5A5A5A5A5A5A5A5959595A5959595959595959",
      INIT_5F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_62 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_63 => X"625A5A62625A5A5AA4A35A5AA4A4A4A4A4A4A4A4A3A3A4A4A3A3A46363A3A3A3",
      INIT_64 => X"626262626262625A626262625A5A625A626262625A62625A62625A62625A5A5A",
      INIT_65 => X"62626262626262A262A2A26262626262626262626262625A5A62625A62625A62",
      INIT_66 => X"A2A2A2A2A262A2A2A2A2A2A26262A2A2A262A2A26262A2A26262A262A2626262",
      INIT_67 => X"A2A2A2A2A2A2A2A2A262A2A2A2A2A2A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"A3A2A2A3A2A2A2A3A3A3A3A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A3A2A2A2A2A2A2",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A2A2A2A2",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A626262625A62625A5A6262625A625AA2A2A2626262A2A2",
      INIT_73 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_74 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_75 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_76 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_77 => X"9AA2A2A25A5A5A9A5A5A5A5A5A5A5A5A5A5A5A5A595959595959595959595959",
      INIT_78 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7C => X"5A5A5A5A62625A62A3635A62A4A4A4A4A4A4A4A4A3A4A4A4A3A3A3A3A3A3A3A3",
      INIT_7D => X"5A62626262626262625A5A5A62626262625A5AA2625A62626262626262625A5A",
      INIT_7E => X"A2A2A2A262A2A262626262626262A2626262625A5A6262626262626262625A62",
      INIT_7F => X"A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A262A262A262A2A262626262A2A26262",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A262A2A2A2A2",
      INIT_01 => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"A2A2A2A2A2A3A3A2A3A3A2A2A2A2A2A2A3A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2",
      INIT_04 => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A3A3A3A2A2A2A3A3",
      INIT_05 => X"A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_06 => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2",
      INIT_08 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"A2A2A26262A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"A262A262A2A262626262A2A2A2A2A2A2A2A2A262A2A2A2A2A2A262A26262A2A2",
      INIT_0B => X"5A5A5A5A625A62A26262625A5A625A5A5AA2625A6262A26262A2625A62A2A2A2",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A625A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0E => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_10 => X"A2A2A2A25A5AA2A25A5A5A5A5A5A5A5A595A5A5A595959595959595959595959",
      INIT_11 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_14 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_15 => X"625A5A5A625A625A635A5A5AA4A4A4A3A4A4A4A4A3A4A4A4A3A3A3A3A4A3A3A3",
      INIT_16 => X"62626262625A6262A26262625A626262625A5A62626262625A5A626262625A62",
      INIT_17 => X"A2A262A25AA26262625A6262626262A262626262626262626262626262625A62",
      INIT_18 => X"A262A2A262A2A2A26262A2626262A2A2A262A262A26262A26262A262A262A262",
      INIT_19 => X"A2A2A2A2A262A2A262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2",
      INIT_1C => X"A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A3",
      INIT_1D => X"A2A2A2A2A2A2A2A2A3A2A2A2A3A3A3A2A3A3A2A3A2A2A3A3A2A2A2A2A2A2A2A2",
      INIT_1E => X"A3A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_23 => X"6262A262A2A262A262A2A2A262A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_24 => X"625A625A5A5A6262625AA25A6262625A62A2A262A2625A5AA2A2626262626262",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_29 => X"A2A2A2A25A5A5AA25A5A5A5A5A5A5A5A5A5A5A5A59595A5A5959595959595959",
      INIT_2A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2E => X"6262625A5A6262625A5A5A5AA4A4A363A4A4A3A4A4A4A4A4A3A3A3A3A4A3A3A3",
      INIT_2F => X"62626262626262626262626262626262625A626262626262625A5A62625A625A",
      INIT_30 => X"626262626262A2A2626262626262626262626262626262626262626262626262",
      INIT_31 => X"A2A2A2A2A2A2A2A262A2A2A262A2A2A2A262A2A2A2A2A2A26262A26262626262",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A262A2626262",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A3A2",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A3A2A2A2A2",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3D => X"5A5A625A5A5A5A625A5A5A5A5A5A6262626262625A5A6262A2A2A2A2A262A2A2",
      INIT_3E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_41 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_42 => X"A2A2A2A25A5AA2A25A5A5A5A5A5A5A5A5A5A5A5A5959595A5959595959595959",
      INIT_43 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_46 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_47 => X"62625A5A625A625A5A5A5A5AA4A3A35AA4A3A4A4A4A4A4A4A3A3A3A3A4A3A3A3",
      INIT_48 => X"6262625A62A26262625A6262625A62625A6262625A626262625A625A62625A5A",
      INIT_49 => X"62A2A2626262A2A2626262626262626262626262626262626262626262626262",
      INIT_4A => X"A2A2A2A262A2A2A262A2A2A2A262A2A2A2A262A2A2A2A2A26262A2A2A262A262",
      INIT_4B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4C => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4F => X"A2A3A3A2A2A2A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"A2A2A2A2A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"5A5A5A625A5A625A5A62625A5A625A62626262625AA262A2A262A2A2A2A2A262",
      INIT_57 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A5A5A5A5A62",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5B => X"A2A2A2A25A9AA2A25A5A5A5A5A5A5A5A5A5A5A5A5A5959595959595959595959",
      INIT_5C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_60 => X"62625A5A5A5A5A625A5A5A62A463635AA3A3A4A4A4A4A3A4A3A3A3A4A3A3A3A3",
      INIT_61 => X"626262626262626262625A62626262626262625A625A6262625A625A625A625A",
      INIT_62 => X"A262626262A2A2A262A26262A26262626262A262626262626262626262626262",
      INIT_63 => X"A2A2A262A2A2A2A262A2A2A26262A2A2A262A262A2A2A2A2A26262A2A2A26262",
      INIT_64 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2",
      INIT_65 => X"A2A3A2A3A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_68 => X"A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A3A3A2A2A3A3A3A3A2A3A3A3A2A2A3A2",
      INIT_6A => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"A2A2A2A2A262A2A2A262A262A2A2A2A2A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"5A5A5A625A6262626262A262625A625A625A6262626262626262A2A2A2A26262",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A62",
      INIT_71 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_74 => X"A2A2A2A2625A5AA25A5A5A9A5A5A5A5A5A5A5A5A59595A5A5959595959595959",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_78 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_79 => X"6262625A62625A625A625A6263635A5AA3A4A4A4A4A3A4A4A3A3A4A463A3A363",
      INIT_7A => X"626262625A62626262626262626262626262626262625A5A626262625A5A625A",
      INIT_7B => X"626262A26262A26262626262A2A262A25A62A2626262626262A2626262626262",
      INIT_7C => X"A2A2A2A262A2A2A2A2A262A2A2A2A2626262A2A262A2A2A2A2A2A26262A2A262",
      INIT_7D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7F => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A3A2A2A2A2A3A2A2",
      INIT_01 => X"A2A2A3A2A2A2A2A2A2A3A2A2A2A2A2A3A2A2A3A2A3A2A2A3A2A2A2A3A2A2A2A2",
      INIT_02 => X"A2A2A2A2A3A2A2A2A3A2A3A2A3A3A3A3A3A3A3A3A2A2A2A2A3A2A2A3A2A2A3A2",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3A2",
      INIT_04 => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_06 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2",
      INIT_07 => X"62A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2",
      INIT_08 => X"626262625A5A5A625A625A62625AA262A25A62A2A262A262A2A2A2A2A262A2A2",
      INIT_09 => X"5A5A5A5A5A5A5A5A625A5A5A625A625A5A5A625A5A5A5A5A5A5A5A5A62626262",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0D => X"A2A2A2A25AA2A2A25A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_0E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_11 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_12 => X"5A62625A62625A5A625A5A62635A625AA4A4A4A3A3A4A4A3A3A3A4A4A3A3A3A3",
      INIT_13 => X"62626262A25A6262626262626262626262625A626262625A6262626262626262",
      INIT_14 => X"5A62A262A26262A2626262A26262A2A2626262626262626262626262A262A262",
      INIT_15 => X"A2A2A2A2A262A2A2A262A2A2A2A2A2A2A26262A262A2626262A2A262A262A2A2",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A3A262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_17 => X"A2A2A2A2A3A2A2A2A2A2A2A2A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A3A2A2A2A2",
      INIT_18 => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A3A2A2A2A2A3A3A2A2A2A2A2",
      INIT_1A => X"A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A2A2A2A3A2A3A2A2A3A2",
      INIT_1C => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2",
      INIT_1F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2",
      INIT_20 => X"A25AA262A2A2A2A2A2A2A2A262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"5A6262625A6262626262A2625A626262A2A2A2625A62A2A2A2A2A2A262626262",
      INIT_22 => X"5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5AA2625A5A62626262",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_26 => X"A2A2A2A29AA2A2A25AA25AA25A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_27 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2B => X"62625A6262625A62625A5A62A35A625AA4A4A363A3A4A3A4A3A4A4A3A36363A3",
      INIT_2C => X"62626262625A6262626262626262626262625A6262625A62626262625A625A62",
      INIT_2D => X"62A2A2A262A26262A26262A26262A2A25A626262626262626262626262626262",
      INIT_2E => X"A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A262626262A2A262A2A262A2A26262A2",
      INIT_2F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A26262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_30 => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_33 => X"A2A2A3A3A2A2A2A3A2A3A3A3A2A2A3A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"A3A3A3A3A2A3A3A3A2A2A3A2A3A2A3A3A2A2A2A2A2A2A2A2A2A3A2A3A2A2A3A3",
      INIT_35 => X"A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A3A2A3A2A3A2A2A2A3A3A2A2A3A3A3A3",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_39 => X"A2A2A2A2A2A262A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"6262626262625A62626262625A5A62A2A262625A5AA2A262A2A262A2A2A2A2A2",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A625A5A5A5A5A62625A5A5A5A5A5A",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3F => X"A2A2A2A29AA2A2A25A5AA29A5A5A5A5A5A5A5A5A595A595A5959595959595959",
      INIT_40 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_43 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_44 => X"625A626262625A625A5A5A625A625A62A4A463A3A4A3A4A4A4A4A3A3A363A3A3",
      INIT_45 => X"6262626262626262626262626262626262626262626262626262625A62626262",
      INIT_46 => X"62A2A262A2A2A2A26262A262A26262A26262626262A262626262626262626262",
      INIT_47 => X"A2A262A2A2A2A2A2A2A2A2A2A2A2A2A262A2A262A2A2A262A2A2A2A2A2A2A2A2",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"A2A2A2A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A3A2A2A2A2",
      INIT_4C => X"A3A2A3A2A2A2A2A3A3A2A3A2A3A3A3A3A2A2A2A2A2A2A3A2A2A2A3A3A2A2A2A2",
      INIT_4D => X"A3A2A3A3A3A3A3A3A3A3A2A3A2A2A3A3A3A3A3A2A3A2A2A3A3A3A3A3A2A2A3A2",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A2",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_52 => X"A2A2A2A262A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"625A5A6262625A6262A2A2A26262A2626262A262A26262A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A625A62625A5A62625A625A",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_58 => X"A2A2A2A25AA2A2A25A5A9A9A5A5A5A5A5A5A5A5A595A5A5A5959595959595959",
      INIT_59 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5D => X"6262625A5A5A5A5A5A5A62626262625AA4A36362A3A4A4A4A4A3A3A4A363A3A4",
      INIT_5E => X"62A26262A262626262626262626262626262626262626262625A626262625A5A",
      INIT_5F => X"62626262A26262626262A262A2A26262A2A2A2A2626262626262626262626262",
      INIT_60 => X"A2A2A2A2A2A2A2A262A2A2A2A2A2A2A262A2A2A262A2A2A2A2A2A262A2A2A262",
      INIT_61 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_62 => X"A2A3A3A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"A2A2A3A2A2A2A3A2A2A2A2A2A2A3A2A3A2A2A2A2A3A2A2A2A3A2A2A2A2A2A3A3",
      INIT_64 => X"A2A3A3A3A2A2A2A2A2A3A2A2A3A2A2A2A2A2A2A2A3A2A2A2A3A3A2A2A2A3A2A2",
      INIT_65 => X"A2A2A3A3A2A2A2A2A2A2A2A2A3A3A2A3A3A3A2A3A2A2A2A3A2A2A3A2A2A2A2A2",
      INIT_66 => X"A2A2A3A2A3A3A2A2A3A2A3A2A2A2A3A3A3A2A3A3A2A3A2A2A3A2A3A2A2A2A2A2",
      INIT_67 => X"A2A2A2A2A2A2A2A2A3A3A2A2A3A3A3A3A3A3A3A3A2A2A3A3A2A3A3A2A3A3A3A2",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"5A625A625A625A62626262A262A2A262A25A62A262A2A262A2A2A2A2A262A2A2",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A6262625AA2625A625A626262",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_6F => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_71 => X"A2A2A2A2A2A2A2A25A5A9AA25A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_72 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_75 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_76 => X"6262626262625A626262626262625A5AA4636262A4A4A4A4A3A3A4A363A3A3A4",
      INIT_77 => X"62A2A26262A25A625A6262625A625A62626262626262626262626262625A5A62",
      INIT_78 => X"6262A2626262A262A26262A2A26262A2A26262A2A262626262A262626262A262",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A262A2A2A2A2A2A2",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"A2A2A2A2A3A3A3A3A2A3A3A2A2A2A3A2A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2",
      INIT_7D => X"A2A2A3A2A2A3A2A3A2A2A2A2A2A2A2A2A2A3A2A3A2A2A2A2A2A2A3A3A2A2A2A2",
      INIT_7E => X"A3A3A3A2A3A2A2A3A2A2A3A3A2A3A3A2A2A2A2A3A2A2A2A3A2A2A2A2A2A2A3A3",
      INIT_7F => X"A2A2A3A2A3A3A3A3A3A3A3A3A2A3A3A2A3A2A3A3A3A2A3A3A2A2A3A3A3A2A3A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__101_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A3A3A3A2A2A3A3A3A3A2A2A3A2A3A2A2A3A2A2A3A2A3A2A3A3A3A2A3",
      INIT_01 => X"A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"A2625AA262626262A262A2A26262A2A2626262A262A2A26262A2A262A2A2A262",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A625A5A62A2A25A62A2625A625A5A5A",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0A => X"A2A2A2A2A2A29AA25A5A9AA25A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_0B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0F => X"62626262625A6262625A6262625A6262635A5A62A4A4A4A463A3A3A46363A4A3",
      INIT_10 => X"6262626262A25A626262625A626262626262625A625A62626262626262626262",
      INIT_11 => X"A2A2A2A262A2A2A2A262A2A262A262626262A2626262A262A262626262626262",
      INIT_12 => X"A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A262A262",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_14 => X"A2A3A2A3A3A2A2A3A2A2A2A2A2A2A2A2A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2A2A2A2A2A2",
      INIT_17 => X"A3A3A2A3A2A3A3A2A3A3A2A3A2A3A2A3A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_18 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A2",
      INIT_19 => X"A3A3A2A2A3A3A3A3A2A2A3A2A3A3A2A3A2A3A3A3A3A2A2A3A3A2A3A3A3A3A3A3",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1D => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"A262A2A2A26262A262625AA2A26262A262626262A2A2A2A262A2A2A2A2A262A2",
      INIT_1F => X"5A5A5A5A5A625A62625A5A5A5A5A5A5A5A5A5A5A625A5A5A5A625A6262626262",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_23 => X"A2A2A2A25A9AA2A29A9AA29A5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_27 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_28 => X"6262625A6262626262626262625A5A625A5A6262A4A4A4A3A3A3A3A463A4A363",
      INIT_29 => X"6262A262A262626262626262626262626262626262626262625A6262625A6262",
      INIT_2A => X"A2A2A2A2A2A2A2A262A2A262626262A2A262A2A2A2A2A2A26262626262626262",
      INIT_2B => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A262A2A2A2A2",
      INIT_2C => X"A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2D => X"A2A2A2A2A3A2A3A2A2A2A2A2A2A3A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A3A3A2A2A2A2A2A2",
      INIT_2F => X"A2A3A2A2A2A2A2A3A2A2A2A3A2A2A3A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2",
      INIT_30 => X"A2A2A2A3A2A3A2A2A2A3A3A2A2A2A2A2A2A3A2A3A2A2A3A2A2A2A2A2A2A2A3A2",
      INIT_31 => X"A3A3A3A3A3A3A3A3A3A2A3A3A3A2A2A3A3A3A3A2A2A3A2A3A2A3A3A3A2A3A3A3",
      INIT_32 => X"A3A3A3A3A3A2A3A3A2A2A3A3A2A3A3A3A2A2A2A3A3A3A2A3A3A3A2A3A3A3A2A3",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2",
      INIT_34 => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_35 => X"A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_37 => X"625AA2A2625A62A2A25A5A6262A2A2A262A26262A2A2A262A2A2625AA2A2A2A2",
      INIT_38 => X"5A62625A5A5A5A62625A5A5A625A625A6262625A62626262626262625A626262",
      INIT_39 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A",
      INIT_3A => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3C => X"A2A2A2A29AA2A2A25A5A9AA25A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_3D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_40 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_41 => X"5A626262625A6262626262625A625A6262626262A4A4A36263A3A4A4A363A3A3",
      INIT_42 => X"626262626262A262626262A262626262626262626262626262626262A2626262",
      INIT_43 => X"A2A2A2626262A2A2A2A262A262A262626262A262A262A2626262A26262626262",
      INIT_44 => X"A2A262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A262A2",
      INIT_45 => X"A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"A3A2A2A2A2A2A2A3A2A2A2A2A2A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2",
      INIT_48 => X"A2A3A2A2A2A2A3A2A3A2A2A2A2A2A2A2A3A2A2A2A3A2A3A3A2A2A3A2A2A2A2A2",
      INIT_49 => X"A2A2A2A3A3A3A3A3A3A3A2A3A2A2A3A2A3A3A2A2A2A3A3A2A2A2A3A2A2A2A2A3",
      INIT_4A => X"A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A2A3A2A3A3",
      INIT_4B => X"A3A3A2A3A2A2A2A2A3A3A2A2A2A2A3A3A3A2A3A3A3A3A3A2A2A2A3A2A3A3A2A2",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3",
      INIT_4D => X"A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2",
      INIT_4E => X"A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2",
      INIT_4F => X"A262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"625A626262625AA26262626262A262A262A262A262A2A262A2A2A262A262A2A2",
      INIT_51 => X"5A625A5A5A5A5A5A5A5A625A625A5A626262625A5A5A5A5A5A5A6262625A5A62",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_53 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_55 => X"A2A2A2A29AA2A2A25A5AA25A5A5A5A5A5A5A5A5A595A5A5A5959595959595959",
      INIT_56 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_59 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5A => X"6262626262626262625A62626262625A62625A62A4A3625AA3A4A4A46363A363",
      INIT_5B => X"6262A26262626262626262A262626262625A62625A6262626262626262626262",
      INIT_5C => X"A2A2A2A2A2A2A262A262A2A2A2A2A26262A2A2626262A2A262A2626262626262",
      INIT_5D => X"A2A2A2A2A2A3A2A3A2A2A3A262A2A2A2A2A2A2A2A2A2A2A2A2A262A2A262A262",
      INIT_5E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5F => X"A2A3A2A2A3A2A3A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2",
      INIT_60 => X"A2A3A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A2A3A2A2A3A2A3A2A2A3A2A2A3",
      INIT_61 => X"A3A3A2A2A2A2A3A3A2A2A3A3A2A2A3A3A2A2A2A2A3A2A2A2A2A3A3A2A2A2A2A3",
      INIT_62 => X"A3A3A3A2A3A3A3A2A3A3A3A3A2A2A3A3A3A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2",
      INIT_63 => X"A3A3A2A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A2A3A2A2A3A3A3A3A3A3A3A2A2A3",
      INIT_64 => X"A2A3A2A2A2A2A2A2A3A3A3A2A3A3A2A3A2A3A2A3A2A3A3A3A2A2A3A3A3A3A3A2",
      INIT_65 => X"A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A3A2A2A3A3A3A3",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A3A2A2A2",
      INIT_67 => X"A2A2A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"625A626262A262A2A2A262A2626262A262A2A2A26262A262A2A2A2A2A2A2A2A2",
      INIT_6A => X"5A5A5A5A625A625A5A5A5A5A5A5A5AA26262625A625AA262625A5AA26262625A",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_6C => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6E => X"A2A2A2A2A2A2A2A29A5A9AA25A5A5A9A5A5A5A5A595A5A5A5959595A59595959",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_70 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_72 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_73 => X"6262626262625A62625A62626262626262626262A4636262A3A4A4A4636363A3",
      INIT_74 => X"62626262A26262A2A2626262626262626262A2A25A6262626262626262626262",
      INIT_75 => X"A2A2A262A2A2A2A2A2A2A2A2A262A2A26262A26262A2A2A2A2A26262A2A2A262",
      INIT_76 => X"A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2",
      INIT_77 => X"A3A3A2A2A3A3A3A2A2A2A2A3A2A2A3A2A2A2A2A2A3A2A2A2A2A2A3A3A2A2A2A2",
      INIT_78 => X"A3A2A2A2A2A2A2A2A2A3A3A2A2A3A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"A3A2A2A3A2A2A3A2A2A3A2A2A2A3A3A3A2A2A2A2A2A2A2A2A2A3A3A2A3A2A2A2",
      INIT_7A => X"A2A3A2A3A2A2A2A3A2A3A2A3A2A2A2A3A2A3A2A2A3A2A3A3A2A2A3A3A2A2A2A2",
      INIT_7B => X"A3A3A2A2A3A2A3A2A3A2A3A2A2A2A2A2A2A2A3A3A2A3A2A3A2A2A2A3A2A2A2A2",
      INIT_7C => X"A3A3A3A2A2A3A3A3A3A3A3A3A2A3A3A3A2A3A2A2A3A3A3A3A3A2A3A2A3A3A3A3",
      INIT_7D => X"A3A3A2A3A3A3A2A3A3A3A3A3A3A2A3A3A2A3A2A2A3A3A3A3A2A3A3A3A3A3A3A3",
      INIT_7E => X"A2A2A2A3A2A2A2A2A2A3A2A2A2A2A2A2A2A3A2A2A2A3A2A2A3A3A3A3A3A3A3A3",
      INIT_7F => X"A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A3A3A3A2A2A3A2A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A5A",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"5151515151515151515151515A5A51515A5A5A5A5A595A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"5959595959595959595959595959595959595959595959595159595951515159",
      INIT_0B => X"5A5A5A5A5A5A5A5A595A5A5A5959595959595959595959595959595959595959",
      INIT_0C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A6262625A5A5A5A",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0E => X"ABABABABABABABABA2A2A3ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_10 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_12 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_13 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_14 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"595A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A595A5A5A5A5A5A",
      INIT_23 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_24 => X"5A5A5A5A5A5A5A5A59595A5A5959595A59595959595959595959595959595959",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A25A6262625A5A5A5A",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"ABABABABABABABABA2A3ABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_29 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3A => X"5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5151515151515151515151515A5A51515A5A5A5A595A5A5A5A5A595A5A5A5A59",
      INIT_3C => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959595959595959595959595959",
      INIT_3E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A25A6262625A5A5A5A",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"ABABABABABABABABA3ABA3ABA2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_42 => X"5B5A5A5A5A5B635B5A5A5A5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_45 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_46 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_47 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_48 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A",
      INIT_4F => X"5A6262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"5151515151515151515151515A5A51515A5A5A5A5A595A5A595A5A5A5A5A5A5A",
      INIT_55 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595959595959595959595959595959595959",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A6262A25A5A5A5A",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_59 => X"ABABABABABA3ABABA3A3A3ABA2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5B => X"5B6363635A5A5A5A63635A5A5A5A5A5B5A5A5A5A5A5A5A5A635B5B5B63636363",
      INIT_5C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_60 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A5A5A5A",
      INIT_68 => X"5A5A625A625A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A595A5A5A5A5A",
      INIT_6E => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A59595A5A59595959595959595959595959595959",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA262A25A5A5A5A",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_72 => X"ABABABABABABABABA3A3ABABA2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_74 => X"636363A3636363635A5B63A35A5A5A5A635B5B5AA3A3A363636363635A5A5A5B",
      INIT_75 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5AA4A4A363",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_77 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_79 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A262A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2",
      INIT_02 => X"6262A262A2626262A2A2A2A2A2A262A26262A2A2A262A262A2A2A2A2A2A2A2A2",
      INIT_03 => X"5A625A5A62A2625A625A5A626262625AA2626262A2A25AA2626262A262625A62",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A62",
      INIT_05 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_07 => X"A2A2A2A2A2A2A2A29A5AA2A25A5A9AA25A5A5A5A5A5A5A5A5959595959595959",
      INIT_08 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0C => X"6262626262625AA2625A62626262625A62626262635A6262A4A4A4A45B63A3A4",
      INIT_0D => X"6262626262626262A262626262626262625A6262626262626262626262626262",
      INIT_0E => X"A2A262A2A2A262A262A26262A2A262A2A2A26262626262626262A262A262625A",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"A3A2A2A2A3A3A2A2A2A3A2A2A3A2A3A2A3A2A2A2A2A2A2A2A2A2A3A2A2A3A2A2",
      INIT_12 => X"A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2",
      INIT_13 => X"A2A2A2A2A3A2A3A2A3A3A3A3A2A2A2A3A3A2A3A2A2A2A2A2A3A3A2A2A2A2A3A3",
      INIT_14 => X"A2A2A3A2A2A3A2A2A2A3A2A2A3A3A3A3A2A3A2A3A3A3A3A3A2A2A3A2A2A3A2A3",
      INIT_15 => X"A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_16 => X"A2A2A2A3A3A2A2A2A3A3A3A2A3A2A2A3A2A3A3A3A2A3A2A2A3A3A3A3A3A3A3A3",
      INIT_17 => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2A2A3A3A2A3A3A2A2A2",
      INIT_18 => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A3A2A2A2A2A2A3A2A2A2A3A2A2A2A2A2A3",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"A2625A62A2A26262A2626262A262626262A2A262A262A2A2A2A2A2A2A2A262A2",
      INIT_1C => X"5A5A5A5A5A5A5A5A62625A5A625A626262A2625A5A5A5A5A5A625A5A62626262",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A625A5A5A5A",
      INIT_1E => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A25A5A5A9A5A5A5A5A5A5A5A5A5959595A59595959",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAA2AAAA",
      INIT_24 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_25 => X"6262626262625A5A62626262626262626262626262626262A4A4A3635BA3A4A4",
      INIT_26 => X"A2A262A262A26262A262626262A262626262626262625A626262626262626262",
      INIT_27 => X"A2A262A2A2A2A2A2A2A2A2A2A2A2A2A26262A262A2A2A26262A2A2A262626262",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2",
      INIT_2A => X"A3A3A2A2A3A2A3A2A3A2A3A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A3A2A3A2A2A3A2A2A2A2A2A3A2A2A2",
      INIT_2C => X"A3A2A2A2A2A3A2A3A2A2A2A2A2A2A3A3A2A3A2A3A3A2A2A2A2A2A2A3A2A2A2A3",
      INIT_2D => X"A2A3A3A2A3A2A3A3A3A3A3A3A2A2A3A3A2A2A3A2A3A2A2A2A2A2A3A2A2A2A3A2",
      INIT_2E => X"A3A3A3A2A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A2A3",
      INIT_2F => X"A3A3A3A3A3A2A3A2A3A3A2A3A3A2A3A2A3A2A3A2A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_30 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_31 => X"A2A2A2A2A2A3A2A2A2A2A2A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A2",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_33 => X"A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"62626262A26262A262A2A262A2A2A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"5A5A5A5A5A625A626262625AA262A26262625A626262625A5AA2626262626262",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3E => X"626262626262626262625A6262626262626262626262625AA3A363625BA3A4A4",
      INIT_3F => X"A2A2626262626262626262625A626262A262626262625A62A262626262626262",
      INIT_40 => X"A2A2A2A2A2A2A2A2A2A2A2A262A262A2A262A262A2A2A2A262A2A2A262626262",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A262A2",
      INIT_42 => X"A2A2A2A3A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"A2A2A3A2A3A3A2A3A3A3A2A2A3A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"A2A2A2A2A2A3A2A2A2A3A2A3A2A3A2A3A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"A2A2A2A2A3A2A2A3A2A2A2A2A3A2A3A3A2A2A3A3A2A2A2A3A2A2A2A3A3A3A2A2",
      INIT_46 => X"A2A3A3A3A3A3A3A3A3A3A3A2A2A2A3A3A3A3A3A3A3A3A2A2A2A2A2A2A3A3A2A3",
      INIT_47 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A2A3A3A3A3A2A3A2A3",
      INIT_48 => X"A3A2A3A2A3A3A3A2A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A3A3",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A3A2A3A3A3A2A2A3A2A3A2A2",
      INIT_4A => X"A2A3A2A2A2A2A3A3A3A3A2A3A2A2A3A2A2A2A3A3A2A2A2A3A2A2A2A2A2A2A2A2",
      INIT_4B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A3A2A2A2",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"A26262A2A2626262A2A2A262A2A2A262A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_4E => X"5A5A625A5A62625A5A5A5A625A62625A5A625A62626262626262626262626262",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A",
      INIT_50 => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A25A5A5AA25A5A5A5A5A5A5A5A59595A5A59595959",
      INIT_53 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"A2AAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_56 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_57 => X"62626262626262625A62625A625A6262626262626262625A636262625BA4A4A3",
      INIT_58 => X"62A262A2A2A262A2A26262626262626262626262626262626262626262626262",
      INIT_59 => X"62A2A2A262A2A2A2A2A2A2A2626262A2A262A2A262A2A2A262A26262626262A2",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"A3A3A3A3A2A3A3A2A3A3A3A2A2A3A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A3A2",
      INIT_5D => X"A3A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2A3A3A2A2",
      INIT_5E => X"A3A3A3A2A2A2A2A3A2A3A3A2A2A2A2A3A2A3A2A3A2A3A3A3A2A2A3A2A2A3A2A2",
      INIT_5F => X"A3A2A2A3A2A2A2A2A2A3A3A3A2A3A2A2A3A2A3A2A2A3A2A2A2A3A2A3A2A3A2A2",
      INIT_60 => X"A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_61 => X"A3A3A3A3A3A2A3A2A3A3A2A2A3A3A3A3A2A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_62 => X"A3A3A2A3A3A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A3A2A3A2A3A3A2A2A3A2A2",
      INIT_63 => X"A2A3A3A2A2A3A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2",
      INIT_64 => X"A2A2A2A2A3A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A3A2A2",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"62626262A26262A2A2A2A2A2A2A2A26262A2A2A26262A2A2A2A2A2A2A2A262A2",
      INIT_67 => X"5A625A625A62625A625A625A5A5A625A5A5A5A5A625A625A62626262A2626262",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A625A5A6262",
      INIT_69 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6B => X"A2A2A2A2A2A2A2A2A29AA2A29A5A9A5A5A5A5A5A5A5A5A5A5959595A59595959",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"A2AAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_70 => X"626262626262626262625A6262625A6262626262625A626262625A625BA4A463",
      INIT_71 => X"A262A262A2626262626262A2626262A26262626262626262626262626262625A",
      INIT_72 => X"A2A262A2A2A2A2A2A2A2A262A262A2A2A2A2A2A262A2A2A2A2A26262A262A2A2",
      INIT_73 => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A3A2A2",
      INIT_74 => X"A3A2A2A2A2A2A3A2A3A2A2A3A3A3A2A2A2A2A2A3A2A3A2A2A3A2A2A2A2A2A2A2",
      INIT_75 => X"A3A3A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2",
      INIT_76 => X"A3A3A2A2A2A2A3A2A3A3A2A2A3A3A3A3A2A3A2A2A2A2A2A2A3A3A2A2A3A2A2A2",
      INIT_77 => X"A3A3A3A3A2A3A3A3A2A3A3A3A3A2A2A3A3A2A2A2A2A3A3A2A3A3A2A2A2A2A2A3",
      INIT_78 => X"A3A3A3A2A2A2A3A3A3A3A3A3A3A2A3A2A2A3A3A3A3A2A2A3A2A2A3A3A2A2A2A3",
      INIT_79 => X"A3A3A2A3A2A3A3A3A3A3A3A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A3A3A3A2",
      INIT_7A => X"A2A3A2A3A3A3A3A3A2A3A2A3A3A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7B => X"A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3A2A3A3A3A2A3A3A2A2A3A3A3A2A2A3A2A2",
      INIT_7C => X"A2A2A2A2A2A2A2A3A2A2A2A3A2A2A2A2A2A2A2A2A2A3A3A3A2A2A2A3A3A2A3A2",
      INIT_7D => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A3A2A2A3",
      INIT_7F => X"A2A26262A2A262A2A2A2A2A2A2A2A2A2A262A2A26262A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_17_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addrb_17_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addrb_17_sp_1 <= addrb_17_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"62626262625A6262625A626262A26262A2A262A26262A25AA26262A2A262A262",
      INIT_01 => X"5A5A5A5A5A5A5A5A625A5A5A5A5A5A62625A5A5A5A625A5A5A5A5A5A5A5A6262",
      INIT_02 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A25AA25A5AA29A5A5A5A5A5A5A5A5A595A5A5A59595959",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_06 => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_08 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_09 => X"626262626262626262626262626262626262626262626262626262625BA4A35A",
      INIT_0A => X"62A262A2A2A2A2A2626262626262626262A26262625A626262A2626262626262",
      INIT_0B => X"A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A262A2A2A2A2A262A2A262626262A2A2A2",
      INIT_0C => X"A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A3A2A2A2A2A2",
      INIT_0D => X"A3A3A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2A2A2A2A3A2A2A2",
      INIT_0E => X"A3A3A2A2A3A2A3A2A3A2A3A3A2A3A2A3A2A3A3A2A3A2A2A2A2A2A2A2A2A2A3A2",
      INIT_0F => X"A2A2A2A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3",
      INIT_10 => X"A2A2A2A3A2A3A2A3A3A2A2A2A3A3A2A2A2A2A2A3A2A2A3A2A3A3A3A3A2A3A3A3",
      INIT_11 => X"A3A3A3A3A3A3A3A3A2A3A3A3A2A3A3A2A2A3A3A2A3A2A3A2A3A2A3A2A3A3A2A3",
      INIT_12 => X"A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A2A3A3A2A3A3A3A3A3A2A3A3A3A2",
      INIT_13 => X"A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_14 => X"A2A2A3A2A3A3A2A3A2A3A2A2A3A2A2A2A2A3A3A2A3A2A3A3A2A3A2A2A3A3A2A2",
      INIT_15 => X"A2A2A3A3A2A2A2A2A3A3A2A3A3A3A2A3A3A3A3A3A3A2A3A3A2A2A2A2A3A2A3A2",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A3A3A2A2A3A2A2A3A2A3A2A3",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"5AA26262A2A2A2A2A2A2A262A26262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"625A62625AA26262625A5A6262625A62626262626262A25A62626262A2A2A2A2",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A625A625A5A5A625A",
      INIT_1B => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A25A5A5AA25A5A5A5A5A5A5A5A59595A5A59595959",
      INIT_1E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_21 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_22 => X"626262626262626262626262625A62626262626262626262626262625BA4A35A",
      INIT_23 => X"62A2A2A262626262A2A2626262626262626262A262626262626262626262A262",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A262A2A2A262A2A2A2A2A2A2A2A2A262A2",
      INIT_25 => X"A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_26 => X"A2A2A2A3A2A3A2A2A2A3A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"A3A3A3A2A2A2A3A3A3A3A2A2A3A2A3A3A2A2A2A2A2A2A3A2A2A3A2A2A2A2A2A3",
      INIT_28 => X"A3A2A2A2A3A2A3A2A3A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A3A3",
      INIT_29 => X"A2A3A2A3A3A2A3A3A3A2A3A3A2A2A2A3A3A3A3A3A2A3A3A2A2A2A2A3A2A2A3A2",
      INIT_2A => X"A3A2A2A3A3A3A3A3A2A3A2A3A3A3A3A2A3A3A3A3A3A3A2A3A3A3A2A2A3A3A3A3",
      INIT_2B => X"A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"A2A3A3A3A3A3A3A2A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3",
      INIT_2D => X"A2A2A2A2A3A3A2A3A2A3A3A2A2A2A2A2A2A2A3A3A2A3A3A3A2A3A3A3A3A2A3A3",
      INIT_2E => X"A2A2A2A3A3A3A2A3A2A2A2A3A3A2A2A2A2A2A2A2A3A2A3A2A3A2A2A2A3A2A3A2",
      INIT_2F => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A2A3A2A2A2A3A3A2A2A2A2A2A3",
      INIT_30 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2",
      INIT_31 => X"A2A2A262A2A262A2A2A262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"625A6262625A5A62A2626262626262A2A262A26262A262626262A262A26262A2",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A625A625A625A625A625A",
      INIT_34 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_39 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3B => X"62A2A262626262A262A262626262626262626262A2626262626262625BA4A35A",
      INIT_3C => X"A2A262A262A26262A26262A262A2626262A26262A262626262A26262A2626262",
      INIT_3D => X"A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A262A2A2A262A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"A2A2A2A2A3A2A2A2A2A2A3A2A2A2A3A2A2A3A3A3A2A2A3A2A3A2A3A2A2A2A2A3",
      INIT_40 => X"A3A3A2A2A2A3A3A2A2A3A3A2A3A3A2A3A2A2A2A3A2A3A2A2A2A2A3A2A2A2A2A3",
      INIT_41 => X"A3A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3A2A3A2A2A2A2A2A3A3A2A2",
      INIT_42 => X"A2A2A2A3A2A2A3A3A2A3A3A3A2A2A3A2A3A2A2A2A2A3A2A3A2A3A2A2A2A2A3A2",
      INIT_43 => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A2A2A2A3A2A2A2A3A2A2A3A2A3A2A3A3",
      INIT_44 => X"A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_45 => X"A3A3A3A2A3A3A3A2A3A3A3A2A3A3A2A3A3A2A2A3A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_46 => X"A2A2A2A2A2A2A2A2A3A3A2A2A3A2A2A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3",
      INIT_47 => X"A2A2A3A3A3A3A2A3A2A2A3A3A3A3A3A2A3A3A2A2A3A2A2A2A2A3A3A2A2A3A3A2",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A3A2A3A3A2A3A2A3A3",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2",
      INIT_4A => X"62A2A262A2A262A262A2A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"5A5A625A5A5A6262A2625A62A262626262626262A2626262625A62A262626262",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A625A5A625A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A625A5A5A5A5A",
      INIT_4E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A25A5A9A5A5A5A5A5A5A5A5A5A59595A5A59595959",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_51 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_52 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_53 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_54 => X"6262A2A26262A2625A6262625A5A626262625A625A5A62625A625A5A5BA4635A",
      INIT_55 => X"A2A26262A2A2A2A2A2A2A2A3A2A26262A2A2A2A2A2A262A2A2A26262A2626262",
      INIT_56 => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A262A262A2A2626262",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A2A2",
      INIT_58 => X"A2A2A2A2A3A3A3A2A3A3A3A3A3A3A3A3A2A2A2A3A3A3A2A2A3A3A3A3A2A2A2A3",
      INIT_59 => X"A2A2A3A2A3A2A3A3A3A3A3A2A2A3A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"A2A2A2A3A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A2A3",
      INIT_5B => X"A2A3A2A2A3A3A2A3A3A3A3A3A3A2A3A3A2A2A3A3A3A3A3A3A3A3A3A3A2A2A3A3",
      INIT_5C => X"A3A3A3A3A2A2A3A2A3A2A3A3A3A3A3A3A3A3A3A2A3A2A2A3A2A2A3A3A2A2A3A3",
      INIT_5D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A3A3A3A3",
      INIT_5E => X"A3A3A3A2A3A2A3A3A3A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5F => X"A2A3A2A3A2A3A2A2A3A3A2A2A2A3A3A3A3A3A3A3A3A3A3A2A2A3A2A3A2A2A3A2",
      INIT_60 => X"A2A2A3A2A3A3A2A2A2A3A2A3A2A3A2A2A2A2A3A2A2A3A3A2A3A3A3A2A2A2A3A2",
      INIT_61 => X"A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A3A2A2A2A2A2A3A2A3",
      INIT_62 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2",
      INIT_63 => X"A26262A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"626262625A62A262A2A262626262626262A26262A2A25A62A262A2A2A2626262",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6262626262625A5A626262625A",
      INIT_66 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A25A9AA2A25A5A5A5A5A5A5A5A595A5A5A59595959",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6D => X"6262625A5A625A626262625A62625A625A625A5A5A5A5A625A5A5A5A5BA3635A",
      INIT_6E => X"A2A2A2A262A262A2626262A2625A6262626262626262625A62A2625A62A26262",
      INIT_6F => X"A3A3A2A3A2A3A3A3A3A3A3A3A2A3A2A2A3A2A3A3A2A2A2A3A2A3A2A2A3A2A2A3",
      INIT_70 => X"A3A3A3A2A3A2A2A3A2A2A2A2A2A2A2A2A3A3A2A2A2A3A3A3A3A2A2A2A3A3A3A3",
      INIT_71 => X"A2A2A2A2A2A3A3A3A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A3A2A2A2",
      INIT_72 => X"A3A3A2A3A2A3A3A3A3A2A3A3A2A3A2A3A2A3A3A3A2A3A2A2A2A2A3A3A3A3A3A2",
      INIT_73 => X"A2A3A3A2A3A2A3A3A2A3A2A3A3A3A2A3A2A2A3A2A3A2A2A2A3A3A3A2A2A3A3A3",
      INIT_74 => X"A3A3A3A3A3A3A3A2A3A2A3A2A3A2A2A2A2A2A3A3A3A2A2A2A2A3A2A2A2A2A3A2",
      INIT_75 => X"A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A2A2A3A2A2A2A2A2A3A3A2A3A3A2A3A3A2",
      INIT_76 => X"A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_77 => X"A3A3A3A3A3A2A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_78 => X"A2A3A3A3A2A2A2A3A2A2A2A2A3A3A2A2A3A3A2A3A3A3A3A2A3A3A3A2A3A3A3A2",
      INIT_79 => X"A3A2A2A3A2A3A3A3A2A3A2A2A2A2A3A2A2A2A2A2A3A2A3A2A3A3A2A3A3A3A3A3",
      INIT_7A => X"A2A2A2A3A2A2A2A2A2A2A2A2A3A2A3A2A2A3A3A2A3A2A2A3A2A3A3A3A3A3A3A3",
      INIT_7B => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A3A2A2A2",
      INIT_7C => X"6262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"5A625A5A5A625A626262625A62626262626262A2A262A2A2A26262626262A2A2",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6262625A5A625A5A6262A2625A5A625A",
      INIT_7F => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(12),
      I4 => addrb_17_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__101_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(13),
      I2 => addrb(15),
      O => addrb_17_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A29AA2A2A25A5A5A5A5A5A5A5A595A5A5A59595959",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"AAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_05 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_06 => X"6262626262626262625A62625A5A625A5A5A626262625A625A5A62625BA3635A",
      INIT_07 => X"62A25A6262626262625A626262626262626262626262625A6262625A625A6262",
      INIT_08 => X"A2626262A2A262A2A2A2A2A2A2A2A2A2A2A2626262626262A2626262A2A26262",
      INIT_09 => X"A2A3A2A2A3A3A3A2A2A2A3A3A2A2A2A362A2A2A362A2A2A2A2A262A2A262A2A2",
      INIT_0A => X"A3A3A3A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2",
      INIT_0B => X"A2A3A2A2A3A3A3A3A2A3A2A3A2A3A2A2A2A2A3A2A3A2A3A2A3A3A2A2A3A2A3A3",
      INIT_0C => X"A2A3A2A2A2A3A2A3A2A3A3A3A2A3A3A2A2A2A3A2A3A3A3A3A3A3A2A3A3A2A2A2",
      INIT_0D => X"A3A3A2A3A2A3A3A2A3A2A3A3A2A3A2A2A3A3A2A2A2A3A2A2A2A2A2A2A2A2A3A3",
      INIT_0E => X"A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A2",
      INIT_0F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_10 => X"A2A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_11 => X"A3A2A3A3A3A3A2A2A2A3A2A2A3A2A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A3A3",
      INIT_12 => X"A2A3A2A3A3A3A3A2A3A2A3A3A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_13 => X"A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A3A3A2A2A2A3A3A3A3A2A3A3A2",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A2A3A2A2A3A2A2A2A2A2A2A2",
      INIT_15 => X"6262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"5A5A625AA262626262A2A2A2A2A2A2626262A26262A262A2A2A262A2A2A2A262",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A625A5A62",
      INIT_18 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A25A5A5AA25A5A5A5A595A5A5A5959595A",
      INIT_1B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1F => X"5A5A62625A625A62625A625A5A5A6262625A625A5A5A5A62625A625A5BA4635A",
      INIT_20 => X"62A262A2A262626262A262A26262626262626262625A5A6262625A5A625A6262",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A262A2626262626262626262626262",
      INIT_22 => X"A2A2A2A2A2A2A3A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"A2A2A2A3A3A2A3A3A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_24 => X"A2A2A2A2A3A2A3A2A2A3A2A2A3A2A2A3A3A3A3A3A2A2A3A2A3A2A2A2A3A3A3A3",
      INIT_25 => X"A2A3A2A3A2A2A3A3A2A2A2A2A2A2A3A3A3A3A2A3A3A2A3A3A3A3A3A2A2A3A2A2",
      INIT_26 => X"A2A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A2A3A2A3A3A2A3A3A2A3A2A3A2A3A3A2",
      INIT_27 => X"A3A2A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A2A3A3A3A3A2A3A3A3",
      INIT_28 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_29 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2A => X"A3A2A3A3A3A3A2A3A3A2A3A3A2A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_2B => X"A3A3A2A3A2A2A3A3A2A3A3A3A2A3A3A2A3A2A3A3A2A2A2A2A3A3A3A3A3A3A3A3",
      INIT_2C => X"A2A2A3A2A2A3A3A2A2A2A2A2A2A3A3A3A2A2A2A2A2A3A2A2A2A3A3A3A2A2A2A3",
      INIT_2D => X"A262A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"A2A26262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"62625A6262A262A262A262A2A2626262626262A2A2A26262A26262A2A2A2A2A2",
      INIT_30 => X"5A5A5A5A5A625A5A5A625A625A5A5A5A5A5A5A625AA25A5A625A5A62A2626262",
      INIT_31 => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A5A5A5A5A59595A5A5959595A",
      INIT_34 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_37 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_38 => X"5A625A5A625A62A2625A625A625A5A625A6262625A5A62625A62625A5BA3A35A",
      INIT_39 => X"A2A2626262A2A2626262626262626262625A6262625A5A62625A626262626262",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A262A2A2A26262626262626262626262",
      INIT_3B => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2",
      INIT_3C => X"A3A3A3A3A2A2A3A3A2A2A2A2A2A3A2A2A2A2A3A2A3A3A2A2A2A2A2A2A2A2A2A3",
      INIT_3D => X"A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A3A3A3A3A2A3A3A3A2A3A3A3A3A3A2A2A3",
      INIT_3E => X"A2A3A2A3A3A2A3A3A3A3A2A2A3A3A2A3A3A3A3A2A2A2A3A2A3A3A3A3A3A3A2A3",
      INIT_3F => X"A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A2A2A2A3A3A2A3A3A3A3A3A3A3A3A2A3",
      INIT_40 => X"A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_41 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2",
      INIT_42 => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_43 => X"A3A3A3A3A3A2A2A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_44 => X"A3A3A3A2A2A2A3A3A3A3A2A2A3A2A2A3A2A3A3A2A3A3A3A2A3A2A3A3A3A3A2A3",
      INIT_45 => X"A2A2A3A2A3A2A2A2A3A2A2A2A2A2A2A2A2A3A3A2A3A3A2A3A3A3A3A2A2A3A2A3",
      INIT_46 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A3A2A3A2A2",
      INIT_47 => X"A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"A2A262A262A262626262626262A2626262A262A2A2A2A2A2626262A2A2A2A262",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A62625A5A5A625A62625A6262625A5AA25A625A62626262",
      INIT_4A => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4C => X"999999A29AA29999A2A2A2A25A5AA2A25A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"A2AAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_50 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_51 => X"626262625A62625A5A5A62625A62625A5A5A62625A5A5A5A5A625A5A5BA36362",
      INIT_52 => X"A2A262A262626262625A626262626262626262626262625A6262626262626262",
      INIT_53 => X"A2A262A2A2A262A2A2A2A2A262A2A2A262A2A262A2A26262A262A2A262626262",
      INIT_54 => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A3",
      INIT_55 => X"A2A2A2A3A3A2A3A3A2A2A2A3A2A2A2A3A2A2A2A2A3A3A2A3A2A2A2A2A2A2A2A3",
      INIT_56 => X"A2A3A2A3A3A3A3A2A3A2A2A3A2A3A3A3A3A3A3A2A3A3A3A3A3A2A3A3A3A2A3A3",
      INIT_57 => X"A3A3A2A3A3A3A3A3A3A2A3A2A3A3A2A2A2A2A3A3A3A2A2A3A3A3A2A3A3A3A3A3",
      INIT_58 => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A2A3A3A2A3A3A3A3A2A2A3A3A3A3A2A3A2A2A2",
      INIT_59 => X"A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A2A3A3A3A3A3A3A2",
      INIT_5A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3",
      INIT_5B => X"A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5C => X"A2A2A2A3A2A3A2A3A3A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5D => X"A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5E => X"A2A2A2A3A2A2A3A2A2A2A2A2A2A3A2A2A2A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_5F => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2A2",
      INIT_60 => X"62A2A262A2A2A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"62625A62625A62626262A2A25A6262A262A2A262A2626262626262A262A2A262",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A62626262A262625AA2626262",
      INIT_63 => X"5151515151515151515151515A6259515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_65 => X"9AA1A2A29999A199595959595A5A5A595A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_68 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_69 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6A => X"62626262625A625A625A5A5A625A5A5A625A5A5A626262625A625A5A63A3A35A",
      INIT_6B => X"6262A2A262A2626262626262625A5A6262626262625A6262625A6262625A625A",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A262A262A2A26262A2A262626262A2A26262A262A2A2A2",
      INIT_6D => X"A2A2A2A2A3A2A3A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"A2A2A3A2A3A2A2A2A3A3A3A3A2A2A2A3A2A2A2A2A3A2A3A2A2A2A2A2A2A2A3A2",
      INIT_6F => X"A3A2A2A3A2A2A3A3A2A3A3A2A3A3A3A2A3A3A3A3A2A3A3A3A3A2A3A2A2A3A2A3",
      INIT_70 => X"A3A3A3A3A2A3A2A2A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A2A3A3A3A3A3A3",
      INIT_71 => X"A3A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A2A3A3A3A3A3A2A2A2A3A3A3A3A3",
      INIT_72 => X"A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A2A3A3A2A3A3A3A3A2A2A3A3",
      INIT_73 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_74 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_75 => X"A3A3A3A3A3A2A2A3A3A2A3A2A2A3A3A2A3A3A2A3A3A3A3A3A3A3A2A3A3A3A3A3",
      INIT_76 => X"A3A3A3A2A3A2A2A3A3A2A3A3A2A3A3A3A3A2A2A2A3A3A2A3A3A3A3A3A3A3A3A2",
      INIT_77 => X"A3A3A2A2A2A2A3A2A3A3A2A2A2A3A3A2A2A2A2A3A3A3A2A3A2A3A3A3A3A2A3A2",
      INIT_78 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"5A62626262626262626262A2A262A2A262A2A2A26262A2A2A2A25A62A2626262",
      INIT_7B => X"5A5A5A5A625A5A5A5A5A5A6262625A5A5A5A62625A5A5A5A62626262626262A2",
      INIT_7C => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_7E => X"A1A1A1A29999A1995959599959595959595959595A5A5A5A5A5A5A5A5959595A",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__100_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_01 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_02 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_03 => X"5A5A62626262625A5A5A5A626262625A62626262626262625A62625A63A3A35A",
      INIT_04 => X"6262A2A2A26262625A62626262626262626262626262625A626262625A626262",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A262626262A262626262A2A2A2",
      INIT_06 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A3A2A3A3A2A2A2A2",
      INIT_08 => X"A3A3A3A3A3A3A2A3A3A3A3A3A3A2A3A3A3A2A3A3A2A2A2A2A2A2A2A3A2A2A2A3",
      INIT_09 => X"A3A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A3A3A2A2A2A2A3A3A3A3A3A3A3A3A3A3",
      INIT_0A => X"A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A2A3A2A3A3A3A2A3A2A2A2A3A3A3A3A3A3",
      INIT_0B => X"A2A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_0C => X"A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3",
      INIT_0D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0E => X"A2A3A2A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_0F => X"A3A3A3A3A2A2A2A3A3A3A3A3A3A3A3A3A2A3A3A2A2A3A3A3A3A3A2A3A3A3A3A3",
      INIT_10 => X"A2A3A2A3A3A2A3A2A2A3A3A2A3A3A2A2A2A3A2A3A3A2A3A2A2A3A3A3A3A3A3A3",
      INIT_11 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A3A2A2A2A2A2",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_13 => X"A262625AA2A2A262A262A2A2626262A26262A2A2A2A2A2A2A2A2A2A2A262A2A2",
      INIT_14 => X"5A5A5A5AA25A5A5A5A5A5A5A5A62625A5A6262626262625A5A6262626262A262",
      INIT_15 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_17 => X"A1A2A2A2999999A1595959595959595959595959595959595A59595959595959",
      INIT_18 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1C => X"626262626262625A6262626262625A62625A6262626262625A62625A63A3A35A",
      INIT_1D => X"A2A2A2A262A26262625A625A6262626262626262626262626262626262626262",
      INIT_1E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262626262A2A2A262A2A2A26262A2A26262",
      INIT_1F => X"A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"A2A2A2A3A2A2A2A3A2A2A2A2A2A3A2A2A2A2A3A2A2A2A3A3A2A2A2A2A2A2A2A3",
      INIT_21 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A2A2A3A2A2A2A3A2A3A3A2A2A2A3A2A3",
      INIT_22 => X"A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_23 => X"A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_24 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_25 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_26 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A2A3",
      INIT_27 => X"A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_28 => X"A2A3A3A3A2A2A2A3A2A2A3A2A3A3A3A2A2A2A3A3A2A3A2A3A3A2A3A3A3A3A3A3",
      INIT_29 => X"A3A2A2A3A3A3A2A2A2A3A3A2A3A2A3A2A3A3A2A2A3A2A3A3A3A3A2A2A2A2A2A3",
      INIT_2A => X"A2A2A2A2A2A2A3A2A3A2A2A3A2A3A2A2A2A3A2A2A3A3A3A2A2A3A2A3A3A2A2A2",
      INIT_2B => X"A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"6262625A62626262A26262A2A262A2A2A2A2A2A2A2A2A2A2A2626262626262A2",
      INIT_2D => X"5A5A5A5A5A5A5A5A5A625A5A62625A5A5A625A5A5A5A626262626262A2625AA2",
      INIT_2E => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_30 => X"99A2A2A29999A1A2595959595959595959595959595959595959595959595959",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"AAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_33 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_34 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_35 => X"625A6262625A6262625A626262625A62626262625A5A62625A625A5A5BA36362",
      INIT_36 => X"62A2A26262A262626262A262626262626262626262626262626262625A626262",
      INIT_37 => X"A2A2A2A2A2A2A2A262A2A2A2A2A262A2A2A2A262A2A2A262A262626262A2A262",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A3A3A2",
      INIT_39 => X"A2A2A2A3A2A2A3A2A3A2A3A3A3A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"A3A3A3A3A2A3A2A2A3A3A3A2A3A2A3A2A2A3A3A3A3A3A3A3A2A3A3A2A2A2A2A2",
      INIT_3B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3C => X"A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3F => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_40 => X"A3A3A2A3A3A2A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_41 => X"A3A3A3A3A3A3A3A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_42 => X"A2A2A3A2A2A2A2A2A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A2A3A3A3A3",
      INIT_43 => X"A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A3A2A3",
      INIT_44 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"62626262625A62A262626262A262A262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2",
      INIT_46 => X"5A5A5A5A625A5A5A5A5A5A5A5A5A625A626262626262626262626262626262A2",
      INIT_47 => X"5151515951515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_48 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_49 => X"A1A2A2A2999999A1595959995959595959595959595959595959595959595959",
      INIT_4A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4E => X"6262626262625A5A625A625A5A6262625A6262625A625A625A625A5A63A3A35A",
      INIT_4F => X"A2A262A2A262A262A262A2626262626262626262626262626262626262626262",
      INIT_50 => X"A262A2A2A2A2A2A2A2A262A2A2A2A2A2A2A26262A262626262A2626262A26262",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A262A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2",
      INIT_52 => X"A2A2A2A2A2A3A3A2A3A2A3A3A2A2A3A3A2A2A2A3A2A2A3A2A2A3A3A2A3A3A2A3",
      INIT_53 => X"A3A3A3A3A2A3A3A3A3A3A3A2A3A2A3A3A2A3A3A2A2A2A3A2A3A3A2A2A2A2A2A2",
      INIT_54 => X"A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A2A3A3",
      INIT_55 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_56 => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_57 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_58 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_59 => X"A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5A => X"A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5B => X"A2A2A3A2A3A3A3A3A3A2A2A3A2A3A2A3A3A2A3A3A3A2A2A3A3A3A3A3A3A2A3A3",
      INIT_5C => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A3A2A2A2A3A2A2A2A2A2A3A2",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"A2A25A62625AA2A26262626262A26262A2A2A2A2A2A2A2A2A2A262A2A2A2A262",
      INIT_5F => X"625A5A5A625A5A625A5A5A5A626262625A626262625A62626262626262A26262",
      INIT_60 => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_62 => X"A2A2A2A259A1A1A1595999995959595959595959595959595959595959595959",
      INIT_63 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_65 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_66 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_67 => X"62625A6262625A62A25AA25A625A6262626262625A6262625A5A5A6263A3635A",
      INIT_68 => X"62A2626262A2A26262626262626262625AA2626262A2626262A2626262A26262",
      INIT_69 => X"A2A2A2A262A2A2A2A2A2A2A2A2A2A2A262A2A26262A2A2A2A2A2626262A26262",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"A3A2A3A3A2A3A2A3A2A3A2A3A2A2A2A2A3A2A2A2A3A2A3A2A2A2A3A2A2A2A3A2",
      INIT_6C => X"A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A3A2A3A3A2A2A3A2A3A3A3",
      INIT_6D => X"A3A3A2A3A2A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3",
      INIT_6E => X"A3A3A3A3A3A3A3A3A3A3A3A2A3A2A2A3A3A2A3A3A3A2A2A3A3A3A3A3A3A3A3A3",
      INIT_6F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A3A3A2A3A3A3",
      INIT_70 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_71 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_72 => X"A2A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_73 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_74 => X"A2A3A2A2A3A3A2A3A3A3A2A2A3A3A2A2A2A3A2A3A3A3A3A3A3A2A2A3A3A3A3A3",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A2A2A2A2A2A3A2A2A3A3A2A3A2A2A3A2A3",
      INIT_76 => X"62A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"A26262A2A262A2A2A2626262A2A262A2A2A26262A2A262A2A2A2A2A262A2A2A2",
      INIT_78 => X"5A5A5A5A62625A5A5A5A5A5A5A5A5A5A6262A262626262625A62625A62626262",
      INIT_79 => X"5151515951515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A62625A5A5A5A",
      INIT_7A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7B => X"A2A2A2A2999999A2995959595959595959595959595959595959595959595959",
      INIT_7C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6262626262626262626262625A5A6262625A5A5A625A6262626262625BA35B62",
      INIT_01 => X"6262A2A262A2A26262626262626262625A62626262A262625A62626262626262",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A262A2626262A2A2A2A2A3A262",
      INIT_03 => X"A3A2A2A2A3A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2",
      INIT_04 => X"A3A3A2A3A3A2A3A3A2A3A2A3A2A2A2A2A2A2A2A2A3A2A3A2A2A3A2A2A3A2A3A2",
      INIT_05 => X"A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A2A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3",
      INIT_06 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_07 => X"A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A3A3A3",
      INIT_08 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_09 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0C => X"A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_0D => X"A3A2A2A2A2A2A2A2A3A2A3A3A3A2A2A3A3A2A2A3A3A2A3A3A3A3A3A3A2A2A3A3",
      INIT_0E => X"A2A2A2A2A2A3A2A2A2A2A2A3A2A2A2A3A3A3A2A2A2A3A3A3A3A3A3A2A2A3A2A2",
      INIT_0F => X"A2A2A262A2A2A262A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2",
      INIT_10 => X"62A2A26262626262A2626262A262A262A2A2A26262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"625A5A5A625A5A5A5A625A5A625A625A5A626262626262626262626262A2A2A2",
      INIT_12 => X"5151515951515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_13 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_14 => X"A2A2A2A2999999A2595999995959595959595959595959595959595959595959",
      INIT_15 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"A2AAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_17 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_18 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_19 => X"6262626262626262626262626262626262626262625A62625A625A625BA36362",
      INIT_1A => X"6262A2A2A2A2A262626262A2A26262626262A2A26262626262A262626262625A",
      INIT_1B => X"A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A262A2A262A2A2A2A262",
      INIT_1C => X"A2A2A3A2A2A2A3A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1D => X"A3A3A3A2A3A3A2A3A2A2A2A3A3A2A3A2A3A2A2A3A3A3A3A2A2A3A2A2A2A3A2A3",
      INIT_1E => X"A3A3A3A3A3A3A3A2A3A2A2A3A2A3A3A3A3A3A3A3A2A3A3A2A3A3A3A2A3A2A3A3",
      INIT_1F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_20 => X"A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_21 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3",
      INIT_22 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_23 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_24 => X"A2A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_25 => X"A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_26 => X"A3A2A2A2A3A3A3A3A2A3A3A3A2A2A3A2A3A2A3A3A3A2A3A2A3A3A3A2A3A3A3A3",
      INIT_27 => X"A2A3A2A2A3A3A2A3A3A2A2A2A3A2A2A3A3A3A2A2A3A3A2A3A2A2A2A2A2A2A2A2",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"62A26262A262A262A2A2A262A2A2A2A2A262A2A262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2A => X"5A5A5A5A5A5A5A5A5A5A5A5A6262625A62626262626262626262626262A2A2A2",
      INIT_2B => X"5151515151515151515151515A5A5951625A5A5A5A5A5A5A5A5A625A62625A5A",
      INIT_2C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2D => X"A2A2A2A2999999A1595999595959595959595959595959595959595959595959",
      INIT_2E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_30 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_31 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_32 => X"626262626262625A62625A626262626262626262626262625A625A625BA3635A",
      INIT_33 => X"6262A262A2A262A262A26262A2A2A2626262626262626262626262A2A2626262",
      INIT_34 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A262A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"A2A3A3A3A3A3A3A3A3A3A2A2A3A3A3A3A3A2A3A2A3A3A2A2A2A3A2A2A3A3A2A2",
      INIT_37 => X"A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A3A3A3A3",
      INIT_38 => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_39 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3D => X"A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3E => X"A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3",
      INIT_3F => X"A2A2A2A2A3A2A2A3A2A3A3A2A3A3A3A3A3A2A2A3A3A2A3A2A3A3A3A3A3A3A3A3",
      INIT_40 => X"A2A2A2A2A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A3A2A3",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"62A26262A262A2A2A262A26262A262A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"5A5A5A6262625A625A6262626262626262A2626262626262626262A262626262",
      INIT_44 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A625A5A5A5A62625A5A",
      INIT_45 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_46 => X"A2A2A2A2999999A2995959595959595959595959595959595959595959595959",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"AAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4B => X"626262626262625A626262626262626262625A62625A62625A6262625BA3A362",
      INIT_4C => X"A2A2A262A2A262A262A2626262626262A2626262626262A26262626262626262",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A26262A2A2A2A26262A2A2A2",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A3A2A2A2A2A2A2A2A3A2A2",
      INIT_4F => X"A3A3A2A3A2A2A3A2A3A3A2A3A2A2A3A3A2A2A3A3A3A3A2A3A2A2A3A3A3A2A3A3",
      INIT_50 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3",
      INIT_51 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_52 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3",
      INIT_53 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_54 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_55 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_56 => X"A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_57 => X"A2A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_58 => X"A3A2A2A2A3A2A3A3A2A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3",
      INIT_59 => X"A3A2A3A2A3A2A2A3A2A2A2A2A3A3A3A3A2A2A2A3A2A3A2A2A3A3A3A2A3A2A3A3",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"62A2A2A2A2A2A2A2A262A262A2A262A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"5A5A5A5A625A5A5A5A62625A625A62A2626262625A62625A62626262A2A26262",
      INIT_5D => X"5151515151515151515151515A5A5A51625A5A5A625A5A5A5A5A5A625A5A625A",
      INIT_5E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5F => X"A2A2A2A299A1A2A2995999995959595959595959595959595959595959595959",
      INIT_60 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"AAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_62 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_63 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_64 => X"6262626262625A62626262A26262626262626262625A6262625A5A625BA36362",
      INIT_65 => X"A262A2A2A262A2A2A2A2A2A2626262626262A262626262626262626262626262",
      INIT_66 => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A26262A2A2A2A262A2",
      INIT_67 => X"A2A2A3A3A2A3A3A2A2A2A2A2A2A2A2A2A3A2A2A3A2A3A2A2A2A2A2A3A2A2A2A2",
      INIT_68 => X"A3A3A3A3A3A3A3A3A2A3A3A3A2A2A3A3A2A3A3A3A3A3A2A2A2A3A3A3A3A3A2A3",
      INIT_69 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6A => X"A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6E => X"A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_70 => X"A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3",
      INIT_71 => X"A3A3A2A2A3A3A3A2A3A3A3A3A3A3A3A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_72 => X"A2A2A2A2A3A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A3A2A3A2A2A3A3A3A2A3A3A3",
      INIT_73 => X"A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"6262A2626262A2626262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A262A2A2",
      INIT_75 => X"6262625A6262626262625A5A6262626262A26262625A6262626262626262A2A2",
      INIT_76 => X"5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_77 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_78 => X"A2A2A2A29999A2A2999999A25959595959595959595959595959595959595959",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"A2AAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7D => X"6262626262626262626262A36262625A5A62626262626262626262625BA3A362",
      INIT_7E => X"A2A2A2A2A262A262A262A2A2A262626262A2A2626262A262A262626262626262",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A262A2A2A2A2A2A26262A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__100_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A3A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A2A3A3A3A3A3A2A2A2A2A3A3A3A3A3",
      INIT_02 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3",
      INIT_03 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_04 => X"A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_05 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_06 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_07 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_08 => X"A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_09 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0A => X"A3A3A2A3A3A3A2A3A3A3A2A3A3A3A2A3A3A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_0B => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A3A2A3A2A2A3A3A3A3A3A2A2A3",
      INIT_0C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A3A2A2",
      INIT_0D => X"A2626262A262626262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A262A2A2",
      INIT_0E => X"5A5A625A5A5A626262625A5A625A62625A625A5A626262A26262626262A262A2",
      INIT_0F => X"5151515151515151515151515A6259515A5A5A5A5A5A5A5A62625A5A625A625A",
      INIT_10 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_11 => X"A2A2A2A2A1A199A2595999995959595959595959595959595959595959595959",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"AAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_14 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_15 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_16 => X"626262A262626262626262626262626262626262625A6262626262625AA3A362",
      INIT_17 => X"A2A2A2A2A2A2A2A2626262A2A2626262626262A262626262626262A262626262",
      INIT_18 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"A3A2A3A2A2A2A2A3A3A3A3A2A2A2A3A2A2A2A2A3A2A2A3A2A2A2A2A2A2A2A2A2",
      INIT_1A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A2A3A3",
      INIT_1B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_1E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_20 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3",
      INIT_21 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_22 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_23 => X"A3A3A2A2A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_24 => X"A3A2A3A2A2A2A2A2A3A2A2A3A2A3A2A2A3A2A3A3A3A2A3A3A3A3A3A3A2A3A3A3",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"A2626262A2A2A2A2626262A2A2A26262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"5A62626262625A5A5A6262626262625A62626262626262626262626262626262",
      INIT_28 => X"5151515151515151515151515A5A59515A5A5A5A5A625A5A5A5A6262625A625A",
      INIT_29 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_2A => X"A2A2A2A2A1A1A2A2999999995959999959595959595959595959595959595959",
      INIT_2B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"AAAAAAAAA2AAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2F => X"62A262626262625A62626262626262626262626262625A62626262625BA3A362",
      INIT_30 => X"A2A2A2A2A2A2A26262A262A2A2A262A2626262A2626262626262A26262626262",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"A3A2A3A2A2A2A2A3A2A3A2A2A2A2A3A2A2A2A3A2A3A2A3A2A3A2A2A2A2A3A2A3",
      INIT_33 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3",
      INIT_34 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_35 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_36 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_37 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_38 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_39 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3C => X"A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3D => X"A2A2A3A3A2A2A2A2A3A2A2A2A2A2A3A2A3A3A2A2A2A2A3A3A3A3A3A3A3A2A3A3",
      INIT_3E => X"A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"A2A2A262A2A2626262A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"5A626262625A626262625A626262626262A25A6262626262A26262A262A2A262",
      INIT_41 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A625A625A5A",
      INIT_42 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_43 => X"A2A2A2A29999A2A2999999A15959999959595959595959595959595959595959",
      INIT_44 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"AAAAAAAAA2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_47 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_48 => X"62A262626262626262626262626262626262626262626262626262625AA3A362",
      INIT_49 => X"62A262A2A2A2A262A2A2A2A2A2A262A2626262A262A2626262A2626262626262",
      INIT_4A => X"A3A3A3A3A3A3A3A3A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_4B => X"A3A3A3A2A3A3A3A3A3A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4C => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_50 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_51 => X"A3A3A3ABABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_52 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_53 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_54 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_55 => X"A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3",
      INIT_56 => X"A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A3A2A2A3A3A3A2A2A3A3A3A3A3A3A3",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A3",
      INIT_58 => X"A2626262A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A262A2A2A2A262A2A2",
      INIT_59 => X"6262625A625A626262626262625A6262A2A25A6262A262A2A26262A262A2A262",
      INIT_5A => X"5151515151515151515151515A5A5951625A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_5B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5C => X"A2A2A2A2A199A2A2999999995959599959595959595959595959595959595959",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"AAAAAAAAAAAAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_60 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_61 => X"626262A2626262A26262626262625A62626262625A62626262625A5A5B63A462",
      INIT_62 => X"A2A2A262A2A3A2A2A2A2A262A262A2A26262A2A2A2A262626262626262626262",
      INIT_63 => X"A3A3A2A2A2A2A3A3A2A3A2A2A3A3A3A3A3A3A3A3A2A3A3A362A2A3A2A26262A2",
      INIT_64 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A2A3A2A2A2A2A3A2A3A2A2A3A2A2",
      INIT_65 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_66 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_67 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_68 => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_69 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6A => X"A3A3A3A3A3A3A3A3A3ABABABA3A3A3ABA3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3",
      INIT_6B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3",
      INIT_6D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6E => X"A3A3A2A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6F => X"A2A3A2A2A2A2A3A2A3A3A2A2A2A3A3A2A3A2A3A2A3A3A3A2A3A3A3A2A3A3A3A3",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_71 => X"A2A25AA2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_72 => X"625A62626262A2625A5A6262625A62625A6262A26262626262626262626262A2",
      INIT_73 => X"5151515151515151515151515A635951625A5A5A5A62625A62625A5A5A626262",
      INIT_74 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_75 => X"A2A2A2A299A2A2A299A199995959599959595959595959595959595959595959",
      INIT_76 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"AAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_78 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_79 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7A => X"62626262626262626262626262626262626262625A6262625A5A5A5A5B63A462",
      INIT_7B => X"A2A2A3A3A2A2A2A2A2A2A2A2A2A262A2A2626262626262626262626262626262",
      INIT_7C => X"A2A3A3A2A2A2A2A2A2A2A2A3A3A2A2A2A2A3A3A2A2A2A2A2A3A2A2A2A3A3A3A3",
      INIT_7D => X"A2A3A3A3A3A3A2A2A3A2A3A3A3A2A3A3A3A3A2A3A3A2A3A2A3A2A3A2A2A2A2A2",
      INIT_7E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A2A3A3A2",
      INIT_7F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_02 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_03 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3ABABA3ABA3A3A3A3A3A3",
      INIT_04 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_05 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_06 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_07 => X"A3A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_08 => X"A2A2A3A2A2A2A2A2A3A3A2A3A2A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_09 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_0A => X"62A26262A2A262A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2",
      INIT_0B => X"62A26262626262625A62626262625A6262626262A2A2A2626262A2A2626262A2",
      INIT_0C => X"51515151515151515151515162625A515A5A625A5A5A6262625A62626262625A",
      INIT_0D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0E => X"A2A2A2A2A1A2A2A299A199995959595959595959595959595959595959595959",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"A2AAAAAAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_12 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_13 => X"6262626262626262626262A262A36262A26262626262626262A262625A63A462",
      INIT_14 => X"A3A2A2A2A2A2A3A3A2A3A2A362626262A2626262626262A2A2A262A2A2A26262",
      INIT_15 => X"A2A3A3A2A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"A3A3A2A2A3A3A3A3A3A3A3A3A2A2A2A3A2A2A3A2A2A2A3A3A2A2A2A2A3A2A3A3",
      INIT_17 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_18 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_19 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1B => X"A3A3A3A3A3A3ABA3A3ABA3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_20 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_21 => X"A2A3A3A2A2A3A2A3A2A2A3A2A2A3A2A2A3A2A2A3A3A3A3A3A2A3A3A3A3A3A3A3",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2",
      INIT_23 => X"62A262A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A262A2A2",
      INIT_24 => X"62626262625A6262626262A26262625A626262A26262A2626262625AA2A2A262",
      INIT_25 => X"5151515151515151515151515A5A5A51625A5A5A626262625A6262625A62625A",
      INIT_26 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_27 => X"A2A2A2A2A2A2A1A2999999995959599959595959595959595959595959595959",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"AAAAAAAAA2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2C => X"A26262626262626262A2A26262626262626262626262626262625A625A5BA462",
      INIT_2D => X"A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2A3A26262A26262A2A2626262A262626262",
      INIT_2E => X"A2A2A2A2A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"A3A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3A2A2A2A2A2A2A2A3A3",
      INIT_30 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_31 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_32 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_33 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_34 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_35 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_36 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_37 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_38 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_39 => X"A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3A => X"A2A3A3A2A3A3A3A3A2A2A3A2A3A2A3A3A3A3A3A3A3A3A3A3A2A3A2A3A3A3A3A3",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2",
      INIT_3C => X"62A2A2A2A2626262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A362A2A2",
      INIT_3D => X"626262625A625A5A5A62626262626262A26262A2A2626262A262A2A2A2A2A2A2",
      INIT_3E => X"515151515151515151515151625A5A515A5A5A5A5A5A625A62625A5A62626262",
      INIT_3F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_40 => X"A2A2A2A2A2A2A2A2999999995959999959595959595959595959595959595959",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"AAAAAAAAAAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_44 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_45 => X"626262626262A2626262A262626262626262626262626262626262625A5BA462",
      INIT_46 => X"A2A2A2A2A3A2A2A2A262A2A2A2A2A2A2A3A2A2A2A3A3A3A3A2A3A3A36262A2A2",
      INIT_47 => X"A3A3A3A3A2A3A3A3A2A2A2A2A2A2A2A3A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A2A2A2A3A3A3A3A2A2A3A3A3A3",
      INIT_49 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_50 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_51 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_52 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_53 => X"A2A2A3A3A3A2A3A2A3A3A3A3A3A3A3A3A3A3A3A2A2A3A2A3A3A3A3A3A3A3A3A3",
      INIT_54 => X"A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A3A3A2A2A2A3A3A2A2A2A2A3A2A2",
      INIT_55 => X"62A2A262A2A262A2A26262A2A2A2A262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"5A625A5A62626262626262A2626262626262A26262A26262A2A2A2A2A2A2A262",
      INIT_57 => X"51515151515151515151515162635A515A62625A5A625A5A62625A625A5A6262",
      INIT_58 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_59 => X"A2A2A2A2A2A2A2A299A1A1A25959599959595959595959595959595959595959",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"AAAAAAAAA2A2AAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5E => X"A3A3A3A3A362A3A3A3A3A3A3A36262A362A2A36262626262626262625A5BA4A3",
      INIT_5F => X"A2A2A3A2A2A2A2A2A262A2A2A262A2A2A2A2A2A2A2A2A362A262A3A2A262A2A2",
      INIT_60 => X"A3A2A3A3A2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A362A3A3A3A2A2A2A362",
      INIT_61 => X"A3A3A3A3A3A3A3A3A3A2A3A3A362A3A3A3A2A2A2A2A3A3A3A2A2A3A2A2A3A3A3",
      INIT_62 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_63 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_64 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_65 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_66 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_67 => X"A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_68 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACACA3A3A3A3A3",
      INIT_69 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6C => X"A3A3A2A3A3A3A2A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_6D => X"A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A3A2A3A2A2A2A3A3A2A2A3A2",
      INIT_6E => X"A26262A2A262A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"62A36262A2A26262626262A262A2A2A2A262A2A2A262A2A2A2A262A2A2A2A2A2",
      INIT_70 => X"5151515151515151515151515A635A515A5A625A625A62625A5A5A5A6262625A",
      INIT_71 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_72 => X"A2A2A2A299A1A2A2999999A15999999959595959595959595959595959595959",
      INIT_73 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"AAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_75 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_76 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_77 => X"A2626262A26262626362A3A2626363626262A36263636363A36263A35A5A5AA4",
      INIT_78 => X"A2A2A2A262A2A2A2A2A36262A262A2A2A2A2A2A362A2A262A2A2A262A3626262",
      INIT_79 => X"A3A3A3A3A3A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A3A2",
      INIT_7A => X"A3A3A3A3A3A3A3A3A3A2A3A3A2A2A3A3A3A3A3A2A2A2A3A2A2A3A2A3A3A3A2A2",
      INIT_7B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__99_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A4A3A3A3A3A3",
      INIT_02 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_03 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_04 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_05 => X"A3A2A2A2A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_06 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A2",
      INIT_07 => X"A2A2A2A2A2A2A262A2A262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_08 => X"62A262626262626262625A62A25A626262A2A262A262A2626262A2A26262A2A2",
      INIT_09 => X"5151515151515151515151515A5A5A5162625A5A626262626262625A62626262",
      INIT_0A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0B => X"A2A2A2A2A1A2A2A299A199A15959999959595959595959595959595959595959",
      INIT_0C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"AAAAAAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_10 => X"A262A262A262A2A262626262626262626362626262626262A36362625A5A5A5B",
      INIT_11 => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A262A2A262A2A262A262A2A2A2A2A262A2A2",
      INIT_12 => X"A3A2A3A3A3A2A3A2A3A2A2A3A2A2A3A3A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2",
      INIT_13 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3",
      INIT_14 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_15 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_16 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_17 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_18 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_19 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A4A4A4A3A3A3A3",
      INIT_1B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1E => X"A3A3A2A2A2A2A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1F => X"A2A2A2A2A2A2A2A2A3A2A3A2A3A2A2A2A3A2A3A3A3A2A2A2A3A2A2A3A2A3A2A2",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_21 => X"626262626262626262626262A2A2626262A262A262A26262A2A2A262A2A2A2A2",
      INIT_22 => X"5151515151515151515151515A5A5A516262625A626262626262626262626262",
      INIT_23 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_24 => X"A2A2A2A2A1A2A2A2A1A1A1995959999959595959595959595959595959595959",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"AAAAAAAAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_28 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_29 => X"6262626262A26262A262A26262626262626262626262A26263A362625A5A5A5A",
      INIT_2A => X"A2A2A3A2A2A2A2A262A2A2A2A2A2A2A2A2A3A2A2A262A2A2A3A2A2A2A2A2A2A2",
      INIT_2B => X"A3A3A2A2A3A3A2A2A2A2A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A2A3",
      INIT_2D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_30 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_31 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_32 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_33 => X"A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3ACA3A3A3AC64ACACA3A3A3A3",
      INIT_34 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_35 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_36 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_37 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A2A3A3A3",
      INIT_38 => X"A2A2A2A2A3A2A2A2A3A2A2A2A2A2A3A3A2A2A3A2A3A3A2A2A2A2A2A2A2A2A2A3",
      INIT_39 => X"A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"A2626262A262A2A26262A2A262625A62626262A25A626262A2A2626262A2A2A2",
      INIT_3B => X"5151515151515151515151515A635A515A6262626262625A625A62625A626262",
      INIT_3C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3D => X"A2A2A2A2A2A2A2A2A1A1A1A15959999959595959595959595959595959595959",
      INIT_3E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"AAAAAAAAAAAAAAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_41 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_42 => X"6262A2A26262A262A262A2A2A262A2A26262A2626262626262A3A3635A5A6363",
      INIT_43 => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A3A2A2A3A3A2A2A3A2A2A2A3A3A2A2A2",
      INIT_44 => X"A2A3A3A2A2A2A2A2A3A2A2A2A2A2A2A3A2A2A3A2A2A262A2A2A2A3A2A2A2A2A3",
      INIT_45 => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A3A2A3A3A3A3A2A2A3A3A3A3A3A3A3",
      INIT_46 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_47 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_48 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_49 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACACA3ABA464ACACABABA3A3",
      INIT_4D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3",
      INIT_4E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_50 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_51 => X"A3A2A2A2A2A2A2A3A3A2A3A3A2A2A2A2A3A3A2A2A3A2A3A3A2A2A3A3A3A3A2A2",
      INIT_52 => X"62A2A262A2A2A2A2A2A2A2A2A26262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"A262A2626262A2A262626262A2A2626262A262A2A2A26262A2A2A2A2A2626262",
      INIT_54 => X"5151515151515151515151515A635A515A625A62626262625A5A62626262A25A",
      INIT_55 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_56 => X"A2A2A2A2A2A2A2A2A1A1A2A25959999959595959595959595959595959595959",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"AAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_59 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5B => X"6262A2A2A362A262A2626262A262A2A262A2A262A26262625A62A3625A62595A",
      INIT_5C => X"A3A2A2A2A2A2A2A2A2A2A2A3A2A3A262A3A2A2A262A3A2A2A262A3A2A26262A2",
      INIT_5D => X"A3A3A3A2A3A3A2A3A2A3A2A2A2A2A3A2A2A2A3A2A3A2A2A3A2A2A2A2A3A3A2A3",
      INIT_5E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A2A2A3",
      INIT_5F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_60 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_61 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_62 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_63 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_64 => X"A3A3ABABA3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_65 => X"A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3ABABA3A4ACA3ABACA464A4A3A46464",
      INIT_66 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3",
      INIT_67 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_68 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_69 => X"A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_6A => X"A2A2A2A2A2A2A2A2A3A3A3A2A2A3A3A2A3A2A3A3A3A2A3A3A3A2A2A3A2A3A3A3",
      INIT_6B => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2",
      INIT_6C => X"626262626262A262A26262A2A2A2A26262A2A26262A2A2A262A2A2A262A2A262",
      INIT_6D => X"51515151515151515151515162635A516262625A5A625A626262626262626262",
      INIT_6E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6F => X"A2A2A2A2A1A2A2A299A1A1A15999999959595959595959595959595959595959",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"AAAAAAAAAAAAAAAAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_72 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_73 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_74 => X"A2A2A2A2A2A2A2A2A3A262A3A362A2A3A3A362A3A362A2A25A5A63A35A59595A",
      INIT_75 => X"A3A3A2A2A2A2A2A3A2A2A2A2A2A262A3A2A262A2A2A262A2A262A2A2A3A2A262",
      INIT_76 => X"A3A3A3A3A2A3A3A2A2A2A3A2A3A2A3A2A2A3A2A2A2A2A2A2A2A3A2A3A3A2A3A3",
      INIT_77 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_78 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_79 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7D => X"A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3ABABA3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABABA3A3A3ADABABABADAD64A4A3AC64A4",
      INIT_7F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__109_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_02 => X"A3A3A3A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_03 => X"A2A2A2A3A2A3A3A2A3A2A2A3A2A3A3A3A2A3A3A2A3A2A3A3A3A2A3A2A3A3A3A3",
      INIT_04 => X"62A2A262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A3A2A2A2",
      INIT_05 => X"6262626262A2A26262A262A2A2A2A2626262A2A262626262625AA2A2A2A2A2A2",
      INIT_06 => X"51515151515151515151515162635A5162626262626262626262626262626262",
      INIT_07 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_08 => X"A2A2A2A2A2A2A2A2A299A2A25999999959595959595959595959595959595959",
      INIT_09 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"AAAAAAAAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0D => X"A2A2A2A2626262626262626262626262626262A3A3A3626259595AA35A595A5A",
      INIT_0E => X"A3A3A2A2A3A2A2A2A2A2A262A3A2A2A2A2A2A3A2A2A2A2A2A3A2A2A2A3A2A2A2",
      INIT_0F => X"A3A2A3A3A2A3A3A3A3A3A3A2A2A2A2A2A3A2A3A2A3A2A2A2A2A2A2A3A2A2A3A2",
      INIT_10 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A3A2A2A3A3",
      INIT_11 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_12 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_13 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_14 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_15 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_16 => X"A3A3A3ABA3A3A3A3A3ABA3ABA3A3A3A3A3A3A3ABA3A3A3ABA3A3A3A3ABA3A3A3",
      INIT_17 => X"A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3ABABA3A3ACABABABADACACACA3A4A4AC",
      INIT_18 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_19 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1B => X"A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"A3A2A2A3A2A2A3A2A2A2A2A2A2A2A2A3A3A3A2A2A2A3A3A3A2A2A3A3A2A3A2A2",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"62A2A26262A2A2A2626262A2A2A262A262A2A2A2A26262A2626262A2A2A262A2",
      INIT_1F => X"51515151515151515151515162625951626262626262626262A2626262625A62",
      INIT_20 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_21 => X"A2A2A2A2A2A2A2A299A1A1A25999999959595959595959595959595959595959",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"AAAAAAAAAAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_24 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_25 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_26 => X"A2A2A2A2626262A26262A2A362A2A2A2A3A362A2A3A362A25A5A5A5A595A5A59",
      INIT_27 => X"A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A262A262A2",
      INIT_28 => X"A2A3A3A3A3A3A3A3A3A3A2A2A3A3A2A2A2A3A2A3A3A2A2A3A2A3A3A3A3A3A3A2",
      INIT_29 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2E => X"A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2F => X"ABA3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_30 => X"A3A3A3A3A3A3A3A3A3ABA3A3ABA3A3A3ABABABA3ACACABABACACACACA3ACA4AD",
      INIT_31 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABABA3",
      INIT_32 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_33 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_34 => X"A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_35 => X"A2A2A2A2A3A3A3A2A3A3A3A3A3A3A2A3A3A3A3A3A2A3A3A3A2A3A3A2A3A3A2A3",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"A26262A26262A262A2626262A2626262A2A2A2A2A2A262A26262A262A2A2A262",
      INIT_38 => X"51515151515151515151515163635A51A26262626262626262626262A2626262",
      INIT_39 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3A => X"A2A2A2A2A2A2A2A29999A2A2595999A159595959595959595959595959595959",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"AAAAAAAAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A2A2A25AA3A3A25A5A595A59595A59",
      INIT_40 => X"A2A2A2A2A2A2A3A2A2A3A2A2A2A3A2A2A2A2A2A2A3A2A2A2A2A2A2A3A2626262",
      INIT_41 => X"A2A3A3A3A3A3A3A3A2A3A2A3A3A2A2A2A2A3A3A3A3A2A2A2A3A3A2A2A3A2A3A2",
      INIT_42 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A3A3A3A3A3A3",
      INIT_43 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_44 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_45 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_46 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_47 => X"A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_48 => X"ABA3ABABA3ABA3ABA3A3ABABA3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3",
      INIT_49 => X"A3A3A3A3A3A3A3A3ABABA3A3A3A3A3ABABABABA3ACACACACACACACACACAC64A4",
      INIT_4A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3ABA3A3ABA3ABA3",
      INIT_4B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4E => X"A3A2A2A3A3A3A3A2A3A2A3A2A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A3A3A3",
      INIT_50 => X"62A2A2A26262A26262A2626262A2A2626262A2A2A2A26262A262A26262A2A262",
      INIT_51 => X"51515151515151515151515162635A516262625A6262626262626262A2A26262",
      INIT_52 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_53 => X"A2A2A2A2A2A2A2A2A299A2A2599999A159595959595959595959595959595959",
      INIT_54 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"AAAAAAAAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_57 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_58 => X"62A2A2A2A2A2A362A2A2A262A3A2A2A2A3A3A2A25A5AA3A3595A595A59595A59",
      INIT_59 => X"A2A3A3A2A3A2A3A2A3A3A3A3A3A2A2A2A2A2A3A2A3A2A262A2A2A3A2A3A3A2A2",
      INIT_5A => X"A3A3A3A3A3A3A2A3A3A2A3A3A3A2A2A3A3A3A2A2A2A2A2A2A2A2A2A3A3A3A3A3",
      INIT_5B => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3",
      INIT_5C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_60 => X"A3A3A3A3ABABA3A3A3ABABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_61 => X"A3ABA3ABA3ABA3A3ABABABA3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3",
      INIT_62 => X"A3A3A3A3A3A3ABA3A3A3ABA3ABA3A3A3ABABABABACACACACADADACACA464A4A4",
      INIT_63 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3AB",
      INIT_64 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_65 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_66 => X"A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_67 => X"A3A3A3A2A3A2A3A3A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_68 => X"A2A2A2A2A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3A3A3A2",
      INIT_69 => X"62A2A262A262A26262A2A2A262A2A262A2626262A2A262A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"51515151515151515151515162635A5162626263626262A262A2A3A26262A262",
      INIT_6B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6C => X"A2A2A2A2A2A2A2A2A1A1A2A2595999A159595959595959595959595959595959",
      INIT_6D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"AAAAAAAAAAAAAAAAA2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_70 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_71 => X"62A3A2A3A3A2A2A3A3A3A2A3A2A3A262A3A3A3A359595AA35A5A5A5A5959595A",
      INIT_72 => X"A3A2A362A3A3A2A2A3A3A3A3A3A362A2A2A3A2A2A2A2A3A3A3A3A362A3A3A2A2",
      INIT_73 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A2A3A2A3A2A3A2A2",
      INIT_74 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_75 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_76 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_77 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_78 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_79 => X"A3A3ABA3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7A => X"ABA4A4A4A3ABABABA3A3A3ABA3A3ABABA3A3ABABA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7B => X"A3A3A3A3A3ABA3A3ABA3A3A3A3A3A3A3ACABABA3ACACACACADADADADA4A4A4AD",
      INIT_7C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3",
      INIT_7D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3",
      INIT_7E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_17_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addrb_17_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addrb_17_sp_1 <= addrb_17_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A2A3A3A3A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3",
      INIT_01 => X"A2A2A2A2A2A2A262A3A2A2A2A3A3A2A2A3A2A2A2A3A2A3A2A2A2A2A2A3A2A2A2",
      INIT_02 => X"62A26262A262A262A2626262A262A2A262A262A2A2A26262A2A2A262A2A2A2A2",
      INIT_03 => X"51515151515151515151515163635A5162626262626262626262A2A2A2626262",
      INIT_04 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_05 => X"A2A2A2A2A2A2A2A2A1A1A2A2599999A159595959595959595959595959595959",
      INIT_06 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"AAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_08 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_09 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0A => X"A3A3A2A3A2A2A2A262A2A3A3626262A2A362A2A35A5A5A5A5959595A59595959",
      INIT_0B => X"A3A3A3A2A3A2A3A2A3A2A3A2A3A3A2A3A3A2A2A2A2A2A3A2A2A3A362A3A3A2A2",
      INIT_0C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_0D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_10 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_11 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_12 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_13 => X"64646464ABABABA3A3A3ABA3A3A3ABA3A3A3ABABABA3A3A3A3A3A3A3A3A3A3A3",
      INIT_14 => X"A3A3A3A3A3A3A3ABA3A3ABA3ABABA3A3ACABABABADADACACADADADADA464A4A4",
      INIT_15 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3ABABA3A3A3A3",
      INIT_16 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_17 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_18 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_19 => X"A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A3A2A2A3A3A2A2A3A3A3A2A2",
      INIT_1B => X"62A2A2A2A2A2A2A2A262A262A2A2A2A2A26262626262A262A2A2A262A2A2A2A2",
      INIT_1C => X"51515151515151515151515163635A5162A3A3636262626262626262A262A262",
      INIT_1D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1E => X"A2A2A2A2A2A2A2A2A1A1A2A2999999A159595999595959595959595959595959",
      INIT_1F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"AAAAAAAAAAAAAAAAAAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_22 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_23 => X"A3A2A2A2A2A3A3A3A2A3A2A262A3A3A2A3A3A3A35A595A5A595A5A5A595A5A59",
      INIT_24 => X"A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A2A3A3A3A2A3A2A2A3A3A3A3A2A3",
      INIT_25 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A2A3A3",
      INIT_26 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_27 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_28 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_29 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2B => X"A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"A46464A4A3ABABABA3A3A3A3A3A3ABABABA3ABA3A3A3ABABA3A3A3A3A3A3A3A3",
      INIT_2D => X"A3A3A3A3A3A3A3A3ABABA3A3ABABA3ABACABABABADADACACADADADADA464A4A4",
      INIT_2E => X"A3A3A3A3A3A3A3A3A3A3A3A3ABABA3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3",
      INIT_2F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_30 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_31 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_32 => X"A2A3A3A2A3A3A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_33 => X"A3A2A2A2A2A2A3A2A2A2A2A3A2A3A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A3A2",
      INIT_34 => X"62A2A262A26262A26262A262A2A2A2A262626262A2A2A262A2A262A2A2A262A2",
      INIT_35 => X"51515151515151515151515163635A51626262636262626262626262A2626262",
      INIT_36 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_37 => X"A2A2A2A2A2A2A2A2A1A1A1A2599999A159595959595959595959595959595959",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_39 => X"AAAAAAAAAAAAAAAAA2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3C => X"A2A2A3A3A3A3A3A2A3A3A2A2A3A3A3A262A3A3A359595A5A5A5A595A5A51515A",
      INIT_3D => X"A3A3A3A3A2A2A3A3A3A3A3A2A3A3A3A3A2A3A2A2A3A3A2A3A3A3A3A2A2A2A2A2",
      INIT_3E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3",
      INIT_3F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_40 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_41 => X"A3A3A3A3A3A3A3A3A3A3A4A3A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_42 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_43 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_44 => X"A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_45 => X"A4646464A3ABABA3A3A3A3A3ABABA3A3ABABABABA3A3A3ABABA3ABA3A3A3A3AB",
      INIT_46 => X"A3A3A3A3ABABA3A3ABABABABABABABABACABABABADADACACADADADADA4A4A4AD",
      INIT_47 => X"A3A3A3A3ABABA3A3A3A3A3ABABA3A3A3A3A3ABA3ABA3ABA3A3A3ABABABABABAB",
      INIT_48 => X"A3A3A3A3A3A3A3A3A3A3A3A3ABABA3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3",
      INIT_49 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4B => X"A3A3A3A2A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4C => X"A2A2A2A2A3A2A2A2A2A3A3A2A2A3A2A3A2A2A2A2A2A2A2A2A3A3A2A3A3A3A3A3",
      INIT_4D => X"62A2A2626262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A262",
      INIT_4E => X"51515151515151515151515162635A516262636262626262626262626262A2A2",
      INIT_4F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_50 => X"A2A2A2A2A2A2A2A2A199A2A19999A1A159595959595959595959595959595959",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_52 => X"AAAAAAAAAAAAAAAAAAA2AAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_54 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_55 => X"A3A2A3A3A3A3A2A36262A3A2A3A3A3A35AA363A35A5A595A595A5A5951515159",
      INIT_56 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A3A3A3A2A3A3A3A3A2A2",
      INIT_57 => X"A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_58 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_59 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5A => X"A3A3A3A3A4A3A3A3A4A4A4A4A4A4ACA4A4A4A4A4A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3",
      INIT_5C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5D => X"A3A3A3ABA3ABA3ABA3A3A3ABABA3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5E => X"64646464ABABA3A4ABABA3ABABABABA3A3A3ABABA3A3A3A3A3A3A3A3A3ABA3AB",
      INIT_5F => X"ABA3A3ABA3ABABABABA3ABABABABABABACABABABADADADACADADADAD64A4A4AD",
      INIT_60 => X"ABABA3ABA3A3A3ABA3ABA3ABA3ABABABABA3ABA3A3A3ABABABABABABA3A3A3A3",
      INIT_61 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABABA3A3A3A3A3A3A3A3A3A3A3ABA3A3",
      INIT_62 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_63 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_64 => X"A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_65 => X"A2A262A2A3A2A2A2A2A2A2A2A2A2A2A3A2A3A3A3A2A2A3A2A2A3A3A2A3A2A2A2",
      INIT_66 => X"A2A262A2A2A2A2A2A2A3A262A2A3A2A2A262A2A2A2A2A262A2A2A262A262A262",
      INIT_67 => X"51515151515151515151515162635A5162626262626262A3A262626262A262A2",
      INIT_68 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_69 => X"A2A2A2A2A2A2A2A2A1A1A2A2599999A159595999595959595959595959595959",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"AAAAAAAAAAAAAAAAA2A2AAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6E => X"A3A2A3A3A3A3A2A3A262A2A3A3A3A3A35AA363A25A59595A59595A5A51515159",
      INIT_6F => X"A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A3A2A3A3A3A3A3A2A3",
      INIT_70 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A3A3A3A3A3",
      INIT_71 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_72 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_73 => X"ACA4A3A3ACACA4A4ACACACACACACACACA4ACACACA4A4A4ACA3A3A3A3A3A3A3A3",
      INIT_74 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_75 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_76 => X"A3A3A3A3A3ABA3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_77 => X"6464A4A4ABA46464ABABABABABABABABABABA3ABA3ABABABA3A3A3ABA3A3A3A3",
      INIT_78 => X"A3ABA3A3ABABABA3ABABABABABABABABACACABABADADADACADADADAD6464A4A4",
      INIT_79 => X"A3A3A3A3A3ABA3ABA3A3A3A3ABA3A3A3ABABA3A3ABABA3A3ABA3ABABA3ABABA3",
      INIT_7A => X"A3A3A3A3A3A3A3A3A3A3ABABA3A3A3ABA3ABA3A3A3A3A3A3A3A3ABA3A3A3ABA3",
      INIT_7B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7E => X"A2A2A2A2A2A2A2A3A3A2A2A2A3A2A2A3A3A3A3A2A2A3A3A3A3A3A2A3A3A3A3A3",
      INIT_7F => X"62A2A2A2A2A2A2A2A2A2A2A2A2A2A2626262A262A262A2A2A2A2A2A2A2A2A262",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(12),
      I4 => addrb_17_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(13),
      I2 => addrb(15),
      O => addrb_17_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A625A5A5A5A5A5A625A625A625A62625A5A5A5A5A5A5A5A5A5A5A6262",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A595A5A5A5A5A5A5A5A",
      INIT_07 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959595959595959595959595959",
      INIT_09 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA262A25A5A5A5A",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0B => X"ABABABABABABABABA3ABABABA2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0D => X"A4A4A4A4A4A4A4A4A3A36363A4A4A4A363A3A3A45B6363635A5A5A5A5A5A5A5A",
      INIT_0E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A35B5AA4A4A4A4",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_10 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_12 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_13 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_14 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_1A => X"5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A595A5A5A5A5A5A5A",
      INIT_20 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595959595959595959595959",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_24 => X"ABABABABABABABABABABABABA2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_26 => X"5B635B5BA46363636363A3A463A3A3635A5B63635A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6363A3A35B636363",
      INIT_28 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2E => X"625A5A625A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A625A",
      INIT_2F => X"5A5A5A5A5A625A5A5A5A5A62625A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5AA25A5A5A5A5A5A",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A625A5A625A5A",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"595A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595959595959595959595959",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A62A2A25A5A5A5A",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3D => X"ABABABABABABABABABABABABA2A2A3ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3F => X"5B636363635B5B5B5B6363635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A6363636363636363",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_42 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_45 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_46 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_47 => X"5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_48 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A625A5A5A625A5A5A625A5A5A5A5A5A5A",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A625A5A",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A62",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"5A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595959595959595959595959",
      INIT_54 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"ABABABABABABABABABABABABA2A2A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_58 => X"5A5B5B5B5B5B5B5A6363A3635A5A5A5B5B5A5A5A5A5A5A5A5B5B5B5B63636363",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A35A5A636363A35B5B5B5B",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_60 => X"5A5A5A5A5A5A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A",
      INIT_62 => X"5A5A5A5A625A5A5A5A5A5A5A625A5A5A5A5A5A5A5A625A5A5A5A5A625A5A5A5A",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A625A5A5A5A62",
      INIT_65 => X"5A5A5A5A625A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_69 => X"595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A595A5A5A5A5A",
      INIT_6B => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959595959595959595959595959",
      INIT_6D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"ABABABABABABABABABABABABA2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_70 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_71 => X"5A5A5A5A5B5A5A5A6363636363A3A363636363A3636363635B5B63635A5A5B5B",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A3A45A5B6363635A5A5B5B",
      INIT_73 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_74 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_75 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_77 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_79 => X"5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7A => X"5A5A5A5A5A5A625A6262625A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A",
      INIT_7B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A62625A5A5A5A5A626262",
      INIT_7E => X"5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"51515151515151515151515163635A5163626262A2626263A262A2A36262A262",
      INIT_01 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_02 => X"A2A2A2A2A2A2A2A2A1A1A2A25999999959595959595959595959595959595959",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"AAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_06 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_07 => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A359A3A3A35A595A5A5951596251515151",
      INIT_08 => X"A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3A2A3A3",
      INIT_09 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0C => X"ACA4A4A4ADACACACADADADADADADADADACADADADACACACACA4A4A4A4A3A4A4A3",
      INIT_0D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0F => X"A3A3ABA3A3ABA3A3ABA3A3A3A3A3ABABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_10 => X"A4A46464A4A464A4ABABABABABABABABABABABABA3ABABABABABABA3ABABABAB",
      INIT_11 => X"ABABABABA3ABA3A3ABABABABABABABABADACABABADADADADA4A4A4AC64A4A4A4",
      INIT_12 => X"A3ABA3A3A3A3A3ABA3A3A3ABABABA3A3A3ABABA3A3A3ABABA3A3ABABA3ABABAB",
      INIT_13 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3ABA3A3A3A3A3A3A3ABA3A3A3",
      INIT_14 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_15 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_16 => X"A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_17 => X"A2A2A3A2A362A3A3A2A3A2A2A3A3A3A3A3A2A3A2A2A3A3A3A3A3A3A3A3A3A2A3",
      INIT_18 => X"A2A2A2A2A2A2A2A2A3A2A2A2A262A2A2A2A262A2A262A2A2A2A2A262A2A2A262",
      INIT_19 => X"51515151515151515151515163635A51626263A362626262A2A2A262A2A2A2A2",
      INIT_1A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1B => X"A2A2A2A2A2A2A2A2A1A1A2A25999A1A159595959595959595959595959595959",
      INIT_1C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1D => X"AAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_20 => X"A2A2A2A3A3A3A3A2A3A3A3A3A2A362625AA2A3A3625A5A5A5959595951515159",
      INIT_21 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3",
      INIT_22 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_23 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_24 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_25 => X"ADACACACADADADADADADADADADADADADADADADADADADADADACACACACA4A4A4A4",
      INIT_26 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A4ACA4AC",
      INIT_27 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_28 => X"ABA3A3A3A3ABABABA3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_29 => X"6362635BAC646463ABABABABABABABABABABA3ABA3ABABA3ABABABABA3ABABAB",
      INIT_2A => X"ABABABABABA3A3A3ABABABABABABABABACACABABA4A3A4ACA3A3A4A46363A3A3",
      INIT_2B => X"ABABA3A3A3ABABA3ABA3ABA3ABABABA3ABABABABABA3A3A3ABABABABABABABAB",
      INIT_2C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABABA3A3ABA3A3A3A3ABA3A3A3ABABA3",
      INIT_2D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_30 => X"A2A2A3A3A2A3A3A3A3A3A2A2A2A2A3A2A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A262A2A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"51515151515151515151515162635A51626262636262A362A262A262A2626262",
      INIT_33 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_34 => X"A2A2A2A2A2A2A2A2A1A1A2A2595999A159595959595959595959595959595959",
      INIT_35 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"AAAAAAAAAAAAAAAAA2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_38 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_39 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3595AA3A35A5A5A5A5959595951515159",
      INIT_3A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A362A3A3A3A362A3A3",
      INIT_3B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3D => X"A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3E => X"ADADADACADADADADADADADADADADADADADADADADADADADADACADADADA4A4ACAC",
      INIT_3F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABABABA3A4A4A3ABACACACA4",
      INIT_40 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_41 => X"A3A3ABABABABABA3A3A3A3ABA3A3A3A3ABA3A3A3A3A3A3ABA3A3A3A3A3A3A3A3",
      INIT_42 => X"A2A3A3A3635B5BA3ABABABA3ABABABABA3ABABABABABA3A3ABA3A3ABABABABAB",
      INIT_43 => X"ABABABA3ABA3ABABABABABABABABABAB63A3A3ABACACA4A3A3A3A3ACA3A3A3A3",
      INIT_44 => X"A3A3A3A3A3A3A3A3A3A3A3A3ABABABABABA3ABA3A3ABABABA3ABA3ABA3A3ABA3",
      INIT_45 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3ABABA3ABA3A3A3A3ABABA3A3A3",
      INIT_46 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3",
      INIT_47 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_48 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_49 => X"A3A2A2A2A3A3A2A3A2A2A3A3A2A3A3A2A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_4A => X"A2A3A262A262A2A2A2A26262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A3A2A2A2",
      INIT_4B => X"51515151515151515151515163635A5162A3626362A3A363A362A36262A2A2A2",
      INIT_4C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4D => X"A2A2A2A2A2A2A2A2A1A1A1A2595999A159595959595959595959595959595959",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4F => X"AAAAAAAAAAAAAAAAA2A2AAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_51 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_52 => X"A3A3A3A3A3A3A362A3A3A3A3A3A3A3625A5A62A359595A595959595951515159",
      INIT_53 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_54 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_55 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_56 => X"A3A4A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_57 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACACACAD",
      INIT_58 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3ABA3ACA3A4A4A4A3ADACACAC",
      INIT_59 => X"A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5A => X"A3A3A3A3ABA3ABA3A3A3ABA3A3A3ABABA3A3ABA3A3A3A3ABA3A3A3A3A3A3A3A3",
      INIT_5B => X"A262A3A363A262A2ABA35A62ABABABABABABA3ABABABABABA3ABABABA3A3ABA3",
      INIT_5C => X"ABABA3A3ABABABABABABABABABABABABA3A362A2A4A4A4ACA3A363A4A3A3A3A3",
      INIT_5D => X"ABABABA3ABABABABA3ABABABA3ABABABABABA3A3ABABABABABABABABABABABAB",
      INIT_5E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABABA3A3ABABA3A3A3A3ABAB",
      INIT_5F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_60 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_61 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_62 => X"A3A2A3A2A2A3A2A2A3A2A3A3A3A3A2A3A3A2A3A3A2A3A2A3A3A3A3A2A3A3A3A3",
      INIT_63 => X"A3A3A2A3A262A262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A2A2",
      INIT_64 => X"515151515151515151515151A3635A5162A36362A3A3A362A3A3A3A3A262A3A3",
      INIT_65 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A1A2A25999A1A259595959595959595959595959595959",
      INIT_67 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_68 => X"AAAAAAAAAAAAAAAAA2AAAAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6B => X"A3A3A3A3A3A3A362A3A2A3A3A3A3A3A35A5A5AA359595A595151595963515151",
      INIT_6C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_6D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6F => X"A4A4ACACA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACADADAD",
      INIT_71 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A3ABA3ACACA4A4ADADADAD",
      INIT_72 => X"A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_73 => X"ABABABABABA3ABABA3A3ABA3A3A3ABABA3A3A3A3A3A3ABA3ABA3A3A3A3A3ABA3",
      INIT_74 => X"A2A2A2A3A2A2A2A26262A262ABA3A362ABABABABA3ABABA3ABA3ABABABABA3AB",
      INIT_75 => X"ABABABABA3ABABABABABABAB62A2ABABA3A3A3A3ACA4ACA4A3A3A363A3A3A3A3",
      INIT_76 => X"A3A3A3A3ABA3ABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_77 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3ABABABABA3A3ABABABA3A3ABABA3",
      INIT_78 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3",
      INIT_79 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7B => X"A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3",
      INIT_7C => X"A3A3A2A2A2A2A2A2A3A3A2A3A2A2A3A2A2A3A2A2A26262A2A2A2A3A2A3A3A3A2",
      INIT_7D => X"51515151515151515151515163635A51A3A36363A3A3A362A3A363A3A262A3A3",
      INIT_7E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A1A1A2599999A159595959595959595959595959595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addrb_15_sp_1 <= addrb_15_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_01 => X"AAAAAAAAAAAAAAAAA2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_02 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_03 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_04 => X"A3A3A3A3A3A3A3A3A362A3A3A3A3A3A25A595AA351595A5A51515959A35A5151",
      INIT_05 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2",
      INIT_06 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_07 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_08 => X"A4ACACADA3A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_09 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0A => X"A3A3A3A3ABA3A3A3ABABABA3A3A3A3ABACABACA3A4A4ACA3ADACACACADADADAD",
      INIT_0B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3ABA3",
      INIT_0C => X"A3ABABABA3A3ABA3A3A3A3ABA3A3A3A3A3ABA3ABA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0D => X"A262A2A262A2A2A2A2A2A2A2A3A25AA2ABABABABABABABABABA3ABABA3ABABA3",
      INIT_0E => X"ABABA3ABABABABA3ABABABABA3A362A2A3A3A3A3A3A4A4A4A3A3A3A3A3A3A3A3",
      INIT_0F => X"ABABABABA3A3ABABA3ABA3ABABABABABABABABABABABABABABABABABABABABA3",
      INIT_10 => X"A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3ABABA3A3A3ABABABABABA3ABABABA3",
      INIT_11 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_12 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_13 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_14 => X"A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_15 => X"62A2A2A262A26262A2A2A262A2A2A3A3A2A3A2A2A2A2A2A2A3A2A3A2A2A2A3A3",
      INIT_16 => X"51515151515151515151515163635A5163636362A3A3A3A362A363A362A3A3A3",
      INIT_17 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_18 => X"A2A2A2A2A2A2A2A2A1A2A2A25999A1A159595959595959595959595959595959",
      INIT_19 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1A => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A5A62A35159595A5151515162A35951",
      INIT_1E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_20 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_21 => X"ACACADADA4ACA4ACA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_22 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_23 => X"ABA3A3A3A3A3A3A3ABACA3A3A3ABA3ABACACACABACACACACADADADACADADADAD",
      INIT_24 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3ABA3A3A3A3A3A3A3ABA3A3A3",
      INIT_25 => X"ABABABABA3ABABABABA3A3ABA3A3A3A3ABA3A3ABA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_26 => X"A2A26262A262A2A2A2A262625A62A2A2ABA3A262ABABABABABABABA3ABABABA3",
      INIT_27 => X"ABABABABABABABA362A2ABABA3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_28 => X"ABA3ABABABABABABABABABABABABABABABABABA3ABABA3ABABABABABABABABAB",
      INIT_29 => X"A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3ABABABABABABABABABABABABABABABAB",
      INIT_2A => X"A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2D => X"A2A2A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2E => X"62A3A2A2A2A3A2A3A3A2A2A2A3A2A2A2A3A2A2A3A3A2A2A2A3A2A3A3A3A3A3A2",
      INIT_2F => X"51515151515151515151515162635A51636263A3A3A3A362626262A36262A3A3",
      INIT_30 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_31 => X"A2A2A2A2A2A2A2A2A1A1A2A25999A1A159595959595959595959595959595959",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_33 => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_35 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_36 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3595962A35951595A515151515A5AA351",
      INIT_37 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_38 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_39 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3A => X"ADADADADA4A4ACACA3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"A3ABABA3ABA3A3ABABACA3ABACABA3A3ACA3ABA3ACACACACADADADADADADADAD",
      INIT_3D => X"ABA3A3A3A3A3A3A3A3A3A3A3A3ABABA3ABABABA3A3ABA3A3A3A3A3A3ABA3A3A3",
      INIT_3E => X"A3ABA3A3ABABABABABA3A3ABABABABABABA3A3ABA3ABA3ABA3ABABABA3ABABA3",
      INIT_3F => X"A2A2A26262A2A2A2A2A262A262A2A2A2A25A6262ABABABA3ABABABABABABABAB",
      INIT_40 => X"ABABABABA3ABABA3A3A35AA2A3A3A3A3A3A3A3A3A362A3A3A3A3A3A3A3A3A3A3",
      INIT_41 => X"ABABA3ABABA3ABA3ABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_42 => X"A3A3A3A3A3A3A3A3A3A3ABA3A3ABABA3ABABABABABABABABABABABA3ABABABAB",
      INIT_43 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_44 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_45 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_46 => X"A3A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_47 => X"A2A2A2A2A2A3A2A2A2A2A2A2A3A2A3A262A2A2A3A2A3A2A2A3A2A3A3A3A3A3A2",
      INIT_48 => X"51515151515151515151515163635A516362A3636363A363A3A36262626262A3",
      INIT_49 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4A => X"A2A2A2A2A2A2A2A2A1A1A2A259A1A1A159595959595959595959595959595959",
      INIT_4B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4C => X"AAAAAAAAAAAAAAAAAAA2AAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3595AA3A35151595A515151515A5AA35A",
      INIT_50 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_51 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_52 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_53 => X"ADADADADACACACADA3A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_54 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_55 => X"A3ABABABA3A3ABA3ACABABA3ACACABA3ACA4ACABADACACACADADADADADADADAD",
      INIT_56 => X"ABABA3A3A3A3ABA3ABA3A3A3A3ABABA3ABABA3A3ABABA3A3A3ABA3A3ABA3ABAB",
      INIT_57 => X"ABABABABA3ABABABABABA3A3A3A3ABABABA3A3A3A3ABABABA3A3ABA3A3A3A3A3",
      INIT_58 => X"A2A262A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2ABA35A5AABABABABABABABAB",
      INIT_59 => X"ABABABAB5AA2ABABA3A3ABA3A3A3A3A3A3A3A3A3A3A262A2A3A3A3A3A3A2A3A3",
      INIT_5A => X"ABABA3ABABABABABABABABABABABABA3ABABABABABABABABABABABABABABABAB",
      INIT_5B => X"ABA3A3A3A3A3A3ABA3ABA3A3A3ABA3ABABABA3A3ABABABABABABABABA3ABABAB",
      INIT_5C => X"A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3ABA3A3A3ABA3A3A3A3A3A3A3",
      INIT_5D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_60 => X"6262A2A3A3A2A2A3A3A3A2A3A3A362A2A3A2A2A3A2A3A3A3A3A2A3A2A3A3A3A3",
      INIT_61 => X"515151515151515151515151A3A35A5163A3A3636362A3A3A36263A3A3A3A3A3",
      INIT_62 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_63 => X"A2A2A2A2A2A2A2A2A1A2A2A259A1A1A159595959595959595959595959595959",
      INIT_64 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_65 => X"AAAAAAAAAAAAAAAAA2AAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_67 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_68 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3595AA3A35151595A515151515A5A5AA3",
      INIT_69 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6C => X"ADADADADACACADADACACACACACACACACA3A3A3ACA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6E => X"A3ABABA3ACABA3ABABA3ABABACABACABACACACACADADADACADADADADADADADAD",
      INIT_6F => X"A3ABABA3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3ABA3A3ABABA3ABA3A3A3A3",
      INIT_70 => X"ABABABABABABABABABABABABA3ABABABABA3ABABABABABABA3ABABA3A3ABABAB",
      INIT_71 => X"A2A2A262A2A2A2A2A262A2A2A2A2A2A2A2A262A25A5A62A2ABABABA2ABABABAB",
      INIT_72 => X"A3ABABABA3A36262A3A3A3A3A3A3A3A362A2A3A3A3A2A2A2A262A2A3A2A2A2A2",
      INIT_73 => X"ABABABABABA3ABA3ABABABABABABABABABABABABABABABABABABABABABA3ABAB",
      INIT_74 => X"A3ABA3A3A3ABA3A3ABABABABABA3ABA3ABABA3ABABABABABABABABABABABABAB",
      INIT_75 => X"A3A3A3A3A3A3A3A3ABA3A3A3ABA3ABA3A3ABA3A3A3ABA3A3A3ABA3A3A3A3A3A3",
      INIT_76 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_77 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_78 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_79 => X"A3A362A3A3A3A2A3A3A2A3A2A2A3A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A2A3",
      INIT_7A => X"51515151515151515151515163A35A516362A362A3A3A36263A363A3A3A3A3A3",
      INIT_7B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_7C => X"A2A2A2A2A2A2A2A2A2A2A2A259A1A1A159595959595959595959595959595959",
      INIT_7D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7E => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(16),
      I2 => addrb(14),
      I3 => addrb(18),
      I4 => addrb_15_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(17),
      O => addrb_15_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35962A3A351515A595A515151595B5AA3",
      INIT_02 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_03 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_04 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_05 => X"ADADADADACADADADA4A4A4ACA3A4A4A4ACA3A3A4A3ACA4A3A3A3A3A3A3A3A3A3",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_07 => X"ABABABA3ACABABABABABABABACACABA3ACACACACADADADADADADADADADADADAD",
      INIT_08 => X"ABA3ABABABA3ABA3A3A3ABA3ABABA3A3A3A3A3A3A3A3ABABABA3ABA3ABABABA3",
      INIT_09 => X"ABABABABABABABABABA3ABABABABABABA3ABABABA3ABA3A3ABA3ABABA3A3A3AB",
      INIT_0A => X"6262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A262A25AA2A2A2A3625A5AABABABAB",
      INIT_0B => X"A262A3ABA3A3A3A3A3A3A3A35A5AA3A3A2625A5AA2A262A2A2A2A2A3A262A2A2",
      INIT_0C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0D => X"A3ABA3ABA3ABABABA3ABA3ABABABABA3ABABABABABABABABABABABABABABABAB",
      INIT_0E => X"A3A3A3A3A3ABA3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3ABA3A3A3",
      INIT_0F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_10 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_11 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3",
      INIT_12 => X"A2A3A3A3A3A3A3A2A3A2A3A3A3A3A2A3A3A3A262A3A3A3A3A3A3A3A3A3A2A3A3",
      INIT_13 => X"51515151515151515151515163A35A51A3636363A3A3A363A3A3A3A3A3A3A3A3",
      INIT_14 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_15 => X"A2A2A2A2A2A2A2A2A1A2A2A299A1A1A159595959595959595959595959595959",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_17 => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_19 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A359A3A3A351515A5959515151595A5A59",
      INIT_1B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1E => X"ADADADADADADADADA4A4ACACA4A4A4ACA3A4A4A4A3A3A4A3A3A3A3A3A3A3A3A3",
      INIT_1F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_20 => X"ABABABABABACA3ABACABABABACACACACADACACA4ADADADADADADADADADADADAD",
      INIT_21 => X"ABABABA3ABA3ABA3A3A3ABA3A3A3ABA3ABABABA3ABA3ABA3ABA3ABA3ABABABAB",
      INIT_22 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3A3A3ABA3ABABAB",
      INIT_23 => X"A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A62A2A2ABA3A262",
      INIT_24 => X"A3A3A262A3A3A3A3A3A3A3A3A262A3A3A26262A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_25 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2A3ABAB",
      INIT_26 => X"A3A3ABA3A3A3ABABABA3ABA3A3ABABABABA3ABABABABABABABABABABABABABAB",
      INIT_27 => X"A3A3A3A3A3A3A3A3A3A3A3ABABA3A3A3A3A3A3ABA3ABABABABA3A3A3A3A3ABAB",
      INIT_28 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_29 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2B => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"51515151515151515151515163635A51A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_2E => X"A2A2A2A2A2A2A2A2A2A2A2A29999A1A159595959595959595959595959595959",
      INIT_2F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_30 => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_32 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_33 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35AA3A3A351515A51515151515A515B51",
      INIT_34 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_35 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_36 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_37 => X"ADADADADADADADADA4ACACADA4A4A4A4A3A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_38 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_39 => X"ABA3ABA3ABACABABACACACACACACACACADADACACADADADADADADADADADADADAD",
      INIT_3A => X"ABABABABA3A3A3ABA3A3A3ABA3A3A3A3ABABABA3ABABA3ABA3ABABA3ABABABAB",
      INIT_3B => X"ABABABA3ABABABABABA3ABABABA3ABABABA3ABABABABA3ABABABABABA3ABABAB",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A262A262A2A2A2A2A2A2A262A2A2A2A2595AA2",
      INIT_3D => X"A3ABA3A3A3A3A3A3ACA3A3A362A35AA3A25A5AA2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA35AA2A3",
      INIT_3F => X"A3ABA3A3ABA3ABA3ABABABABABABABABABABABABABABABA3ABABABABABABABAB",
      INIT_40 => X"A3A3A3A3A3A3A3A3A3A3A3A3ABA3ABA3A3ABA3ABA3A3ABABA3ABA3ABABA3A3A3",
      INIT_41 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_42 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_43 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_44 => X"A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_45 => X"515151515151515151515151A3625A5163A3A363A363A3A3A3A3A3A3A2A3A362",
      INIT_46 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A159595999595959595959595959595959",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4C => X"A3A3A3A3A3A3A3A3A3A3A3A363A3A3A3A3A3A3A351515A51515151595A515A51",
      INIT_4D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_50 => X"ADADADADADADADADACACADADA4A4A4ACA3ACA4ACA3A3A3A4A3A3A3A3A3A3A3A3",
      INIT_51 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_52 => X"ABABA3ABACACABACACACACABACACACACADADACACADADADADADADADADADADADAD",
      INIT_53 => X"ABA3A3ABABABA3ABA3ABABABABA3A3A3ABABABA3ABA3ABABA3ABABA3ABABABAB",
      INIT_54 => X"ABA2595AABABABABABABABABABA3ABABABABABABABABABABABA3ABABABABA3A3",
      INIT_55 => X"A2A2A2A2A2A2A262A2A262A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"A3A3A3A3A3A3A3A3A3ACACA362A3A35A5AA25A63A2A2A2A2A2A2A2A2A2A262A2",
      INIT_57 => X"ABABABABABABABA3ABABABABABABABABABABABA3ABABABAB59A2ABABA3A3A3A2",
      INIT_58 => X"A3ABABABABABABA3ABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_59 => X"A3A3A3A3A3A3A3A3ABACACA3ABABA3ABABABA3ABA3A3A3ABABA3ABABABABABAB",
      INIT_5A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3",
      INIT_5B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5D => X"A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5E => X"515151515151515151515151A3A35A51A3A363A363A3A3A3A3A3A3A362A2A3A3",
      INIT_5F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_60 => X"A2A2A2A2A2A2A2A2A1A2A2A299A1A1A159599999595959595959595959595959",
      INIT_61 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_62 => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2AAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_64 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_65 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A351595A5A51515151515A5951",
      INIT_66 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_67 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_68 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_69 => X"ADADADADADADADADACADADADA4A4ACACA4A4A4ACA3A3A3A4A3A3A3A3A3A3A3A3",
      INIT_6A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6B => X"ABABABABACACACABACACACACACACACACADADADACADADADADADADADADADADADAD",
      INIT_6C => X"ABABABABABA3ABABA3ABABABABABABA3ABA3ABABABABABA3ABABABABABABABAB",
      INIT_6D => X"5A62A2A2ABABA25AABABABABABABABABABABABABABABABABA3ABA3ABABABABAB",
      INIT_6E => X"A2A2A3A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A262A2A262A2A2A2A2A2A262A2",
      INIT_6F => X"A3A3A3A3A3A3A3A35AA3A3AB5A5A63A3A25AA363A2A25A5AA2A2A262A2A2A262",
      INIT_70 => X"ABABABABABABABABABABABABABABABABABABABABA3ABABABA3A36262A3A3A3A3",
      INIT_71 => X"A3ABABABABA3ABA3ABABABA3ABABABABABABABABABABABABABABABABABABABAB",
      INIT_72 => X"A3A3A3A3A3A3A3A3ACACACA3ABA3A3ABA3A3A3A3ABA3ABABA3ABABA3ABABABAB",
      INIT_73 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_74 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_75 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_76 => X"A2A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_77 => X"51515151515151515151515163635A51A363A3A363A3A3A3A3A3A362A3A3A3A3",
      INIT_78 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A259595999595959595959595959595959",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A351595AA351515151515A5151",
      INIT_7F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_02 => X"ADADADADADADADADADADADADACACACACA4ACACACA3A3A4A4A3A4A3A4A3A3A3A3",
      INIT_03 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_04 => X"ABABABABACACACACACACACACACACACACADADADADADADADADADADADADADADADAD",
      INIT_05 => X"ABABABABABA3A3ABA3ABABA3ABABA3A3ABABABABA3ABA3A3ABABABABABABABAB",
      INIT_06 => X"A2A2A2A2A25A6262ABABABA3ABABABABA3ABABABABABABABABABABABA3ABA3A3",
      INIT_07 => X"A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A262A262A262A2A2A2",
      INIT_08 => X"A3A3A3ACA3A3A3A3635AA3A4625A5AA363A362625A62625AA2A2A2A2A2A2A2A2",
      INIT_09 => X"ABABABABABABABABABABABABABABABABABABABABA2A2A2A3A3A3A3A3A4A4A3A3",
      INIT_0A => X"ABA3ABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABAB",
      INIT_0B => X"A3A3A3A3ABA3A3A3ACACABA3A3ABA3ABABABA3A3ABA3ABABABABABABA3A3A3A3",
      INIT_0C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_10 => X"51515151515151515151515163635A51A3A363A3A3A36363A3A3A3A3A3A3A3A3",
      INIT_11 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A299A199A159595999595959595959595959595959",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_14 => X"AAAAAAAAAAAAAAAAAAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_16 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_17 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3515962A3515151515A5A5151",
      INIT_18 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_19 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1B => X"ADADADADADADADADADADADADACACACADA4ACA4A4A4A4A3A4A3A3A3A3A3A3A3A3",
      INIT_1C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1D => X"ABACACACACACABABACACACACADACACACADADADADADADADADADADADADADADADAD",
      INIT_1E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABAB",
      INIT_1F => X"A2A2A262A2A2A2A2A2625A5AABABABA3ABABABABABABABABABA3ABABABABABAB",
      INIT_20 => X"A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"A3A3ACACA3A3A3A363635AA35A62625A635A62626262A3A3A2A2625AA2A2A2A2",
      INIT_22 => X"ABABABABABABABABABABABABABABABAB62A2A3ABA3A3A3A2A3A3A3A3A4A4A4A3",
      INIT_23 => X"ABA3ABABABABA3ABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_24 => X"A3A3A3A3A3A3A3ABACACA3A3ABABA3ACABA3ABA3ABABA3ABA3ABABABA3ABABA3",
      INIT_25 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3",
      INIT_26 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_27 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_28 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_29 => X"51515151515151515151515163635A51A3A36363A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_2B => X"A2A2A2A2A2A2A2A2A2A2A2A29999A1A259595999595959595959595959595959",
      INIT_2C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2D => X"AAAAAAAAA2A2AAA2A2A2A2A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_30 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35159A3A3515151515A515151",
      INIT_31 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_32 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_33 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_34 => X"ADADADADADADADADADADADADACACACADACACA4ACA3ACA4A4A3A4A4A4A3A3A3A3",
      INIT_35 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_36 => X"ACACACACACACACACACACACACADADACACADADADADADADADADADADADADADADADAD",
      INIT_37 => X"ABABABABABABABABABABABABABABABABABABABABABABA3ABACABABABABABABAB",
      INIT_38 => X"A26262A2A2A2A2A25AA2A2A2A3A25A5AABABABA3ABABABABABABABABABABABAB",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"A3A3A3A362A3A4AC5AA36362A46262625A5A5B6363A3635A5A5AA25AA2A2A2A2",
      INIT_3B => X"ABABABABABABABABABABABABA2A3ABABA3A3A262A3A3A3A3A4A4ACA3A3ACACA4",
      INIT_3C => X"ABABABABABABA3ABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3D => X"A3A3A3A3A3A3A3A3ACA3A3A3A3A3ACACABABA3A3ABABABABA3ABABABABABABAB",
      INIT_3E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_40 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_41 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_42 => X"51515151515151515151515163A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_43 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_44 => X"A2A2A2A2A2A2A2A2A2A2A2A259A1A2A259995959595959595959595959595959",
      INIT_45 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_48 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_49 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3515AA3A35151515151515151",
      INIT_4A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4D => X"ADADADADADADADADADADADADACACADADACA4A4ACA4ACACACA4ACA4A4A3A3A3AC",
      INIT_4E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4F => X"ACACACACACACACACACACACACADADACACADADADADADADADADADADADADADADADAD",
      INIT_50 => X"ABABABABABABABABABABABABABA3A3ABABABABABABABABABABABABABACABABAC",
      INIT_51 => X"A262A2A2A2A2A2A262A2A2A25AA2A2A2A3A2595AABABABABABABABABABABABAB",
      INIT_52 => X"A2A2625AA262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A262A2A262A2A2A2A2A2",
      INIT_53 => X"ACACA3A3635AA3ACA26263A36DAD63625B5B64AD5A5A5A635A62A3A3625A5A5A",
      INIT_54 => X"ABABABABABABABABABABABABA35A5962ACA3A3A3A4ACA3A3A3A3A3A3A4A3A3A3",
      INIT_55 => X"A3ABABABABABABABABABABABABABABA3ABABABABABABABABABABABABABABABAB",
      INIT_56 => X"A3A3A3A3A3ABABA3ACA3ABABABABACACABABABABABABA3ABABA3ABABABABABAB",
      INIT_57 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_58 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_59 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5B => X"51515151515151515151515163635A51A3A3A3A3A3A3A363A3A3A3A3A3A3A3A3",
      INIT_5C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A29999A1A259595999595959595959595959595959",
      INIT_5E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5F => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_61 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_62 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A63A3A35151515151515151",
      INIT_63 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_64 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_65 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_66 => X"ADADADADADADADADADADADADACADADADACACACACACA4A4ACA4A4A4A4A3A3A3A4",
      INIT_67 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_68 => X"ACACACACACACACACACACACACADADADACADADADADADADADADADADADADADADADAD",
      INIT_69 => X"ABABABABABABABABABABABABABA3ABA3ABABABABABABABABABABABABACACABAB",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2626262A2A25A5959ABABA3A3A3ABABAB",
      INIT_6B => X"625A5A5AA2A2A2A2A2A2A2A2A25AA262A2A2A2A2A2A2A2A262A2A2A2A2A262A2",
      INIT_6C => X"A3A4ACAC63A3626262625A62AD6D6D64646464AD5A5A5B64625A5A5A5A5A62A2",
      INIT_6D => X"ABABABABA3ABABABA25A5AA2A3A3A3A3ACACACACACACACACA3A3ACACACA4A3A3",
      INIT_6E => X"ABABABA3ABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6F => X"A3ABA3A3A3ABA3A3ACABA3A3ABABACACABABABABABABABABABA3A3ABABABABAB",
      INIT_70 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3",
      INIT_71 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_72 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_73 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_74 => X"51515151515151515151515163635A51A3A3A3A3A3A3A3A3A3A3A363A3A3A3A3",
      INIT_75 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_76 => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A259599959595959595959595959595959",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_78 => X"A2AAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35AA3A3A35151515A51515151",
      INIT_7C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7F => X"ADADADADADADADADADADADADADADADADACACACACA4ACACACACA4A4A4A3A3A4AC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_01 => X"ACACACACACACACACACACACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_02 => X"ABA3A3A3ABABABABABABABABABABABABABABABABABABABABABABABABACACACAB",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2625AA2A2A25A5A5A5AA3A26262",
      INIT_04 => X"5A5A5A625A5A5A5AA2A262A2A262A2A2A2A2A2A262A26262A2A2A2A2A2A2A2A2",
      INIT_05 => X"635A5A635A5A63A36C636262B5ADADADA46464AD636464645A5A635B625A5A5A",
      INIT_06 => X"A3ABABAB5A5A62A2A3A3A3A3ACACA3A4ACACACACA3A4ACACA3A3A3A3A3ACA3A3",
      INIT_07 => X"ABABABABABABABA3ABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_08 => X"A3A3A3A3ABA3A3A3ACACACABABACACACABABA3ABABA3ABABABABABABABABABAB",
      INIT_09 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3",
      INIT_0A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0D => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A159599999595959595959595959595959",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"AAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_13 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_14 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35151595A51515151",
      INIT_15 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_16 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_17 => X"A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_18 => X"ADADADADADADADADADADADADADADADADACACACACACACA4ACA4A4ACACA3A3A4AC",
      INIT_19 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1A => X"ACACACACACACACACACACACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"595A5A5A5A5A625AABABABA3ABABABABABABABABACABABABABABABABACACACAC",
      INIT_1C => X"A2A262A2A2A2A2A262A2A2A2A2A262A262A2A2A2A2A26262A2A2A2625A5A5A62",
      INIT_1D => X"5A62625A5A5A5A5A5A59595A625A5A5AA2A2A2A2A262A2A26262A2A262A2A2A2",
      INIT_1E => X"6263A3626362625AADADAC6364ADADAD5C5C5C646464645C636464645A625B63",
      INIT_1F => X"5A6262A2A3A3A3A2ACA4ACACACACACACACA3A4ACA3A3A3A3A3ACA3A35A5AA2A3",
      INIT_20 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABAB",
      INIT_21 => X"ABA3A3A3ABA3A3ABACACABABACACACACABACACACABABABABABABA3ABABABABAB",
      INIT_22 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_23 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_24 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_25 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3A3A3A3A3A3A3A3A3A3",
      INIT_26 => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_27 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A159599959595959595959595959595959",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2A => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3515162A351515151",
      INIT_2E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_30 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_31 => X"ADADADADADADADADADADADADADADADADACACACADACA4ACACACA3A4ACA4A4A4A4",
      INIT_32 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_33 => X"ACACACACACACACACADACACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_34 => X"A2A2A2A262595AA2ABABABABABABABABABABABABABACABABACACABACACACABAC",
      INIT_35 => X"5A625AA2A2A2A2A2A2A2A2A262A262A26262A2A262A262626262A25AA2626262",
      INIT_36 => X"5A5B5B635A5A625A62A2A2A2595A5A5A5A595959A2A2A25A62A2A2A2A2A2A2A2",
      INIT_37 => X"625A5A62AD646362ADADAD6D5C5C5C655C5C5C5C5C5C5C5C6464645C64646464",
      INIT_38 => X"A3A3A3A3ACABA3A3ACACA3ACA3ACACACA3A3ACACA3A3A3A35A5AA3A3A3A3635A",
      INIT_39 => X"A3ABABABABABA3ABABABABABABABABABA3A3ABABA3A3A3A362A2A2A3A25A5A59",
      INIT_3A => X"ABA3ABA3A3ABA3ABABABABABACACACACACACACACABABABABABABABABABA3A3AB",
      INIT_3B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3ABA3A3A3ABA3A3A3ABA3A3",
      INIT_3C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3625AA3A3A3A3A362A3A3A3A3",
      INIT_3F => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_40 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A259999959595959595959595959595959",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"A2AAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_45 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_46 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3515AA3A351595151",
      INIT_47 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_48 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_49 => X"A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4A => X"ADADADADADADADADADADADADADADADADACACACADA4ACACACA4A4A4ACA4A4A4A4",
      INIT_4B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4C => X"ACACACACACACACACADACACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_4D => X"5A5AA262ABA35A5AABABABABABABABABACABABABACABABABACACACACACABACAC",
      INIT_4E => X"A2A2A2A262A2A2A2A2A2A2A26262A2A2A2A262A2A262A2A2626262A262626262",
      INIT_4F => X"A46464645A5A5B645A5A5A5A5A5A5A5A5A62A2A259595A5A5A5A5A59A3A3A2A2",
      INIT_50 => X"635A62A2ADAD6DA45C5C65AD646464645C5C5C645C5C5C5C5C5C5C5C6464645C",
      INIT_51 => X"A4ACA3ACACA3A3A3ABACACA3A3A3A4ACABACA3A35A5AA3A36363A3625A5A5A63",
      INIT_52 => X"ABABABABABABABABABABABABABABABAB59A2ABABA3A3A3A2A3ACA3A3A3A3A3AC",
      INIT_53 => X"A3A3ABABABABA3A3ABABABABACACABABABABACACABABABABABABABABABA3A3AB",
      INIT_54 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3ABABABA3",
      INIT_55 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_56 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_57 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A3A3A2A3A3A3A3",
      INIT_58 => X"51515151515151515151515163A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_59 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5A => X"A1A1A199A2A2A2A2A2A2A2A299A1A1A299999999595959595959595959595959",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_5C => X"AAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35AA3A3A351515151",
      INIT_60 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_61 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_62 => X"A4ACA4A4A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_63 => X"ADADADADADADADADADADADADADADADADACACADADACACACACACACACACA4A4A4AC",
      INIT_64 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_65 => X"ACACACACACACACACADADACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_66 => X"A3A35A5AABA35A5AABABABABACABABABACABABACABABABABACACACACACACACAC",
      INIT_67 => X"5A5A595AA2A262A2A2A2A2A262A2A2A26262A2A2A2A262A2A2A2A2A25A5A5A62",
      INIT_68 => X"645C5C5C64646464636464645A5A5A5B5A5A5A5A5A5A5A5A595A5A5A9A5A5959",
      INIT_69 => X"656464636465ADAD5C5C5C6464645C645C5C5C5C5C64645C5C5C5C5C5C5C5C5C",
      INIT_6A => X"A3A3ABA3ACA3A3A3ACA3A3A3A3ABA3A35A5AA2A3636363625A5A5A635B5A5A5A",
      INIT_6B => X"ABABABABABABABABABABABABABABABABA2ABABABA3A35A59A4A3ABACABA3ACAC",
      INIT_6C => X"ABA3A3ABABABA3ABABABABABACABABABABACACACABABABABABABABABABABABAB",
      INIT_6D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3ABA3A3A3A3A3A3A3A3A3A3ABA3A3",
      INIT_6E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_70 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A262A3A3A3A3A2A3A3A3A3",
      INIT_71 => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_72 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_73 => X"9999A1A199999999999999999999A19999595999595959595959595959595959",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_75 => X"AAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_77 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_78 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A351595AA3",
      INIT_79 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7B => X"A4A4A4ACA3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7C => X"ADADADADADADADADADADADADADADADADACACADADACACACACA4A4ACACA4A4ACA4",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7E => X"ACACACACACACACACADADACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"5A5A5A5AABABA35AABABABABABACABABABACABACACABABABACACACACACACACAC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6363635A",
      INIT_01 => X"5C5C5C5C5C5C5C5C5C5C5C5C64646464646464645B6363645A5A5B5B5A5A5A5A",
      INIT_02 => X"65A5A5645C5C5C645C5C5C5C645C5C5C65656564645C64655C5C645C5C5C5C5C",
      INIT_03 => X"A3A3ACA3ABACA3A3A3A3A3A35A5A5AA2A3A3A3625A5A5A625B5A5A5A6464635B",
      INIT_04 => X"ABABABABABABABABABABABABABABABABABABABAB5A5A625AACA3A3A2ACACA4AC",
      INIT_05 => X"ABA3ABA3ABABABABABABA3ABABABABABABACACACABABABABABABABABABABABAB",
      INIT_06 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABABABA3A3ABA3A3ABABA3AB",
      INIT_07 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_08 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_09 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A362A262A3A3A3A3A2A3A3A3A3",
      INIT_0A => X"515151515151515151515151A3635A51A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0B => X"5959595959595959595959595959595959595959595959595959595959515959",
      INIT_0C => X"9999A19959999999595959595959595959595959595959595959595959595959",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_0E => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_10 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_11 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35AA3A3A3",
      INIT_12 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_13 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_14 => X"A4A4A4A4A3A4A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_15 => X"ADADADADADADADADADADADADADADADADACACADADACACACACACACACA4A4A4A4AC",
      INIT_16 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_17 => X"ACACACACACACACACADADADACADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"635B635BABABACA3ABABABABACABABABABABABABACACABACACACACACACACACAC",
      INIT_19 => X"5A5B5B635A5A5A5A5A5A5A5A5A5A5A5A5A5A6363A3636363A3A363635A5A5A62",
      INIT_1A => X"5C5C5C5C5C5C5C5C5B5C5C5C5C5C5C5B5C5C5C5C646464646464646463636364",
      INIT_1B => X"5C5C5C645C5C5C5C645C5C5C6565656465656565646464A5646464645C5C5C5C",
      INIT_1C => X"A3A3A3A35A62A3A3625A5A5A636363635A5A5A625B5B5A5A5C5C5C5BA5A56464",
      INIT_1D => X"ABABABABABABABABABABABABABABABABABABABAB635A62A3A3A25A5AA3A3A3A3",
      INIT_1E => X"ABABA3ABABABABABABABABABABABABABACACABABABABABABABABABABABABABAB",
      INIT_1F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3ABA3A3A3A3A3A3A3ABA3ABAB",
      INIT_20 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_21 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_22 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A26262A3A3A3A362A3A3A3A3",
      INIT_23 => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_24 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_25 => X"99A1A1A199999999595999995959595959595959595959595959595959595959",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_27 => X"A2AAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_29 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2D => X"A4A4ACA4A3A3A3A4A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2E => X"ADADADADADADADADADADADADADADADADACADADADACACACACACACACACA4A4ACAC",
      INIT_2F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"ACACACACACACACACADADADACADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"ACA35B5BABABACABACABABABACABABABACABACABACACABABACACACACACACACAC",
      INIT_32 => X"A46464646464A4A45B5B5B635A5A5B5B5A5A5A5A5A5A5A5A5B5A5A5A5B5B635B",
      INIT_33 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5B5C5C5C5C5C5C645C5C",
      INIT_34 => X"5C5C5C5C64645C5C65656565ADADAD656565A5AD646464AD646464645C645C64",
      INIT_35 => X"5A5A5A5A635A5A5A6362635A5A5A5A63645B5B5A64646464A5A5A5645C5C5C64",
      INIT_36 => X"ABABABABACABABABABABABABABABABABABABABAB5AA3ACAC5A5A5B635A5A5A5A",
      INIT_37 => X"ABABABA3ABABABABABABABABABABABABACABABABABABABABABABABABABABABAB",
      INIT_38 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A3A3A3A3ABABABABA3",
      INIT_39 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A26262A3A36262A3A3A3A3",
      INIT_3C => X"515151515151515151515151A3635A51A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3E => X"A1A1A1A199999999595999995959595959595959595959595959595959595959",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_40 => X"AAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_42 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_43 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_44 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_45 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_46 => X"A4A4A4A4A4A4A3A4A4A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_47 => X"ADADADADADADADADADADADADADADADADACADADADACACACACACA4ACACA4ACACAC",
      INIT_48 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_49 => X"ACACACACACACACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"ACACA463ABACACACABACACACABACABACACACACACACACACACACACACACACACACAC",
      INIT_4B => X"645C5C5C5C5C5C6464645C6464A4A4645B5B64645B5B5B5B5B5B5B5B64645B5B",
      INIT_4C => X"5C5C5C5C5B5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5C5C5C5C5B5B5C",
      INIT_4D => X"645C5C5C65656565AD65A5656D6D6D6D656D656D6464646564646464645C6464",
      INIT_4E => X"5A5A5A5A62A35A5A5A5A5A5A64645B5B6564646465ADADAD5C5C5C645C5C5C5C",
      INIT_4F => X"ABABABACABABACABABABABABABACABABABABABABABABABAC5A5A59625A5A5A5A",
      INIT_50 => X"ABABABABABABABABABABA3ABABABABABACABABABABABABACABABABABACABABAB",
      INIT_51 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3ACACABA3A3A3ABABABA3",
      INIT_52 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_53 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_54 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3625AA26263A2A2A2A3A3A3A3",
      INIT_55 => X"515151515151515151515151A3A35A51A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_56 => X"5959595959595959595959595959595959595959595959595959595959515959",
      INIT_57 => X"9999A1A199999999595999995959595959595959595959595959595959595959",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_59 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5F => X"A4A4ACA4A4A4A4A4A3A4A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_60 => X"ADADADADADADADADADADADADADADADADADADADADACACACACACACACACACACACAC",
      INIT_61 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_62 => X"ACACACACACACACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"ACACADADABACACACACACABABACACACACACACACABACACACACACACACACACACACAC",
      INIT_64 => X"5C5C5C5C5C5C5C5B5C5C5C5C5C5C5C5C6464645C64646464A5A56464ADADADAD",
      INIT_65 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_66 => X"656464646565656565656565ADADAD6DADADADAD64646465646464645C645C64",
      INIT_67 => X"5A5A5A625B5A5A5A5C645B5B6D6564646465A5AD5C5C5C645C5C5C5C64645C5C",
      INIT_68 => X"ABABABACABABABABACABABABACACACABACACACACACABABAB5A5AA3AC5A5A5A5A",
      INIT_69 => X"ABABABABABABABABABABABABABABABABACABABABABABABABABABACABACABABAB",
      INIT_6A => X"A3A3A3A3A3A3A3A3A3A3A3A3ABA3ABA3ABA3A3A3ABA3ACACABABABA3ABABABAB",
      INIT_6B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A262A2A2626262A2A3A3A362",
      INIT_6E => X"51515151515151515151515163A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_70 => X"99A199A199999999599999995959595959595959595959595959595959595959",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_72 => X"AAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_74 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_75 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_76 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_77 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_78 => X"A4A4ACACA4A4A4A4A4A4A3A4A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_79 => X"ADADADADADADADADADADADADADADADADADADADADACACACACACACACACA4A4ACAC",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"ACACACACADACACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"64646464ACABACADACACACABACACACACACACACACACACACACACACACACACACACAC",
      INIT_7D => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5B5C5C5C5C5C5C5C5C5C5C64645C5C64AD6D64",
      INIT_7E => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_7F => X"656564646565656565656565ADAD6565ADADADAD646465AD646464645C645C64",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5B5B5B5A64645C5CADA5656564656D6D5C5C5C5C5C5C5C5C5C5C5C5C645C5C5C",
      INIT_01 => X"ABABABABABABABACABABABABACACABABABACABACACABABAB63A4A3A35A5A5B5B",
      INIT_02 => X"ABA3ABA3ABABABABABABABABABABABABABABABABABABABABACABABABACABABAB",
      INIT_03 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3ACACACACA3A3A3ABABABAC",
      INIT_04 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4ACA4A3A3A3A3A3A3A3A3A3",
      INIT_05 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_06 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3A3A2626262A2A2A2A2A3A36262",
      INIT_07 => X"515151515151515151515151A3635A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_08 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_09 => X"A1A1A1A199999999595999995959595959595959595959595959595959595959",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_0B => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_10 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_11 => X"A4A4ACA4A4A3A4A4A4A4A4A4A2A3A3A3A3A25A5AA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADACACACADA4ACACACA3A3A3AC",
      INIT_13 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"ACACACACADACACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"A4A4A4A4ABACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_16 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C64646564ACACAD65",
      INIT_17 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_18 => X"656565646565656565656565ADAD65A5ADADADAD646465AD646464645C646464",
      INIT_19 => X"64646464ADADADAD646565655C5C5C645C5C5C5C5C5C5C5C5C5C5C5C5C645C5C",
      INIT_1A => X"ACACACACACABACACACABACABACABABACABACACACACACACAB6363A3AB6464635B",
      INIT_1B => X"ABABA3ABABABABABABABABABABACABACACABACABABABABACABABABABACACACAC",
      INIT_1C => X"A3A3A3A3A3ABA4A3A3ABA3ABA3A3A3ABA3A3A3A3ACACACACACABABABABABABAC",
      INIT_1D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACA3A3A3A4A3A3A3A3",
      INIT_1E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3A3A2A2A2A2A2A2A2A2A3A3A2A2",
      INIT_20 => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_21 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_22 => X"A1A1A1A1999999A1599959995959595959595959595959595959595959595959",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_24 => X"A2A2AAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_26 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_27 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_28 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_29 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2A => X"A4ACACA4A4A4A4A4A3A4A4A46262A3A362625962A3A3A362A3A3A3A3A3A3A3A3",
      INIT_2B => X"ADADADADADADADADADADADADADADADADADADADADACACACADACACACACA3A3A3AC",
      INIT_2C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2D => X"ACACACACADACACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"ACACACACACACABACACACABACACACACACACACACACACACACACACACACACACACACAC",
      INIT_2F => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5BACA465646364A4A4ACACACAC",
      INIT_30 => X"5C5C5C645C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_31 => X"656564646565656565656565ADAD6D6DADADADAD6465ADAD646464645C646464",
      INIT_32 => X"65656DAD646465655C5C5C645C5C5C5C5C5C5C5C5C5C5C5C5C5C645C645C645C",
      INIT_33 => X"ACACACACABACABACACACACABACACACACACACACACACACACAC63A3A3ACADADADAC",
      INIT_34 => X"A3ABABABACABABABABACACACACACABABABACACACACACACACACABABACABABABAC",
      INIT_35 => X"A3A3A3A3ACACACA3A3ACACACA3ABABABA3ABA3ABACACACA3ACACABA3ABABABAC",
      INIT_36 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A4A3A4A4A3A3A3A3A3",
      INIT_37 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_38 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3A36262626262A262A2A362A262",
      INIT_39 => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3B => X"999999A199999999599999995959595959595959595959595959595959595959",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_3D => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_40 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3",
      INIT_41 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_42 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_43 => X"ACA4A4A3ACA4A4A4A2A3A3AC5A5A5A5A625A595AA3A3625AA3A3A3A4A3A3A3A3",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADACACACADACACACAC5AA3ACAC",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_46 => X"ACACACACADACACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_48 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C64A56564ACACAC64A4ACACACACACACAD",
      INIT_49 => X"5C6464645C5C5C645C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_4A => X"6565646465656565ADADAD6DADADADADADADADADA5ADADB5A464646464646464",
      INIT_4B => X"5C6464A45C5C5C5B5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C64645C5C645C6464",
      INIT_4C => X"ACACACACACACABACACACACACACACACACACACACACACACABACACA3A3ACACACACAC",
      INIT_4D => X"ACABABABACACABACACABACACACABACACABACACABACACACABACACACACACACACAB",
      INIT_4E => X"A3A3A3A3ACACA3A3ACACACACA3A3ACA4ACACACA3ACACACACACACACACACACA3AB",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3ACA4A3A2A3A3A3A3AC",
      INIT_50 => X"A3A362A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_51 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A362A2A3A362A2A26262A262626262A262",
      INIT_52 => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_53 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_54 => X"A1A1A1A199999999599999995959595959595959595959595959595959595959",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_56 => X"A2AAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_58 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_59 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5C => X"ACA4ACA3A3A3A3A4626262A359595A5A62595A5AA3A3A262A3A3A3A3A3A3A3A3",
      INIT_5D => X"ADADADADADADADADADADADADADADADADADADADADA4ACACADACACA3A36262A3AC",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"ACACACACADADACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_60 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_61 => X"5C5C5C5C5C5B5C5C5C5C5C5CADA4645C64A4A4ACACACA464ACACABACACACACAC",
      INIT_62 => X"64646464645C5C645C5C5C645C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_63 => X"6D656564ADADADADADADADADADADADADB5B5B5ADADADADB5646464A464646464",
      INIT_64 => X"A4A4A4AC5C6464645C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C64645C5C64646464",
      INIT_65 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC63A3AC",
      INIT_66 => X"ACACABACABACACACACABACACACACACABACACACACACACACACACACACACACACACAC",
      INIT_67 => X"A3A3A3A3ACACA4A3ACACACACACACACACACACABACACACACACACACACACABABACAB",
      INIT_68 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACA3A3A3A2A3A3A3A3A2A3A2A3A3ACA3",
      INIT_69 => X"A3A362A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3626262A3A36262626262A2A362626262",
      INIT_6B => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6D => X"99A1A1A1999999A1999999995959599959595959595959595959595959595959",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A1A1A1A1",
      INIT_6F => X"AAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_70 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_71 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_72 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_73 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_74 => X"A3A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_75 => X"A4A4ACAC5A62A3A362626262A262595959625A5AA362625AA3A3A4A3A3A3A3A3",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADA4ACADADA3A3A3A2A3A362A2",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"ACACACACADADACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_79 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_7A => X"5C5C5C5C5C5C5C5C635B5B5CAC6464A4ACACACACACACACACACACACACACACACAC",
      INIT_7B => X"6464646464645C645C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_7C => X"ADAD6D6DADADADADADADADADB5ADADADB5B5B5B5ADADADB56464A4A464646464",
      INIT_7D => X"ACACACACA4ACACAC5C5C64A45C5C5C5C5C5C5C5C5C5C5C5C6464645CADAD6565",
      INIT_7E => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA3ACAC",
      INIT_7F => X"ACACACACABACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A3A3ACACACACACACACACACACACA3ACACACA3ACACACACACA3ACACACACACACA3",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACA3A3A3A2A3A3A3A3A3A2A2A3A3ACA3",
      INIT_02 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_03 => X"A3A3A3A3A3A3A3A3A3A3A3A363A3A3A3A2626262A362626262A3A3A3A3A3A362",
      INIT_04 => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_05 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_06 => X"99A199A199999999999999995959595959595959595959595959595959595959",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_08 => X"AAAAAAAAA2A2A2A2A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0E => X"A3A3A4AC625A5A62596262625959625959A25959A25AA25AA3A3A3A3A3A3A3A3",
      INIT_0F => X"ADADADADADADADADADADADADADADADADADADADADACACADAD626262A3ACACA362",
      INIT_10 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_11 => X"ACACACACADADACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_12 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_13 => X"5C5C5C5C5B5C5C5CACAC645CACA4A4ACACACACACACACACACACACACACACACACAC",
      INIT_14 => X"64646464646464645C5C5C5C5C5C5C5C5C5C5C5C645C5C5C646464645C5C5C5C",
      INIT_15 => X"ADADADADADADADADADB5ADADADADADADB5B5B5B5ACADADB564A4A4A464646464",
      INIT_16 => X"ACACACACACACACACA4A4ACAC646464A45C5C646464645C6465656565ADAD6D65",
      INIT_17 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_18 => X"ACABACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_19 => X"A3A3A3A3ACACACACACACACA3A3ACACACACACACA3ACACACABACACACACACACACAB",
      INIT_1A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACA4A4A3A3A3A2A3A3A3A3A2A4A3ACA3",
      INIT_1B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"A3A3A3A3A3A3A3A3A3A3A3A3626262A3A3A362626262A3A3A3A3A362A3A3A363",
      INIT_1D => X"515151515151515151515151A3635A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1F => X"9999A19999999999999999995959595959595959595959595959595959595959",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_21 => X"AAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_23 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_24 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A362A3A3A3",
      INIT_25 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_26 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_27 => X"6262A3A3A2A2A2625A5A62625959595AA3A3A3A26262625AA3A3A3A2A3A3A4A3",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADACACADADA262A3A3ACA4ACA3",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"ACACACACADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2B => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_2C => X"64646464645C5C5CACACACA4ACACACACACACACACACACACACACACACACACACACAC",
      INIT_2D => X"646464646464AD6464646464646464645C5C5C5C5C5C5C5C6464646464646464",
      INIT_2E => X"ADADADADADADADADADADADADB5ADADADB5B5B5B5ADADADB564A4A4A464646464",
      INIT_2F => X"ACACACACACACACACACACACACACACACACA4ACACAC6565656DADA56565ADADADAD",
      INIT_30 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_31 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_32 => X"ACA4A3A4ACA4A3A4ACABA4ACA3ACACACACACACA3ACACACACACACACACA3ACACAC",
      INIT_33 => X"A3A3A3A3A3A3A3A3A3A3A3A3A4A4A3A3A4A4A4ACA2A2A3A3A2A3A2A3A4ACACA3",
      INIT_34 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_35 => X"A3A3A3A3A3A3A3A36262A36362A26262A3A362A2A362A3A3A3A3A3A3A3A3A3A4",
      INIT_36 => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_37 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_38 => X"A1A1A1A1999999A1595999995959595959595959595959595959595959595959",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A1A1A1A1",
      INIT_3A => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A62A3A3",
      INIT_3E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3F => X"A3A3A3A3A4A4A3A3A3A4A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A3A3A3",
      INIT_40 => X"A2A25A5A625A5AA2A25962A2A3595959A3A3A4A362A25A59A3A36262A3A3A3A3",
      INIT_41 => X"ADADADADADADADADADADADADADADADADADADADADACACADAD62A2A2ACA3A25A62",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_43 => X"ACACACACADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_44 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_45 => X"5C645C5CAC655C64ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_46 => X"A46464646464A5A4646464646464646464646464645C5C6464646464645C6464",
      INIT_47 => X"ADADADADADADADADADB5ADADB5ADADADB5B5B5B5A4ADADB564A4A4A4A5ADADA5",
      INIT_48 => X"ACACACACACACACACACACACACACACACACADACACAC65656DADADA5A5A5ADADADAD",
      INIT_49 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_4A => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_4B => X"A4ACACACA4A4A3A3ABA4ACACACA3A4A4ACACACA3ACACACACACABABACACACACAC",
      INIT_4C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A4ACA4A2A3A3A3A3A3A3A3A2A2A3A2ACACACA3",
      INIT_4D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4E => X"A3A3A3A3A263A3A36262625AA2A2A262A3A362A2A362A3A3A3A3A3A3A3A3A3A3",
      INIT_4F => X"515151515151515151515151A3A35A51A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_50 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_51 => X"A1A1A1A199999999599999995959595959595959595959595959595959595959",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_53 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_55 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_56 => X"A3A3A3A362A3A3A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"A3A3A3A3A4A3A3A3A3A3A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_58 => X"A3A3A3A3A4A4A3A3A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4",
      INIT_59 => X"59596262625959595A595AA2A3A35A59A4A4A4A4A25A5AA35A625A59A3A3A362",
      INIT_5A => X"ADADADADADADADADADADADADADADADADADADADADACADADADA2A2A3ACA2A2A2A2",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"ACACACACADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5D => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_5E => X"64646464ACA55C64ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_5F => X"646464A564646464646464646464646464646464646464646464646464646464",
      INIT_60 => X"ADADADADADADADADADADADADB5B5ADADB5B5B5B5ACADADB5ADA4A4A465646465",
      INIT_61 => X"ACACACACACACACACACACACACACACACACADACACACA5A56D6DADADA565ADADADAD",
      INIT_62 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_63 => X"ACACACA4ACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_64 => X"ACACA3A3A4ACA3A3ACACACA3A4ACACACACACACA3ACACACACACACACACACACACAC",
      INIT_65 => X"A3A3A3A3A3A3A3A3A4A4A3A3A3A2A3A4A2A2A2A2A3A3A2A3A3A2A3A3A3A3A3A2",
      INIT_66 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_67 => X"A3A3A3A3A2A3A3A3626262A2A2A2A262A3A362A2A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_68 => X"51515151515151515151515162A35A51A3A36262A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_69 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6A => X"99A199A199999999999999995959595959595959595959595959595959595959",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A1A1A1A1",
      INIT_6C => X"AAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6F => X"A3A3A3A35A5A5A625A5A5A5A5A5A5A595A595A5A5A595A5A5A5A5A5A5A5A5A59",
      INIT_70 => X"A3A3A4A3A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_71 => X"625A6262A3A3A362A4A3A3A3A4A3A3A4A3A3A4A4A4A4A4A3A4A4A3A3A3A3A3A3",
      INIT_72 => X"A2A26262A2A25AA259A262A3A4A4A35AA4A4A4A4625A59A362A262A25A5A5A5A",
      INIT_73 => X"ADADADADADADADADADADADADADADADADADADADADACADADADA2A3A3AC6262A2A2",
      INIT_74 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_75 => X"ACACACACADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_76 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_77 => X"64646464ACAD5C64ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_78 => X"646465646464646464646464646464646464A464645C64646464646464646464",
      INIT_79 => X"ADADADADADADADADADADADADB5ADADADB5B5B5B5ACA5ADB565A5A4A464646464",
      INIT_7A => X"ACACACACACACACACACACACACACACACACADACACACA5A5ADADADADADA5ADADADAD",
      INIT_7B => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_7C => X"ACACACACACACA4ACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_7D => X"ACA3A3A3ACACA4A3ACACACACACACACACACACACA4ACA4ACACACACA4ACACACACAC",
      INIT_7E => X"A3A3A3A3A3A3A3A3A3A3ACA4A2A3A3A3A2A2A2A2A2A3A2A3A3A3A3A2A3A2A3A2",
      INIT_7F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A3A3A3A3A3A3A3A262A3A3A3A2A2A2A3A4A3A3A362A3A3A3A3A3A3A3A3A3A3",
      INIT_01 => X"515151515151515151515151A2635A51A36262A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_02 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_03 => X"9999A1A199999999595999995959595959595959595959595959595959595959",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_05 => X"A2A2AAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_06 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_07 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_08 => X"5A5AA3A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"A4A4A3A3A3A4A4A4A3A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0A => X"5A5A6262625A5A5AA3A3A3A2A4A3A4A3A4A3A4A4A3A4A3A3A4A4A3A3A3A3A3A3",
      INIT_0B => X"A3A3A3A35AA2A2A259A262A3A4A4A3A3A4A4A4A4595962A362A2625A5A625A5A",
      INIT_0C => X"ADADADADADADADADADADADADADADADADADADADADACADADADA3A4ACACA3A3A3A3",
      INIT_0D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0E => X"ACACACACADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0F => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_10 => X"64646464ACAD6464ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_11 => X"64A5646464646564646464646464646464646464646464646464646464646464",
      INIT_12 => X"ADADADADADADADADADB5ADADB5ADB5ADB5B5B5B5ADADADB565ADADADA4A4A465",
      INIT_13 => X"ACACACACACACACACACACACACACACACACADACACACADADADAD65ADADADADADADAD",
      INIT_14 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_15 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_16 => X"ACA4A3A3ACACACACA4ACACACACA4ACA4ACACA4ACACACACACACACACACACACACAC",
      INIT_17 => X"A3A3A3A3A3A3A3A3A3A2A3A4A2A2A3A2A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3A2",
      INIT_18 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_19 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3A3A3A3A3A3626262A3A3A3A3A3A3A3A3",
      INIT_1A => X"51515151515151515151515162635A5163626262A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1C => X"9999A1A199999999999999995959595959595959595959595959595959595959",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_1E => X"A2A2AAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_20 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_21 => X"5A5A5A5A5A5A5A5A6262625A5A5A62625A5A5A625A5A5A5A5A5959595A5A625A",
      INIT_22 => X"A4A4A4A3A4A4A4A462A3A3A3A4A3625AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_23 => X"5A5A5A625A625A62A25A625AA4A3A3A3A4A4A4A4A4A4A4A4A3A3A3A4A4A4A4A3",
      INIT_24 => X"ACACACACA4A4A4AC59A35AA3A4A4A4A3A4A4A4A45A62A3A45AA25A595A625A5A",
      INIT_25 => X"ADADADADADADADADADADADADADADADADADADADADACADADADACACACACACACACAC",
      INIT_26 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_27 => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_28 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_29 => X"64646464ACADA464ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_2A => X"ADADADAD6565ADAD64646465646464646464646464646564AD646464A5A565A5",
      INIT_2B => X"ADADADADADADADADB5B5B5ADB5ADB5B5B5B5B5B56565ADAD65AD6565ADADA56D",
      INIT_2C => X"ACACACACACACACACACACACACACACACACADACACACADADADADADADADADADADADAD",
      INIT_2D => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_2E => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_2F => X"A4ACACA3ACA4A4A4ACACACACACACACA4ACACACACACACACACACACACACACACACAC",
      INIT_30 => X"A3A3A3A3A3A3A3A3A3A3ACA4A3A2A3A3A2A2A2A3A3A2A3A3A3A2A2A3A3A3A2A3",
      INIT_31 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_32 => X"A3A3A3A3A3A3A3A3A4A3A3A3A3A3A3A46263A3A3A36262A2A3A3A3A3A3A3A3A3",
      INIT_33 => X"51515151515151515151515162A35A51A3625A62A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_34 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_35 => X"9999A1A199999999999999995959595959595959595959595959595959595959",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A1A1A1",
      INIT_37 => X"AAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_39 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3A => X"625A595A5A6262A2595A5A5A5959595A59595959595959595959595959595959",
      INIT_3B => X"A4A4A4A3A4A3A4A459A3A3A4A359595AA4A4A4A4A3A3A3A4A3A3A3A45A5AA3A3",
      INIT_3C => X"5A5A62625A62625A5A5A6259A362625AA4A4A4A3A4A4A4A4A4A4A4A4A4A4A3A4",
      INIT_3D => X"A4A4ACACA4A4A4ACA2A25AA3A4A4A4A4A4A4A4A4A3A3A4A4A2A3A3A262A3A2A2",
      INIT_3E => X"ADADADADADADADADADADADADADADADADADADADADACADADADACACACACACACACAC",
      INIT_3F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_40 => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_41 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_42 => X"6464656DACA56464ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_43 => X"646564646D656464ADADAD65ADADADAD646464AD645C6564656464645C646464",
      INIT_44 => X"ADADADADADADADADADB5ADADADADADADB5B5ADADA464ADAD64AD6464646465A5",
      INIT_45 => X"ACACACACACACACACACACACACACACACACADACACACADADADADAD6565ADADADADAD",
      INIT_46 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_47 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_48 => X"A4ACA3A2A4A4A4A4ACACA4A4ACACACA4ACACACACACACACACACA4ACACACACACAC",
      INIT_49 => X"A3A3A3A3A4A3A3A3A2A4A3A3A2A3A2A3A2A2A3A2A3A3A3A2A3A3A3A3A3A3A2A3",
      INIT_4A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3A3A26262A2A3A36262A3A3A3A3",
      INIT_4C => X"51515151515151515151515162A35A5162A26262A3A3A363A3A3A3A3A3A3A3A3",
      INIT_4D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4E => X"99A199A199999999599999995959595959595959595959595959595959595959",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_50 => X"AAA2AAAAAAA2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_51 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_52 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_53 => X"5A6262625A5A595A59595A5A5959595959595959595959595959595951595959",
      INIT_54 => X"A4A4A4A4A4A4A4A45A5AA3A4A3595A5AA4A4A3A4A4A3A4A362A3A3A4625A5A5A",
      INIT_55 => X"62626262625A625A5A5A625A5A595A5AA3A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_56 => X"ACACACACACACA4ACA35A62A3A4A4A4A4A4A4A4A4A3A4A4A45959596262595959",
      INIT_57 => X"ADADADADADADADADADADADADADADADADADADADADACADADADACACACACACACACAC",
      INIT_58 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_59 => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5A => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_5B => X"6464AD64ACA46464ACACACACACACACACACACACACACACADACACACACACACACACAC",
      INIT_5C => X"6465646464656464646464646464646465646464AD6D656565ADADAD64646565",
      INIT_5D => X"ADADADADADADADADADADADADADADADADB5ADADADA464ADAD64AD64A46464A565",
      INIT_5E => X"ACACACACACACACACACACACACACACACACADACACACADADADADADADADADADADADAD",
      INIT_5F => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_60 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_61 => X"ACA3A3A3A4ACACACACACA4ACACACACA4ACACACACACACACACACACACACACACACAC",
      INIT_62 => X"A3A3A3A3A3A3A3A3A3ACA4A4A3A3A3A3A2A3A3A3A3A2A3A3A3ACA3A3A2A3A3A2",
      INIT_63 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_64 => X"ACACACACACACACACADADACACACB6ACADA3A4ACACA3A3A3A3A362A2A2A3A3A3A3",
      INIT_65 => X"A3A3A3A3A4A4A4A4A4A4A4A4ACACA4A4ACACACACACACACA4ACACA4ACACACACAC",
      INIT_66 => X"595959595959595959595959A25A5A59A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_67 => X"999999A199999999595999995959595959595959595959595959595959595959",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A1A1A1A1",
      INIT_69 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6C => X"5A5A5A5A5A5A5A59595959595959595959595959595959595151515959515151",
      INIT_6D => X"A4A4A4A4A4A4A4A4A25AA3A3A35962A2A3A4A4A3A4A4A4A45A5AA3A35A62625A",
      INIT_6E => X"6262A3A35A5A625A625A625A595A5A5AA4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6F => X"ACA4ACACA4ACA4A4A25962A3A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A4A3A3A3A3",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADACADADADACACACACACACACAC",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_72 => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_73 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_74 => X"ADADADADADADA5ADACACACADACACACACACACACACACAD64ADACACACACACACACAC",
      INIT_75 => X"6465646464A464646464646464646464646464645C656464656D646465AD6565",
      INIT_76 => X"ADADADADADADADADADADADADADADADADB5B5B5AD6464ADAD64AD64646464A5A5",
      INIT_77 => X"ACACACACACACADADACACACACACACACACADACACACADADADADADADADADADADADAD",
      INIT_78 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_79 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_7A => X"A3A3A3A2A4ACACA4ACA4A4ACACACACA4ACACACACACACACACACACACACACACACAC",
      INIT_7B => X"A3A3A3A3A3A4A4A3A4A3A3A3A3A3A3A4A3A3A3A3A2A3A3A3A2A3A2A3A3A3A2A2",
      INIT_7C => X"ACACACACA4A4A4ACA4A4A4A4A4A4A4A4A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7D => X"ADACACACACACACACADADACACADF5F6ADADADADADADADADADADADADADADACACAC",
      INIT_7E => X"ACACA4ACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_7F => X"59595959A2A25959A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A4A3A3ACA4A4A4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9999A19999999999599999995959595959595959595959595959595959595959",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_02 => X"A2AAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_04 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_05 => X"62626262595A5A5A5959595959595959595A59595A595959595959595A5A5A5A",
      INIT_06 => X"A3A4A4A4A4A4A4A46262A3A4625AA3A3A4A4A4A3A3A4A4A46262A3A362A2625A",
      INIT_07 => X"A3A3A3A46262A2A3A262626259595A62A4A4A359A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_08 => X"ACACACACA4ACACAC5A595AA3A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4",
      INIT_09 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACACACACACAC",
      INIT_0A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0B => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0C => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_0D => X"6464AD64656D6564ADAD6565ADADADADACACACADACAD64ADACACACACACACACAC",
      INIT_0E => X"6465646464646564646464646464A5646464646464A564A45CAD64645C656565",
      INIT_0F => X"ADADADADADADADADADADADADADADADADB5ADADADA565ADAD65AD65A46464A5A5",
      INIT_10 => X"ACACACACACACADADACACACACADADACACADADADADADADADADADADADADADADADAD",
      INIT_11 => X"ACACACACACACACACACACACABACACACACACACACACACACACACACACACACACACACAC",
      INIT_12 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_13 => X"A2A3A3A3ACACACA3ACA4A4A4ACACA4ACACACACACACACACA4ACACACACACACACAC",
      INIT_14 => X"A4A4A3A4A3A4A3A3A4A3A3A3A4ACA4A4ACA4A4A4A2A2A3A4A2A2A2A3A3A3A3A2",
      INIT_15 => X"A4ACACACA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_16 => X"ACACACACACACADADACACACACADADEDADACACACADADADADADACADADADACACACAC",
      INIT_17 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_18 => X"59595959A3A35A59A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A3A3A3A4A4A4A4",
      INIT_19 => X"9999A19999999999599999995959595959595959595959595959595959595959",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_1B => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1E => X"5A59595A5A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_1F => X"A3A4A4A4A4A4A4A46262A3A4595AA35AA4A3A4A3A3A3A4A45A625AA35A5A62A2",
      INIT_20 => X"A3A4A4A4A3A3A3A3A2A3A3A3595AA262A4A36259A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_21 => X"ACACACACACA4ACAC59595AA3A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_22 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACACACACACAC",
      INIT_23 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_24 => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_25 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_26 => X"6464AD64A5A56565646464646464ADADA5656564ACAD64ADACACACACACACACAC",
      INIT_27 => X"A46DA5A465A565A464646465646465646464646464A5646464AD6464646564A5",
      INIT_28 => X"ADADADADADADADADADADADADADADADADB5ADADAD6464ADAD64A56464A4646565",
      INIT_29 => X"ACACACACACA4ADADADADADAD65ADADADAD646464ADADADADADADADADADADADAD",
      INIT_2A => X"ACACACAC5AA3ACACA3A2625AA3A3ACACACACABA3ACACACACACACACACACACACAC",
      INIT_2B => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_2C => X"A3A3A3A2ACACA3A3ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_2D => X"A4A4A4A4A4A4A4A4A4A3A3A4A4A4A4A4ACA4A4A4A2A2A2A3A2A2A2A2A3A2A2A2",
      INIT_2E => X"A4A4ACACA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_2F => X"ACACACACACACACACACACACADACACACACADACACACADADADADADADADADACACADAD",
      INIT_30 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_31 => X"59595959A2595959A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACACA4A4",
      INIT_32 => X"9999999999999999595999995959595959595959595959595959595959595959",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299A1A1A1",
      INIT_34 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_36 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_37 => X"5A5A5A59A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_38 => X"A4A4A4A4A4A4A4A362A3A4A45AA2A3A3A3A3A359A3A3A3A3A35A62A35959595A",
      INIT_39 => X"A4A4A4A4A4A4A4A4A3A4A4A459A35A62A4A35959A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_3A => X"ACACACACA4A4ACAC595962A3A4A4ACA3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_3B => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACACACACACAC",
      INIT_3C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3E => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_3F => X"6464AD6464A564A5646464646464656DA5656464ACAD64ADACACACACACACACAC",
      INIT_40 => X"646564646465646464646465A4656564A4A4A4A464A564A464AD646464A564A5",
      INIT_41 => X"ADADADADADADADADADADADADADADADADB5ADADAD6464ADAD646D646464646565",
      INIT_42 => X"ACACACACADADADAD646464A5A4A46464ADACACACADADADADADADADADADADADAD",
      INIT_43 => X"ACACACAC5A5AA3ACA25A62A262A262A3A35A5AA2ACACACACACACACACACACACAC",
      INIT_44 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA3A3A3",
      INIT_45 => X"A2A3A2A3ACACA3A3ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_46 => X"A4A4A4A4A4A4A4A4A4A4A3A3A3A4A4A4A3A3A3A3A2A2A2A3A2A2A2A2A3A2A3A3",
      INIT_47 => X"ACACACACA4A4ACA4A4A4A4A4ACACACA4A4A4ACACA4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_48 => X"ACACACACACACACACACACADADADADACACADACACADADADADADACADADADACACACAC",
      INIT_49 => X"A4A4A4A4A4A4A4A4ACACA4A4ACACACACACACACACACACACACACACACACACACACAC",
      INIT_4A => X"5959595959595959A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A4A3A3",
      INIT_4B => X"999999A199999999595999995959595959595959595959595959595959595959",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_4D => X"AAA2AAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_50 => X"A3A3A3A363A3A3A4A3A3A3A362A362A3A2A262A362626363A36262A3A463A362",
      INIT_51 => X"A4A4A4A4A4A4A3A3A2A3A4A462A3A3A35A595959A3595A5A5AA35A5A62595959",
      INIT_52 => X"A4A4A4A4A4A4A4A4A4A4A4A4625A5AA3A4A35959A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_53 => X"ACACACACACA4ACAC595962A3A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_54 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACACACACACAC",
      INIT_55 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_56 => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_57 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_58 => X"6464AD6464A56464A46464646464656564A4A4A4ACAD64ADACACACACACACACAC",
      INIT_59 => X"64656464646464646464646464646564646464646465646464AD6464646565A5",
      INIT_5A => X"ADADADADADADADADADADADADADADADADB5ADADADA464ADAD6465646464646564",
      INIT_5B => X"ACACACAC6465ADADA4A4A464ACACACACADACACACADADADADADADADADADADADAD",
      INIT_5C => X"ACACACAB5A5AA2ACA2A26262A25A625A5A5A625AACA3A262ACACACACACACACAC",
      INIT_5D => X"ACACACACACACACACACACACACACACACACACACACACACACACACA3ACACAC625A5AA2",
      INIT_5E => X"A3A3A3A3ACA3A2A3A4A4ACACA4ACACA4ACACACACACACACACACACACACACACACAC",
      INIT_5F => X"A4A4A4A4A4A3A3A4A4A4A4A3A3A3A4A3A3A3A3A3A3A3A3A4A2A2A3A3A2A2A2A2",
      INIT_60 => X"ACACACACACA4ACACACACACACACACACACA4A4ACACA4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_61 => X"9B9B9B9BA3A39B9BA4A3A3A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACACACA4",
      INIT_62 => X"91915151929292929292929292929292929292929A9A9A9A9B9B9A9A9B9B9B9B",
      INIT_63 => X"59595959595959599AA25A599A9A9A9A5252529A515151515151515151515151",
      INIT_64 => X"9999A19999999999595959995959595959595959595959595959595959595959",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A1A1A1A1",
      INIT_66 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_68 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_69 => X"A4A4A4A362A363A3A3A2A262A2A3A3A3A26262626262A36262626262A462A262",
      INIT_6A => X"A4A4A4A4A3A3A3A462A3A3A4A3A3A3625A5A5962A25A5959595AA259A3A35959",
      INIT_6B => X"A4A4A4A4A4A4A4A4A4A4A4A45A5AA3A4A4A35959A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6C => X"ACACACACA4ACACAC59596262A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6D => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACACACACACAC",
      INIT_6E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6F => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_70 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_71 => X"A565AD64A5A564A56464A4646464656DA4A46464ACAD64ADACACACACACACACAC",
      INIT_72 => X"64656464646464A46464646464646464646464646464646464AD646464656465",
      INIT_73 => X"ADADADADADADADADADADADADADADB5ADADADB5B5ADADADAD64ADADAD64646565",
      INIT_74 => X"ACACACA3AC64ADADACACACACACACACACADACACA4ADADADADADADADA5ADADADAD",
      INIT_75 => X"ACACACA35A5A62A35A5A62626262625A5A5A5AA2A26262A2ACA3A2A2ACACACAC",
      INIT_76 => X"ACACACACACACACACACACACACACACACACACACACACA3A3A3A35AA2A3A35A5A5A5A",
      INIT_77 => X"A3A3A3A3A3A3A3A3A4ACACACACACACACACACACACACACACACACACACACACA4ACAC",
      INIT_78 => X"A4A4A4A4A4A3A4A4A4A4A4A4A3A3A3A3A4A3A3A3A3A3A3A3A2A2A2A2A3A2A2A2",
      INIT_79 => X"9B9B9A9AA39B9B9BA4A4A3A3A4A4A4A4A4A4ACA4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_7A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_7B => X"9151515191919191919191919292919192929292929292929292929292929292",
      INIT_7C => X"5959595959595959515959594949495151515149515151515151515151515151",
      INIT_7D => X"9999999999999999595999995959595959595959595959595959595959595959",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_7F => X"A2AAA2AAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959595959595959595959595959",
      INIT_06 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_08 => X"ABABABABABABABABABABABABA2A2ABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0A => X"5A5A5A5A5B5A5A5A5A5B5B635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A63A363A45A5B63635A5A5A5A",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_10 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_12 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_13 => X"5A5A5A5A625A5A5A5A5A625A626262626262A262A2626262625A62625A5A5A5A",
      INIT_14 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_15 => X"5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A625A5A5A625A5A5A5A5A5A5A5A",
      INIT_16 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A5A625A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5A625A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A595A5A5A59595A5A",
      INIT_1D => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A595959595959595959595959",
      INIT_1F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"ABABABABABABABABABABABABA2A2ABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5B635B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A6363A4A45A5A5A5B5A5A5A5A",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"A2A2A2A26262A2A25A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2C => X"5A5A5A5AA25A5A5A62A2A2A2626262A26262A262A26262626262626262626262",
      INIT_2D => X"625A5A5A5A5A5AA25A625A5A62625A625A5A625A625A625A5A5A5A625A5A5A5A",
      INIT_2E => X"5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A5A5A5A5A5A5A5A",
      INIT_2F => X"5A5A5A5A5A5A5A5A625A5A5A5A5A62625A5A62625A6262625A5A5A5A5A5A5A5A",
      INIT_30 => X"5A5A5A5A5A5A625A62625A5A625A625A5A5A5A5A5A5A5A5A625A5A5A5A625A62",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A595A5A5A5A5A",
      INIT_36 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A595959595959595959595959",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"ABABABABABABABABABABABABA2A3ABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3C => X"5A5A5A5A5B5A5A5AA36363636363A3A3A363A3635B6363A35A5A5A5A5A5A5A5A",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4635A5A5B6363A35A5A5A5A5A5A5A5A",
      INIT_3E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_42 => X"5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A",
      INIT_44 => X"6262626262A262A262A2A2626262A26262A262A262626262626262625A6262A2",
      INIT_45 => X"A2A2625AA2A2A2A262626262626262A25A6262626262626262625A62A2626262",
      INIT_46 => X"5A5A5A5A5A5A5A625A625A5A5A5A5A5A62625A5A5A5A5A5A62625A5A5A5A5A5A",
      INIT_47 => X"626262626262A2625AA262625A5A5A625A5A5A5A5A5A625A5A5A5A5A5A5A5A5A",
      INIT_48 => X"A25A5A5A62625A5A5A5A5A5A625A625A5A5A625A62625A5A625A5A5AA2626262",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A595959595959595959595959",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_55 => X"5A5A5A5A5A5A5A5A5B5B5B5A6363636363636363A36363635A5B63635A5A5A5A",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A5A5A5A635B5A5AA4A463635B5B63A35A5A5A5A5A5A5A5A",
      INIT_57 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5C => X"5A6262A25A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"626262A2626262626262626262A2626262625A6262625A626262626262626262",
      INIT_5E => X"62626262A25A62626262626262625AA26262A2A262626262A2A2626262626262",
      INIT_5F => X"62A262A2A2A262A26262A2625A625A62625A625A5A5A5A5A5A5A5A5A62625A62",
      INIT_60 => X"5A625A62625A626262A2626262A2A2625A625A625A62625A5A625A62A2A26262",
      INIT_61 => X"5A5A5A5A5A625A5A5A5A5A6262625A62626262625A626262625A625A5A625A5A",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A625A5A5A5A5A5A5A",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A595959595959595959595959",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6E => X"5A5A5A5A5A5A5A5AA3635B5AA363636363A3A3A363636363636363635A5A5A63",
      INIT_6F => X"5A5A5A5A5A5A5A5A63635A5A636363635B6363635B5B5B5A5A5A5A5B5A5A5A5A",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_71 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_74 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_75 => X"626262625A6262625A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_76 => X"626262626262A26262626262626262625A6262625A6262626262626262626262",
      INIT_77 => X"6262626262626262A2A262626262626262A262A2626262A2A2A2A2A262A2A262",
      INIT_78 => X"A26262A2A2625A6262A26262A2A262A2A25A5A625A5A5A5A6262625A62A2A262",
      INIT_79 => X"6262625A5A625AA2626262625A62626262A2626262A2A2626262A262A262A262",
      INIT_7A => X"625A5A5A625A5A5A5A5A6262625A6262625A5A5A5A62625A625A625A5A625A62",
      INIT_7B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_01 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_02 => X"A4A4A4A4A3A3A362A3A3A2A36262A3A3636262A2626262A362626262A3A2A362",
      INIT_03 => X"A4A4A4A4A35962A362A2A2A3A3A4A4A3595AA3A35AA35A5A59595A5AA3A36259",
      INIT_04 => X"A4A4A4A4A4A4A4A4A4A4A4A45A62A3A4A4A3595AA4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_05 => X"ACACACACA2A3A4AC59596259ACA4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACACACACACAC",
      INIT_07 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"ADACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_09 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_0A => X"6464A56464A56465A464A5646464656564646464ACAD64A5ACACACACACACACAC",
      INIT_0B => X"64ADA5AD6464646564646464646464646464646464A5646464AD6464646564A5",
      INIT_0C => X"ADADADADADADADADADADADADADADADADADADADAD65646565A565A565ADADADAD",
      INIT_0D => X"ACACA362ACA4ADADACACACACA4A4ACACADA4A4A4ADADADADADADADADADADADAD",
      INIT_0E => X"A3A3A3A25A5A5AA25A62625A625A625A625A5A5A62625A5AA2A2A262A3A3A3AC",
      INIT_0F => X"ACACACACACACACACACACACACACACACACA2ACACAC625A5A5A625A62626262625A",
      INIT_10 => X"A3A3A3A2A3A3A3A3ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_11 => X"A4A4A4A4A4A4A4A3A3A4A4A4A3A3A3A3A3A4A3A3A3A3A3A3A2A2A3A2A3A2A2A2",
      INIT_12 => X"92925252919192929191919192929151929292929B9B9A92A4A49B9BA4A4A4A4",
      INIT_13 => X"9292929292929292929292929292929292929292929292929292929292925292",
      INIT_14 => X"9151515191919191929291919292929292929292929292929292929292929292",
      INIT_15 => X"5959595959595959515959595151515151515151515151515151515151515151",
      INIT_16 => X"9999999999999999595999995959595959595959595959595959595959595959",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A1A1A1",
      INIT_18 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1B => X"A363A3A4A3A2A2A2A2A3A3A2626262A3626262A3626262626262A3A3A362A362",
      INIT_1C => X"A4A4A4A45AA262A3A4A3A362A4A4A4A45AA3A3A462A3A35959595A5AA4A35A5A",
      INIT_1D => X"A4A4A4A4A3A4A4A4A4A4A35A5962A35AA4A3595AA4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1E => X"ACACACAC595AA2A459595A5AACA4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1F => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACACACACACAC",
      INIT_20 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_21 => X"ADACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_22 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_23 => X"6464A56464AD64646464646464646565A4A46464ACAD64ADACACACACACACACAC",
      INIT_24 => X"65646464ADA56565ADADADAD6465A5AD6464646464A5646464AD646464656464",
      INIT_25 => X"ADADADADADADADADADADADADADADADADADADB5B5ADADADAD656565AD64646464",
      INIT_26 => X"AC626262ACA4ADADA4A4ACACA4A4A4A4ADA4A4A4ADADADADADADADADADADADAD",
      INIT_27 => X"5A626262625A5A62A2A2625A5A62625AA25A5A62625A625A6262626262626262",
      INIT_28 => X"ACACACACACACACACACACACACA3ACACAC5AA3A3A35A62625A5A5A5A625A5A625A",
      INIT_29 => X"A3A3A2A2A2A3A3A3ACA4A3A3ACACA4A4ACACACACACACACACACACACACACACACAC",
      INIT_2A => X"5A9B9A9A9B9B9B5AA3A3A3A3A3A3A3A3A3A3A4A3A2A3A3A3A2A2A2A2A3A3A2A2",
      INIT_2B => X"9292929292929292929292929292929252929292515151525252525152525252",
      INIT_2C => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_2D => X"9191915192929292929292929292929292929292929292929292929292929292",
      INIT_2E => X"5959595959595959595959595151515951515151515151515151515151515151",
      INIT_2F => X"9999999999999999599999995959595959595959595959595959595959595959",
      INIT_30 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A1A1A1A1",
      INIT_31 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_33 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_34 => X"A36362636262A3A2A26262A3626262A362626262636262626262A3A3A362A3A3",
      INIT_35 => X"A4A4A4A3A3A3A362A4A4A4A3A4A4A4A4A3A4A4A45AA3A3A35A59595AA4A46359",
      INIT_36 => X"A4A4A4A45AA3A4A45AA35A5A595AA35AA4A4595AA4A4A4A4A4A4A4A4A3A4A4A4",
      INIT_37 => X"A4ACACAC59595AA35A595A59A4A4ACA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_38 => X"ADADADADADADADADADADADADACACACADADADADACADADADADACACACACACACACAC",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3A => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3B => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_3C => X"6464656464A56464A4ADA5A5AD5C6565A4A4ADADACAD64ADACACACACACACACAC",
      INIT_3D => X"ADADADAD646565AD5C64646465646464ADADAD65ADADADAD64ADA4A564A56465",
      INIT_3E => X"6D6DADADADAD6D6DB5B5ADADADADADB5ADADADAD6464646564646464ADADAD65",
      INIT_3F => X"AC625A62A4A4ADADA4A4A4A4A4A4ACA3ADACACA4ADADADADADADADADADADADAD",
      INIT_40 => X"625AA25A62626262625AA262625A5A6262626262A26262A262626262626262A2",
      INIT_41 => X"ACACACACACACACACACACACAC5A5AA2A35A5A5A5A5A5A5A625A5A5A5A625A5A5A",
      INIT_42 => X"A3A3A2A2A2A3A3A3A4A3A2A3ACACACA4ACACACACACA4ACACACACACACACACACAC",
      INIT_43 => X"4949515151514949525152519B5A5252A3A3A3A3A3A3A3A3A3A3A2A3A2A3A2A3",
      INIT_44 => X"9292929292929292929292929292929252929292515152525252525151515151",
      INIT_45 => X"ACACACACACACACACA4A4A4A4A4A4A4A4A3A3A3A39B9B9B9B9B9B9B9B9A9A9A9B",
      INIT_46 => X"A3A3A3A3A4A4A4A3ACACACA4ACACACACACACACACACACACACACACACACACACACAC",
      INIT_47 => X"595959595959595959595959494959599A5A5A519B9B9A9AA3A3A3A3A3A3A3A3",
      INIT_48 => X"9999999999999999599959595959595959595959595959595959595959595959",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299A1A1A1",
      INIT_4A => X"AAAAAAAAA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4D => X"A3A3A3A36262A2A3A2A262A36262A2A3A26262626262626262626262A4A3A362",
      INIT_4E => X"A3A3A3A3A362A3A2A4A4A4A4A4A4A4A4A4A4A4A45962A3A35A59595A63A4A35A",
      INIT_4F => X"A3A4A4A45A5A5A5A5A5A5A5A5A5AA35AA4A3595AA4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_50 => X"A2A3ACAC5959595AA35A5A5AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACA4A4",
      INIT_51 => X"ADADADADADADADADADADADADA2A2A3ACACACA3A2ADADADADACACACACACACACAC",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_53 => X"ACACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_54 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_55 => X"ADADADAD64AD64A564646464A46465A5ACACACA4ACAD64ADACACACACACACACAC",
      INIT_56 => X"6464646465646464ADAD6565ADADADAD656565A56464646465646464ADADADA5",
      INIT_57 => X"ADADADADADADADADADADADADADADADADADADB5ADADADADAD6465A5AD64646464",
      INIT_58 => X"6262A262A3A4ADA4A3A3A2A3ACA462A2ADADACADADADADADADADADAD6D6D656D",
      INIT_59 => X"5A5A5A62625A62625A5A5A5A62625A62625A5A62625A5A5A5A6262A262626262",
      INIT_5A => X"ACACACACACACACACACACACAC5A5A5AA25A5A5A5A5A625A5A625A5A5A5A5A5A5A",
      INIT_5B => X"A2A2A2A2A3A3A3A3A4A3A3A3ACACACACACACACACACACACACACACACACACACACAC",
      INIT_5C => X"51515151515151515151515151514951A35B5A52A3A2A3A3A3A2A3A3A2A2A2A2",
      INIT_5D => X"ACACACADA4A4A4A49BA3A3A4929A9B9B49499192494949495151514951515151",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"ACACACACACACACACACACACACACACACACACACACACACACACACADADADADADADADAD",
      INIT_60 => X"595959595959595959595959A2595959A3A3A3A3A3A3A3A3A3A3A3A3ACACACA3",
      INIT_61 => X"9999999999999999595999995959595959595959595959595959595959595959",
      INIT_62 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A1A1A1A1",
      INIT_63 => X"AAAAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_65 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_66 => X"A3A3A3A3A262A2A362A3A2A2626262A36262626262626262626262A2A46262A2",
      INIT_67 => X"A2A3A4A4A4A3A3A3A4A4A4A4A4A4A4A4A4A4A4A45A5AA3A3595A5959A3A3A35A",
      INIT_68 => X"A3A4A4A45A5A5A5A5A5A5A5A5A62A35AA4A35959A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_69 => X"595AA3A359595959A4A3A262A4A4A4A4A4A4A4A4A4A4A4ACA4A4A4A4A4A4A4A4",
      INIT_6A => X"ADADADADADADADADADADADAD6262A2ACA362A262ACACACACACACACACACACACAC",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6C => X"ADACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6D => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_6E => X"6464646465646464A5A56565A565ADA5ACACADADADAD64ADACACACACACACACAC",
      INIT_6F => X"A5A5ADAD64656565646464646464646464646464A565A5656565A56564646565",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADAD6464656565AD6464ADADAD65",
      INIT_71 => X"62626262A3A3A362A2A2A2A2A4A262A2ADADADAD6DADADADADAD6D65ADADADAD",
      INIT_72 => X"62625A5A5A5A5AA262A26262625A5A625A5A626262625A5A626262A25A626262",
      INIT_73 => X"ACACACACACACACACACACACAC5A5A5A625A5A625A5A5A5A5A5A5A625A5A62625A",
      INIT_74 => X"A3A2A2A3A3A3A3A2A3A3A3A3ACACACA3ACACACACACACACACACACACACACACACAC",
      INIT_75 => X"49515152494949495151515151515151A2A25149A3A2A3A3A2A2A2A2A3A3A2A2",
      INIT_76 => X"ADADADADADADADADADADADADACADADADA4A4ACAC9BA3A3A49A9A9B9B52525292",
      INIT_77 => X"ADADADADADADADADADADADB5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"ACACACACACACACACACACACACACACACACACACACACADADACACADADADADADADADAD",
      INIT_79 => X"5959595959595959595959595A595959A3A3A3A3A3A3A3A3A3A3A3A3ACACACA3",
      INIT_7A => X"9999999999999999595999995959595959595959595959595959595959595959",
      INIT_7B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A1A1A1A1",
      INIT_7C => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7F => X"A2A3A3A3A2A2A3A2A2A3A3A262A3A26262626262626262A262626262A36262A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A45A5A62A359595A59A2A3A35A",
      INIT_01 => X"A3A4A4A45A5A5A5A5A5A5A5A5AA2A35AA4A35959A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_02 => X"59595A62A35A5959ACACA4A3A4ACA4A3A4A4A4ACA4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_03 => X"ADADADADADADADADADADADAD6262A2AC6262A262A3A3A262A3A3A3A3A3A4ACA4",
      INIT_04 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"ADACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_06 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_07 => X"65A5656464656565646464646464646464646464ADAD6465ACACACACACACACAC",
      INIT_08 => X"6464646465656464ADA565656565A5A564646465646464646464646465646464",
      INIT_09 => X"ADADADADADADADADADADADADADADADAD64ADADAD64A464646464646464646464",
      INIT_0A => X"62A262A2A262A26262A2A262AC62A2A2AD6D6D6DADADADADADADADADADADADAD",
      INIT_0B => X"5A5A5A5A62625A5A62626262A2625A62625A5A5A62A262A2A262626262626262",
      INIT_0C => X"ACACACACACACACACACACACAC5AA2A3AC625A625A625A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"A3A3A3A3A3A3A3A3A3A3A3A3ACACA4A3ACACACACACACACACACACACACACACACAC",
      INIT_0E => X"9BA3A3A35A9B9B9B5151525249494951A2A3A252A3A3A3A3A3A3A3A3A2A3A2A2",
      INIT_0F => X"ADADADADADADADADADADADADADADADADACACADADA4A4ACACA4A4ACACA4A4A4A4",
      INIT_10 => X"B5B5B5B5B5B5B5B5ADB5B5B5ADB5ADADADB5B5B5ADADADADADADADADADADADAD",
      INIT_11 => X"ACACACACACACACACACACACACACACACACACACACACADADADADADADADADB5ADADAD",
      INIT_12 => X"59595959595959595959595959595959A3A3A35AA3A3A3A3A3A3A3A3ACACACA3",
      INIT_13 => X"9999999999999999595999995959595959595959595959595959595959595959",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299A1A1A1",
      INIT_15 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_17 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_18 => X"A3A3A3A3A3A3A2A3A3A3A2A3A2A3A2A3626262A2626262626262A26262626262",
      INIT_19 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A4595A5AA35A595A59A3A3A35A",
      INIT_1A => X"5AA3A4A45A5A5A5A5A5A5A5A5A62A35AA45A5959A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1B => X"5A595959A4A3A35AA3ACACACA3625A5AA4A4A4A4A4A4A4ACA4A4A4A4ACA4A4A4",
      INIT_1C => X"ADADADADADADADADADADADADA2A2A3AC625AA2A26262625A5A6262625A62A262",
      INIT_1D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1E => X"ADACACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1F => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_20 => X"5C5C646464646464A5646464A5A5A5A56464A565ADAD6464ACACADADACACACAC",
      INIT_21 => X"6464646464646464646464646464646465646464ADA5A5A56565A5A564646565",
      INIT_22 => X"ADADADADADADADADADADADADADADADAD63ADADADA3A3636364A4A3A364646364",
      INIT_23 => X"6262A25AA262A2626262A262ADAC6262ADADADADADADADADADADADADADADADAD",
      INIT_24 => X"5A5A5A5A5A5A5A625A5A5A5A62A25A625A5A6262A262626262A2A26262625AA2",
      INIT_25 => X"ACACACACACACACACACACACACA3ACACAC5A5A5AA2625A5A5A5A5A5A5A5A5A5A62",
      INIT_26 => X"A2A2A2A3A3A2A2A3A3A3A3A3ACA3A3A3ACACACACACACACACACACACACACACACAC",
      INIT_27 => X"A3A4A4A4A4A4A4A3A3A3A3A351525B9BA2A3A3A2A2A3A3A3A3A3A3A3A3A2A2A3",
      INIT_28 => X"ADADADADADADADADADADADADADADADADACADADADACACACACA4A4ACACA4A4A4A4",
      INIT_29 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5ADADADAD",
      INIT_2A => X"ACACACACACACACACACACACACACACACACADADADACADADADADB5ADADADB5B5B5B5",
      INIT_2B => X"59595959595959595959595959595959A3A3A259A3A3A3A3A3A3A3A3ACACACAB",
      INIT_2C => X"9999999999999999595999995959595959595959595959595959595959595959",
      INIT_2D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299A1A1A1",
      INIT_2E => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_30 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_31 => X"A3A36263A3A363A262A3A2A362A36262A2626262626262626262626262626262",
      INIT_32 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A4A459595AA25A51595AA2A3A35A",
      INIT_33 => X"5AA3A4A45A5A5A5A5A5A5A5A5A62A35AA3595959A3625AA3A46263A4A4A4A4A4",
      INIT_34 => X"5AA2625AACACA4A3A3ACACAC5A5A5A5AA4A3A3A3A4A4ACA4A4A463A4A4A4A4A4",
      INIT_35 => X"ADADADADADADADADADADADAD595AA2ACA2A2625A626262625A62626259595959",
      INIT_36 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"ACACADACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_38 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_39 => X"A5A5A5A56565ADA5646464655C5C5C5C645C5C5C64646464ADADAD64ACACACAC",
      INIT_3A => X"63635A5AA3636363A4A4A4A46464A4A4646464645C5C64646464646465646464",
      INIT_3B => X"ADADAD6DADADADADADADADADADADADADA3A464AD62A3A3A35A5A62625A5A5A5A",
      INIT_3C => X"5A6262625A626262A3626262ADADADA4ADADADADADB5ADADADADADADAD656565",
      INIT_3D => X"5A5A5A5A5A5A62625A5A5A625AA2A2625A625A5A62A26262A2A25A6262626262",
      INIT_3E => X"ACACACACACACACACACACACACACACACAC5A62A3AC5A5A5A5A5A5A5AA25A5A5A5A",
      INIT_3F => X"A2A3A2A2A3A3A2A3A3A3A3A3A3A3A3A3ACACACA3ACACACACACA4ACACACACACAC",
      INIT_40 => X"A3A4A4A4A3A4A3A3A3A3A3A3A2A3A3A4A3A2A2A2A3A2A3A3A3A2A3A3A2A3A3A3",
      INIT_41 => X"ADADADADADADADADADADADADADADADADACADADADACACACACA4A4A4ACA4A4A4A4",
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADB5AD",
      INIT_43 => X"ACACACACACACACACACACACACADACACACADADADADADADADADB5B5ADADB5B5B5B5",
      INIT_44 => X"59595959595959595959595959595959A3A25959A3A3A3A3A3A3A3A3ACACACAB",
      INIT_45 => X"999999A199999999595999995959595959595959595959595959595959595959",
      INIT_46 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A199A1A1",
      INIT_47 => X"AAAAAAAAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_49 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4A => X"A2A3A2A262A2A3A36262A3A262A3626262626262626262626262626262626262",
      INIT_4B => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A462A3A3A459595A625A5A515AA2A3A4A3",
      INIT_4C => X"5AA4A4A45A5A5A5A5A5A5A5A6262A35AA35959595A5A5A5A63595AA3A4A4A4A4",
      INIT_4D => X"A3A3595AACACACACA4ACACAC5A5A5A5AA35A5A5AACA4ACA45A5A5AA3A3A35A5A",
      INIT_4E => X"ADADADADADADADADACADADADA25962A3A3ACACAC62A3A3A35959595A625A5959",
      INIT_4F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_50 => X"ADACADACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_51 => X"ACADADACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_52 => X"6464646464645C6465646464A564646465A565A564646464ADADADADACACACAC",
      INIT_53 => X"A2A2A2A25A62A2A25A5A5A5A635A5A5A63A36363A4A4A4A46464A46464646464",
      INIT_54 => X"ADADADADACADADADA4A4A4ACA3A4A3A4A3A3A3A3A3A3A3A3A2A2A2A2A2A262A2",
      INIT_55 => X"A2A262A2A4A26262ADACA4A4ADADADADADADADADADADADADADA5ADADADADADAD",
      INIT_56 => X"595A5A5A5A5A5A5A625A625A5A5A5A5A62A2625A6262625A62A25A625A626262",
      INIT_57 => X"ACACACACACACACACACACACACACACACACA3ACACAC5A62A3A35A5A5A5A5A5A5A5A",
      INIT_58 => X"A3A3A3A2A3A2A3A2A3A3A2A3A3A3A3A3ACACA3A3ACACACACACACACACACACACAC",
      INIT_59 => X"A4A4A4A4A3A4A4A4A4A3A3A3A3A2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3",
      INIT_5A => X"ADADADADADADADADADADADADADADADADACADADADACACACACA4A4A4ACA4A4A4A4",
      INIT_5B => X"B5B5B5B5B5B5B5B5B5B5B5B5F6B5B5B5B5B5B5B5ADADB5B5B5B5B5B5ADADADB5",
      INIT_5C => X"ACACACACACACACACACACACACADACACACADADADADADADADADB5B5ADADB5B5B5B5",
      INIT_5D => X"59595959595959595959595959595959A3595959A3A3A3A3A3A3A3A3ACACACAB",
      INIT_5E => X"9999999999999999595959995959595959595959595959595959595959595959",
      INIT_5F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299A1A1A1",
      INIT_60 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_62 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_63 => X"A3A3A3A36262A3A3626262A262626262A262626262626262626262626262A362",
      INIT_64 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4625AA3A35959595AA3595A5AA262A3A4",
      INIT_65 => X"62A4A4A45A5A5A5A5A5A5A5A5AA35A5A5959595A595A5AA35A5A5A59A4A4A4A3",
      INIT_66 => X"ACACA35AACACACACA4ACACAC5A5A5A62625A5A5AA3A4A3A35A5A5A5AA35A5A5A",
      INIT_67 => X"ADADADADADADADADA3ACADADA259625AADADADADACACACADA3A3A3AC59595A62",
      INIT_68 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_69 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6A => X"ACACADADADACACACACADADADACADADACACADADADADACADACACACACACACACACAC",
      INIT_6B => X"64A4A4636464646464646464645C5C6464646464ADA56464ACACADADADADACAC",
      INIT_6C => X"62A2A2A2A2A262A2A2A2A2A2A262A262626262A25A5A5A5A6262625A63636363",
      INIT_6D => X"A3A3A4ACA3A3A3A3A3A3A3A3A3ACACACA3A3A3A3A2A3A3A3A2A2A2A2A2A2A2A2",
      INIT_6E => X"62626262A362A2A2ADADADADADA5ADADA5A5A565ADADADADADA464A463A4ACAD",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A625A5A5A625A5A5A5A625A625A5A62A26262A262A2A2A2",
      INIT_70 => X"ACACACACACACACACACACACACACACACACACACACACACACACACA3A3A3AC5A5A5A62",
      INIT_71 => X"A3A3A3A3A3A2A3A2A3A3A3A3A3A3A3A3ACACA4A3ACACACACACACACACACACACAC",
      INIT_72 => X"A4A4A4A4A3A4A4A4A3A4A3A3A2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2",
      INIT_73 => X"ADADADADADADADADADADADADADADADADACADADADACACACACA4ACA4ACA4A4A4A4",
      INIT_74 => X"B5B5B5B5B5B5B5B5B5B5B5B5FFFFB5B5B5B5F6FEADB5B5B5ADADADADADADB5B5",
      INIT_75 => X"ACACACACACACACACACACACACADADACACADADADADADADADADB5B5ADADB5B5B5B5",
      INIT_76 => X"595959595959595959595959595959595A595959A3A3A3A3A3A3A3A3ACACABA3",
      INIT_77 => X"9999999999999999595999995959595959595959595959595959595959595959",
      INIT_78 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1",
      INIT_79 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7C => X"A3A362626262A2A2A3626262626262626262626262626262626262A26262A362",
      INIT_7D => X"A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A4625A5AA35A59595AA4A35A59A3A3A3A4",
      INIT_7E => X"5AA3A3625A5A5A5A5A5A5A5AA2A35A5A5959595A59595AA3595A595AA4A4A4A3",
      INIT_7F => X"ACACACA4ACACACACACACACAC5A5A5AA35A5A5A5A5A625A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADAD62A3ACADAC5AA259ADADADADADADADADACACACACA3A3A3AC",
      INIT_01 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_02 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_03 => X"ADACADADADACADADADADACACADADADADADADADADADADACACACADADADADADADAD",
      INIT_04 => X"5A5A5A5A6363635A64A4A3A36464A46464646464ADA46464ACACACACADADACAD",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A262A2A3A2A2A2A2A2A2A262626262",
      INIT_06 => X"A3A3A3A3A3A3A3A3ACA3ACA3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A2A2A2A2",
      INIT_07 => X"62A26262625A62A2ACACACACACA4ACA4A4A4A4A4ACACA4A4A3A3ABACA3A3A262",
      INIT_08 => X"A3A3A3A3A2A2A2A25A5AA262625A5A5A5A5A5A625A5A5A5A5A625A5A5A625A5A",
      INIT_09 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACA3A4ACAC",
      INIT_0A => X"A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3ACACACA3ACACACACACACACACACACACAC",
      INIT_0B => X"A4A4A4A4A3A4A4A4A3A4A3A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3",
      INIT_0C => X"ADADB5B5ADADADADADADADADADADADADACADADADACACACACACACACACA4A4A4A4",
      INIT_0D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5F6ADADB5B5ADADADADB5B5B5AD",
      INIT_0E => X"ACACACACACACACACACACACACADADADACADADADADADADADADB5ADADADB5B5B5B5",
      INIT_0F => X"5959595959595959595959595959595959595959A3A3A3A2A3A3A3A3ACACABA3",
      INIT_10 => X"9999999999999999595959995959595959595959595959595959595959595959",
      INIT_11 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A199A1A1",
      INIT_12 => X"A2AAA2AAA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_14 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_15 => X"62A3A2A262626262626262A26262626262626262A262A3626262626262626262",
      INIT_16 => X"A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A4625A5A5A5A595159A4A4A35AA3A3A3A4",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A5959595A5A59A25A5A5A595AA4A4A4A3",
      INIT_18 => X"ACACACACACACACACACACACAC5A5AA3AC5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"ADADADADADADADAD62A2A3ADACA3A259ADADADADADADADADACACACACACACACAC",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1C => X"ADADADADADADADADADADADADADADACADADADADADADACADADADADADADADADADAD",
      INIT_1D => X"6262A2A262A2A3A262A2A2A25A5A625AA3636363ACA464A4ADADACACADADACAD",
      INIT_1E => X"62A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A262A2A2A3A2A2A2",
      INIT_1F => X"A3A3A2A2A3A3A3A3ABA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A3A2A2A2A2",
      INIT_20 => X"A262A25A625A5A62A4A4A4A363A363A36262625AA262A2A3A262A2A2A2A2A3A3",
      INIT_21 => X"ACACACACACACACACA2A3ACAC5A625A625A5A5A5A595A5A595A625A5A6262625A",
      INIT_22 => X"ACACACACACACACACA2A2A3ACACA4A3A3ACACACACACACACACACACACACACACACAC",
      INIT_23 => X"A3A3A3A3A3A3A3A3A3A3A3A3A4A3A3A3ACACACACACACACACACACACACACACACAC",
      INIT_24 => X"A4A4A4A4A3A4A4A4A3A3A4A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3A2",
      INIT_25 => X"ADB5B5B5ADADADADADADADADADADADADACADADADACACACACA4ACACACA3A3A4A4",
      INIT_26 => X"B5B5B5B5F6F6F6F5F6B6B5B6F6F6B6F6B6B6B6F6ADADADB5ADADF5F6B5B5B5AD",
      INIT_27 => X"ACA3A3ACACACACACACACACACADADADADADADADADB5ADADADB5ADADB5B5B5B5B5",
      INIT_28 => X"5959595959595959595959595959595959595959A3A3A259A3A3A3A3ACACABA3",
      INIT_29 => X"9999999999999999595959995959595959595959595959595959595959595959",
      INIT_2A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299A1A1A1",
      INIT_2B => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2E => X"6262A2A3626262A2626262A26262A36262A26262626262626262626262626262",
      INIT_2F => X"A4A4A4A4A4A4A4A4A4A4A4A45AA3A3A45A5A5A5A625A5151A4A4A4A3A2A3A4A4",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A59595A625A5AA359595A5A5AA4A4A4A3",
      INIT_31 => X"A4A4ACACACA4A4A4ACACACAC5A5AA4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"ADADADADADADADAD5962A2ACADADACA3ADADADADACADADADA4ACACACACACACAC",
      INIT_33 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_34 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_35 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_36 => X"A2A2A2A2A262A2A2A2A3A2A2A2A3A3A262A3A2A35A5AA363ADAC635AADADADAD",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"A2A2A262A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A2A3A2A2A2A2A2",
      INIT_39 => X"5AA2A26262625A5AA3A26262A3A36262A2A2A3A36262A3A3A2A2A2A2A262A2A2",
      INIT_3A => X"ACADADADACADADACACACACAC5A5AA3A35A5A595A5A5A5A5A5A5A5A5AA2625AA2",
      INIT_3B => X"ACACACACACACACAC5A5A5A62A2A262A2ACACAC62ACACACACACACACACADACACAC",
      INIT_3C => X"A3A3A3A3A3A3A3A3A3A3A3A3ACACA3A3ACACACACACACACACACACACACACACACAC",
      INIT_3D => X"A4A4A4A3A3A3A4A4A3A3A4A3A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2",
      INIT_3E => X"ADADB5B5ADADADADADADADADADADADADACADADADACACACACA4ACACAC525152A4",
      INIT_3F => X"B5B5B5B5F6F6F6B5F6F6F6F6F6F6F6F6F6F6B5B6ADADADB5ADADADADB5B5B5AD",
      INIT_40 => X"9A9192ACACACACACACACACACADADADADADADADADB5B5B5B5B5B5B5B5F5B5B5B5",
      INIT_41 => X"5959595959595959595959595959595959595959A3A3A259A3A3A3A3ACACABA3",
      INIT_42 => X"9999999999999999595959995959595959595959595959595959595959595959",
      INIT_43 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A199A1A1",
      INIT_44 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_46 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_47 => X"A2A3A2A362A262626262626262A2A262626262A26262626262626262A3626262",
      INIT_48 => X"A4A4A4A4A4A4A4A4A3A3A3A45A5A62A35AA25A5A635A5959A4A4A4A4A3A4A4A4",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595962A35AA359595A5A5A59A4A4A4A3",
      INIT_4A => X"63A3A4ACA4A3A3A3A4A4A4A45AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"ADADADADACADADADA35A62A2ADADADACADADADADADADADAD63ACADADACA4A363",
      INIT_4C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A262A25A5A62A3ACACA35A",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2",
      INIT_51 => X"A2A2A262A3A2A2A2A3A3A3A3A3A3A3A3A3A3A3ABA3A3A3A3A2A2A2A2A2A2A2A2",
      INIT_52 => X"5A62625AA262A25AA2A2A262A2A2A2A2A3A3A3A362A2A3A2A2A2A2A26262A2A2",
      INIT_53 => X"ADACADADACACADADADADADAD62ACACAC5A5A5A5A5A595A5A5A5A5A625A5A5A5A",
      INIT_54 => X"ACACACACA3ACACACA3A2A262A3A3A3A3A3A2A3A3ACACACACA3ACADADADACA4A3",
      INIT_55 => X"A3A3A3A2A3A3A3A3A4A3A3A3ACA3A3A4ACACACACACACACACACACACACACACACAC",
      INIT_56 => X"A4A4A4A3A3A3A4A4A3A3A3A4A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2",
      INIT_57 => X"ADADADB5ADADADADADADADADADADADADACACADADACACADADA4ACACAC51515152",
      INIT_58 => X"F6F6F6B5F6F6F6F6B5F6F6F6F6F6F6F6F6B6B6F6EDEDADB5ADADADEDB5B5B5B5",
      INIT_59 => X"919191A4ACACAC9AADACACACADADADADB5ADADADB5B5B5B5B5B5B5B5F5B5B5B5",
      INIT_5A => X"5959595959595959595959595959595959595959A3A25959A3A3A3A3ACACABA3",
      INIT_5B => X"9999999999999999595959995959595959595959595959595959595959595959",
      INIT_5C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299A1A1A1",
      INIT_5D => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_60 => X"626262A2626262626262626262626262A262626262626262A36263A3626263A3",
      INIT_61 => X"A4A4A4A4A3A3A3A45A6262625A5A5A5A515AA35AA45A5A59A4A4A4A4A3A4A4A4",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5959A3A3A35A59595A5A5A5AA4A4A35A",
      INIT_63 => X"A3A3A3A3A3A363A363A3A3A3A3625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"ADADADAD62ACADADACA35A59ADADADADADADADADADADADAD63ACADADA3A3A3A3",
      INIT_65 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_66 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_67 => X"ACA3A35AADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A25A6262A2",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"A2A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A2A2A2A2A2A2A2A2",
      INIT_6B => X"625A625A5AA2A2626262A262A2A26262A2A2A2A262A3A3A3A26262A2A2A2A2A2",
      INIT_6C => X"ADACADADADADADADACADADADABACACAC5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"ACACACACA2ACACACA3A2A3A25A5A5A62A3A3A2A2ACACA3A362A3ACACACA362A2",
      INIT_6E => X"A3A2A3A2A3A3A3A3ACACACACA4A4ACACACACACACACACACACACACACACACACACAC",
      INIT_6F => X"A39BA3A4A3A3A4A4A2A3A3A462A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADACACADAD52ACACAC51515151",
      INIT_71 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6EDEDEDF5ADADEDEDB5B5B5B5",
      INIT_72 => X"919191ACA3AC9B92ADACACA4ADADADADB5B5ADADB5B5B5B5B5B5B5B5B6F5B5B5",
      INIT_73 => X"5959595959595959595959595959595959595959A3A25959A3A3A3A3ACACABA3",
      INIT_74 => X"9999999999999999595959995959595959595959595959595959595959595959",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2A199A1A1",
      INIT_76 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_78 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_79 => X"A262A2A362626262A2A3A26262A3A26262A362A3A4A36362A4A4A4A463A4A4A4",
      INIT_7A => X"A3A4A4A45A5A5AA3625A5A5A625A5A5A595959A2A4A35A59A4A4A4A4A4A4A4A4",
      INIT_7B => X"5A5A5A595A5A5A5A5A5A5A5A595A5A5A595AA35A5A5959595A595AA3A4A45A5A",
      INIT_7C => X"A3A3A363A3A3A3635A5AA3A3625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A",
      INIT_7D => X"ADADADAD59A3ACADADACACA2ADADADADADADADADADADADADA3ACADADA3A36363",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A62A2A4A36362ADADADACADADADADADADADADADADADADADADADADADADADAD",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"A2A2A2A2A2A2A2A2A3A2A2A2A3A3A3A3A3A3A3A3A2A3A3A3A2A2A2A2A2A2A2A2",
      INIT_04 => X"5A5A625A5A62625AA262A262A26262A2A262A26262A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"ADADACA3ADADADADA3ACADADA3A3A3A35A5AA2A35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"ACACACAC5AA3ACACA2A2A25A5A5A5A5A625A5A62A3A3A3A35A62A3ABA35A6262",
      INIT_07 => X"A2A2A3A2A3A3A3A3ACACACA4ACACACACACACACACACACACACACACACACACACACAC",
      INIT_08 => X"9B51529AA4A3A4A4A2A2A3A3A2A3A3A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"ADADADADADADADADADADADADADADADADADADADADACACADAD519BACAC51515151",
      INIT_0A => X"F6F6F6F6B6B5F6F6F6F6F6F6F6F6F6F6F6B6F6F6F5EDEDF5B5ADEDEDADB5B5B5",
      INIT_0B => X"919192AC92929292ADAC9A92B5ADADADB5B5B5ADB5B5B5B5B5B5B5B5F6F5B5B5",
      INIT_0C => X"5959595959595959595959595959595959595959A25959599AA3A3A3ACACABA3",
      INIT_0D => X"9999999999999999595959995959595959595959595959595959595959595959",
      INIT_0E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A29999A1A1",
      INIT_0F => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_11 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_12 => X"A2626263A3A36262636362A263626262626263A4A4A4A462A4A4A4A4A4A4A4A4",
      INIT_13 => X"5AA2A3A35A5A5A5A5A5A5A5AA2625A5A59595959A4A4A359A4A4A4A4A4A4A4A4",
      INIT_14 => X"5A5A5A5A5A5A5A5A5A595A5A59595A5A5A5AA35A595959595A5AA35AA4A45A5A",
      INIT_15 => X"A3A3A3A363A363635A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"ADADADADA25AA3ACADADADACADADADADADADADADADADADADA4ADADADA3636363",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADACADADADADAD",
      INIT_18 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_19 => X"A3A3A2A25A6262A2A4A35A5AADADACACADADADADADADADADADADADADADADADAD",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"A2A2A2A2A2A2A2A2A2A2A2A262A3A3A2A3A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1D => X"5A5A5A5A5A5A5A5AA262A25A6262A2A2A2A2A2A2A262A25AA2A26262A2A2A262",
      INIT_1E => X"ADACA362ADADADADA3ACADAD5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62",
      INIT_1F => X"ACACACAC5AA3ACAC5A5A5A5A5A5A62625A62625AA36262A35AA2A2A362626262",
      INIT_20 => X"A3A3A2A3A3A3A2A2ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_21 => X"5A515151A3A3A3A4A2A2A2A3A3A2A3A2A2A2A2A3A2A2A2A2A2A2A2A2A2A3A2A2",
      INIT_22 => X"ADADADADADADADADADADADADADADADADADADADADACACADAD5251A4AC52515151",
      INIT_23 => X"B5B5F6F6F6F6F6F6F6F6F6F6F6F6B5F6F6F6F6F6F5F5F5F6F6B5EDEDADADB5B6",
      INIT_24 => X"919192AC92929292AC9A9292ADADADADB5B5B5B5B5B5B5B5B5B5B5B5F6F5B5B5",
      INIT_25 => X"5959595959595959595959595959595959595959A2595959A3A3A3A3ACABAB9A",
      INIT_26 => X"9999999999999999595959595959595959595959595959595959595959595959",
      INIT_27 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A29999A199",
      INIT_28 => X"AAAAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2B => X"A362A26363636262A3A362A3A463A262A262A4A4A4A4A463A4A4A4A4A4A4A4A4",
      INIT_2C => X"5A5A5A5A625A5A5A5A625A5A59A2625A59515958A4A4A4A3A4A4A4A4A4A4A4A4",
      INIT_2D => X"5A595A5A5A5A5A5A595A5A5A5A5A5A5A5AA35A5A5959595A62A35A59A3A3A362",
      INIT_2E => X"5A6362A35A6262635A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A5A5A5A5A",
      INIT_2F => X"ACADADADAC625AA2ADADADADADADADADADADADADADADADADACADADAD625AA3AC",
      INIT_30 => X"ADADADADADADADADADADADADADADADADACACADADADADADADADADADACADADADAD",
      INIT_31 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A3A2625A5A5AA2ADADA463ADADADADADADADADADADADAD",
      INIT_33 => X"6262A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A3A262A2A26262A2A2",
      INIT_34 => X"A2A3A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3",
      INIT_35 => X"A2A2A2A2A2A2A362A2A2A2A2646464A363A363635A5A5A5AA2A2A262A2A2A2A2",
      INIT_36 => X"5A5A5A5A5A5A5A5AA2625A5AA2A2625AA2A2A2A2A262A2A2A2A2A2A2A2A2A262",
      INIT_37 => X"A3A35A5AADACA3A3ADADADAD5A62A2AC5A5A62625A5A5A595A5A595A5A5A5A59",
      INIT_38 => X"ADADACAC5AA4ADADA25A5A62A35A626262625A626262A2625AA2A2A262625A5A",
      INIT_39 => X"A2A2A3A2A2A2A3A2ACACACA3ACACACACACACACA4ACACACACACACACACACACACAC",
      INIT_3A => X"9B515151A3A4A3A462A2A2A3A2A3A2A2A2A2A2A2A262A2A2A2A3A2A2A2A2A2A2",
      INIT_3B => X"ADADB5ADADADADADADADADADADADADADADADADADACACACAD52529BAC52515151",
      INIT_3C => X"F6F6F6F6F6F6F6F6F6F6B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B5B5B5F6",
      INIT_3D => X"91919AAC92929292A3929292B5ADADADB5B5B5B5B5B5B5B5B5B5B5B5F6F6B5B5",
      INIT_3E => X"595959595959595959595959595959595959595959595959A3A3A3A3ACACA351",
      INIT_3F => X"9999999999999999595959995959595959595959595959595959595959595959",
      INIT_40 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A29999A1A1",
      INIT_41 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_43 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_44 => X"A26262A3A4A4A3A3A3A3A3A4A4A4A362A363A4A4A4A4A4A3A4A4A4A4A4A4A4A4",
      INIT_45 => X"5A5A5A5A5A625A5A5A5A5A5A59595AA2A3A3A35AA4A4A4A4A4A3A3A4A4A4A4A4",
      INIT_46 => X"595A595A5A5A5A5A59595A5A5A595A59A3A359595959595AA35A59595A5A5AA3",
      INIT_47 => X"5A5A63635A5A625A5A5A5A5A5A5A5A5A5A5A5A5AA3A4A45A5A5A5A5A5A5A5A59",
      INIT_48 => X"A3ADADADACA36262ADADADADADADADADADADADADADADADADADADADAD63A4ACAD",
      INIT_49 => X"ADADADADADADADADADADADADADADADADABACADADADACACACADADADACADADADAD",
      INIT_4A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"A2A2A2A2A2A2A2A2A2A2626262A2A2A25A5A5A62A3625A5AADACACA4ADADADAD",
      INIT_4C => X"A3A3A3A3A2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2",
      INIT_4D => X"A2A2A262A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A3A3A2A2",
      INIT_4E => X"A2A2A262A2A2A2A2A4626262646464646464646463646464636363635A5A5A5A",
      INIT_4F => X"A25A5A5A5A5A5A625A62625AA262A262A2A2A262626262A2A2A2625AA2A262A2",
      INIT_50 => X"5A5A5A62ADACA25AACACADAD5AA3A3AC5A5A62625A5A5A5A5A5A5A5A595A5A5A",
      INIT_51 => X"ACADACAD62A3ACAC5A5A6262A25A5A5A5A62625A5A5A5A5A5A5A5A5A5AA2A25A",
      INIT_52 => X"A2A3A2A2A3A2A2A3A3A3A3A3ACACACA4ACACACACACACACACADACADACACACACAC",
      INIT_53 => X"A4515151A3A3A3A462626262A3A2A26262A2A2A2A2A2A2A2A3A3A2A2A2A2A2A2",
      INIT_54 => X"ADADADADADADADADADADADADADADADADADADADADACACACAD525292AC51515151",
      INIT_55 => X"F6F6F6F6F6F6B6F6F6F6F6F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6ADB5B5B5",
      INIT_56 => X"9191A3AC9292929292929292B5ADADACB5B5B5B5B5B5B5B5B5B5B5B5F6F6B5B5",
      INIT_57 => X"595959595959595959595959595959595959595959595959A3A3A3A2ACA35192",
      INIT_58 => X"9999999959999999595959995959595959595959595959595959595959595959",
      INIT_59 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A29999A1A1",
      INIT_5A => X"A2AAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5D => X"62A2A3A3A4A4A3A3A3A362A3A4A4A4A36263A4A4A4A4A4A3A4A4A4A4A4A4A4A4",
      INIT_5E => X"5A5A5A5A5A625A5AA2625A5AA362595AA4A4A4A4A4A4A4A463A3A3A3A3A3A3A3",
      INIT_5F => X"5A5A5A63595A595A5959595959595A5AA3A25A5A59595962595959595A5A5959",
      INIT_60 => X"6363A3A45A62625A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A45A5A5A5A5AA4A4A362",
      INIT_61 => X"A3ADADADADA362A2ADADADADADADADADADADADADADADADADADADADADACADADAD",
      INIT_62 => X"ADADADADADADADADADADADADADADADADACADADADACA2A3A4ADADADACADADADAD",
      INIT_63 => X"ACA4A4A3ADADACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_64 => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A3A262A2A25A5A5A5A63635A62",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"5A5A63635A5A625AA2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"A2A2A26262A2A2A264A4A3A26565656464646565646464646464646463636364",
      INIT_68 => X"5A5A595A5A5A5A5A5A62625A62625A5AA2A2A2A2A2A2A2A2A2625A62A2A2A2A2",
      INIT_69 => X"625A5A5AACA3626262A2A3A35A62A2625A5A5A625A5A5A5A5A5A5A625A5A5A5A",
      INIT_6A => X"A3A4A3AC5A5A62A2625A625A5A5A5A5A5A625A5A62625AA25A5A5A5A5A625A5A",
      INIT_6B => X"A2A2A2A2A3A3A2A2A3A3A3A3A4ACA3A2ACA4A4A4ACACACACACACADACADADADAC",
      INIT_6C => X"A452515163A3A3A35A5A625AA2626262626262A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"ADADADADADADADADADADADADADADADADADADADADACACACAD525252A451515151",
      INIT_6E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6ADB5B5F6A4A4A4ADA4A3A4A4ADA4A4A4",
      INIT_6F => X"9192ACAC9292929292929292B5B5AD9AB5B5B5B5B5B5B5B5B5B5B5B5F6F6B5B5",
      INIT_70 => X"595959595959595959595959595959595959595959595959A3A3A35AAC9251A3",
      INIT_71 => X"9999999959999999595959595959595959595959595959595959595959595959",
      INIT_72 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A29999A1A1",
      INIT_73 => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_75 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_76 => X"A3A2A362A4A4A3A3A4A3A363A4A4A4A46262A4A4A3A363A3A4A4A4A4A3A3A4A4",
      INIT_77 => X"5A5A5A6262625A5A595A6262A4A4A359A4A4A4A4A3A4A4A4A3A2A2A3A3A3A262",
      INIT_78 => X"A35A62A4595A5A5A595A595A5A5A5A59A3A2595A595A5AA2595959595A625A5A",
      INIT_79 => X"A4ACACAD5A5A63A45A5A5A5A5A5A5A5A5A5A5A5AA4A4A45A635A5A63ACA4ACA4",
      INIT_7A => X"A3ADADADADA359A2ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"ADADADADADADADADADADADADADADADADADADADADA3A3ACADADADADADADADADAD",
      INIT_7C => X"5A5A5A625B5B5A5AA3A36363ADADA4A3ADADADADADADADADADADADADADADADAD",
      INIT_7D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A26262A2A25A62A262",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7F => X"5B5C6464636363635A6263635A626262625AA262A2A2A2A2A2A2A2A2A2A2A262",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A3A2A2A2646464A36464646465646464656565656464646464646464",
      INIT_01 => X"595A5A5A5A5A5A5A595A625A6262625AA2A2A262A2A2A2A2A26262A2A2A2A2A2",
      INIT_02 => X"5A5A5A5A6262A2A25A5AA26262A262625A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5A5AA2AC625A625A625A5A625A625A5A625A5A5A5A5A5A5A5A5A625A5A5A5A5A",
      INIT_04 => X"A2A3A3A2A3A3A3A2A3A2A2A3A4A3A3A2ACA4A4A4ACACADACACADACACADADADAD",
      INIT_05 => X"A45252515AA3A4A35A5A5A5A625A5A5A5A626262A2A2A2A2A2A2A2A2A2A2A2A3",
      INIT_06 => X"ADA4A39BADADADADADADADADADADADADADADADADACACACAC515252A351515152",
      INIT_07 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F69B9BA4AD929292929292929292929292",
      INIT_08 => X"929AACAC9292929292929292B5B5A492B5B5B5B5B5B5B5B5B5B5B5B5F6F5B5B5",
      INIT_09 => X"595959595151515951515151595151515959595959595959A3A3A2599A5151A3",
      INIT_0A => X"9999999959999999595959595959595959595959595959595959595959595959",
      INIT_0B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2999999A1",
      INIT_0C => X"A2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0F => X"A3A3A363A4A4A4A3A4A4A4A4A4A4A4A46362A4A4A36263A46363A363A26263A3",
      INIT_10 => X"A3A25A5A62A3A3A3A3595A62A4A4A4A3A4A4A4A4A3A3A3A4A3A3A3A3A3A3A3A3",
      INIT_11 => X"A3A35A635A5A5A5A5A595A5A595A5A5A62A35A5A5A5959A25A5A5A5A625A5A5A",
      INIT_12 => X"ADADADAD62A3ACAD5A5A5A5A5A5A5A5A5A5A5A5AACA4ACA3A463A4A4A4ACACAC",
      INIT_13 => X"A3ADADADADA35962ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADACADADADADADADACADADADAD",
      INIT_15 => X"6362A2A2A3A3A3635A62A363ADAC5A5AADADADADADADADADADADADADADADADAD",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2A2A262A2A262A2A2A2A2A262A2",
      INIT_17 => X"A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A262A2A2A262A2",
      INIT_18 => X"646464646464646463646464636363636262A2625A59625A5A5A5A59A2A2A2A2",
      INIT_19 => X"A3A2A2A264A4A3A3646464646464646464646464646464646564646465656565",
      INIT_1A => X"5A5A5A5A5A5A5A5A62625A5A6262A262A2A2625AA26262A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"6262625A626262A26262626262A262A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"625A62A4A2A3A3A25A5A5A625A5A5A5A5A5A5A625A5A5A625A625A5A5A5A5A5A",
      INIT_1D => X"A2A3A2A2A3A3A3A2A2A3A3A3A3A2A2A2A4A4A4A4ACADADA4ADADADACACADADAD",
      INIT_1E => X"A49B52525AA3A3A35A5A5A5A5A5A5A5A5A5A5A5AA2A2A25AA2A2A2A2A2A2A2A2",
      INIT_1F => X"9B929292ADADAD9BADADADADADADADADADADADADACACACAD5252529251515251",
      INIT_20 => X"F6F6F6F6F6F6F6F6F6F6F6F6A3ADF6F6929292929B9B9A929A9B9B9B92929292",
      INIT_21 => X"919BACA39292929292929292B5B59B92B5B5B5B5B5B5B5B5B5B5B5B5F6B5B5B5",
      INIT_22 => X"515959595151515151515151515151515951515159595959A3A3A25991519AA3",
      INIT_23 => X"9999999959999999595959995959595959595959595959595959595959595959",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2999999A1",
      INIT_25 => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_27 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_28 => X"A363A2A3A4A4A4ACA4A4A4A4A4A4A4A463A3A4A463A3A4A4A3A2A363626262A2",
      INIT_29 => X"A25AA2A3A3A3A3A3A4A4A3A3A4A4A4A4A4A4A4A4A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_2A => X"A3ACA462A35A5A5A595A63635A5A5A5A6262595A62625AA25A5A625AA2625A5A",
      INIT_2B => X"ADADADADA4ADADAD5A5A5AA35A5A5A5AA35A5A5AADA5ADACA4ACACA55AA3A4A4",
      INIT_2C => X"A4ADADADADAC5AA2ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADACADADADADADA462ADADADAD",
      INIT_2E => X"A2A2A2A262A262A2A3625A5AADADA45AADADADADADADADADADADADADADADADAD",
      INIT_2F => X"A2A2A2A2A262A262A2A2A26262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2",
      INIT_30 => X"5A5A5A5A5A5A5A5AA2A2A262A2A2A3A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"65646464656565656464656564646464636364645A5B635B626263636262A2A2",
      INIT_32 => X"635BA4A26464646364646464646464646464646464646464645C5C5C5C5C5C64",
      INIT_33 => X"5A59625A5A59595A595A5A5A5A62A25AA2A2A26262A2A25AA2A262A2626262A2",
      INIT_34 => X"5A5A5A5AA25A5AA2A262A2625AA2A2A25A5A625A5A5A5A5A5A5A5A595A5A5A62",
      INIT_35 => X"A3A3A3625A5A5AA35A5A5A5A5A5A625A625A62A25A5A5AA25A5AA262625A5A5A",
      INIT_36 => X"A2A3A2A2A3A2A2A2A2A2A3A2A3A3A2A2A4ACA3A3ACADADA4ADADADACACADADAD",
      INIT_37 => X"A4A452525A5AA3A35A5A5A5A5A5A5A5A5A5A5A5AA262625AA2A26262A2A262A2",
      INIT_38 => X"92929BA4AD9B9292ADADADADADADADADADADADADA3ACACAD5152525251515251",
      INIT_39 => X"F6F6F6F6F6F6F6F6F6F6F6F692929BADA49B9292F6F5ADADB6F6F6F6ADADB6B6",
      INIT_3A => X"91ACAC919292929292929292B5AD9292B5B5B5B5B5B5B5B5F5F5B5B5F6B5B5B5",
      INIT_3B => X"515151595151515151515151515151515151515159515151A3A35A5951519AA3",
      INIT_3C => X"9999999959999999595959995959595959595959595959595959595959595959",
      INIT_3D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_3E => X"AAA2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_40 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_41 => X"A4A4A3A3A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A4A4A4A4A462A262A3626263A2",
      INIT_42 => X"A4A3A3A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A3A3A2A3A3A2A3A2A3",
      INIT_43 => X"ACACACA4A35A62A36263A4A45A5A595AA3A3A3625A6262A362A2A25AA362A2A2",
      INIT_44 => X"A3A4ACACA3ACACA45A5A5A5A5A5A5A5AA4A35A5AADA4ACA4A3ACACAD635A5A5A",
      INIT_45 => X"ACADADADADAC62A3ADADADADADADADADADADADADADADADADADADADADACADADAD",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADACACADADADADA3A3ADADADAD",
      INIT_47 => X"5A5A5A6263635A5A635A5A62ADADADA4ADADADADADADADADADADADADADADADAD",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A262A2A2A2A2A262A2A2A262A25AA2",
      INIT_49 => X"5A5A5B5A5B635B5A626263635A5A5A5A5A595A5A5A5A5A5AA2A2A25AA2A2A2A2",
      INIT_4A => X"6464646464645C6464646464656565646565656564646464636464645B636363",
      INIT_4B => X"5C646463646464646464646464646464645C64645C5C5C6464645C5C64646464",
      INIT_4C => X"5A5A5A595A5A5A5A5A5A5A5A5A62625AA2A2A25AA2A2A2A2A262A2A2A4A3A3A3",
      INIT_4D => X"5A5A5A5A6262625A5A5A6262595A5A5AA25AA262A26262A35A625A625A5A625A",
      INIT_4E => X"5A62A3A35A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A62A25A5A62625A5A5A5A",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A3A2A3A3A3A2ACA3A2A2A4ADADADADADADADA3ACADAD",
      INIT_50 => X"A3A452525A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A625A5A5A6262A2A2A2A2A2A2",
      INIT_51 => X"A4ADADAD92929292ADADADA4ADADADADADADADAD92ACACAD5252529251515252",
      INIT_52 => X"F6F6F6F6F6F6F6F6A4F5F6F69B929292B5B5B5ACF6F6B6B6B6F6F6F6AEF6F6F6",
      INIT_53 => X"92ACA3919292929292929292B5AC9292B5B5B5B5B5B5B5B5F5F5B5B5F5B5F5F5",
      INIT_54 => X"515151515151515151515151515151515151515151515151A3A359515151A3A3",
      INIT_55 => X"9999999959599999595959595959595959595959595959595959595959595959",
      INIT_56 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_57 => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_59 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5A => X"A4A363A3A4A4A4A4A4A4A4A4A3A4A4A462A2A363A4A4A4A4A3A363A4A3A263A3",
      INIT_5B => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A4A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5C => X"ADADADAD5A63A4AC5AA3A4A3A4A35A5AACACACA4A2A3A3A45A5A62A2A4A3A3A2",
      INIT_5D => X"5A6263635A5A63625A5A5A5A5A5A5A5A5A5A5A5AA3A363635AA3A4ACA4A35A5A",
      INIT_5E => X"ACADADADADAC62A3ADADADADADADADADADADADADADADADADADADADADA4ADADAD",
      INIT_5F => X"ADADADADADADADADADADADADADADADADADADADADA2A3ACADADADA4A2ADADADAD",
      INIT_60 => X"5A5A5A5A5A5A5A5AADADACA3ADADADADADADADADADADADADADADADADADADADAD",
      INIT_61 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"64646464636464645B5B5B5B5A5A5A5A5A5A5A5A5A6262625A5A62625A5A5A5A",
      INIT_63 => X"5C64A4A4645C64645C6464645C64646464645C646464646464646464A4646465",
      INIT_64 => X"64645C6464646464656564646464A565646464645C6464645C5C5C6464645C64",
      INIT_65 => X"5A5A5A5A5A5A595A5962595A5A5A5A5A62A2A2A2A4A3A36263A3A4A464646363",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A625A5A5A5AACA25A5AA3ACACAD5A5A5A5A5A5A5A5A",
      INIT_67 => X"5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A6262625A625A5A5A5A5A5A",
      INIT_68 => X"A2A2A2A2A2A2A2A3A2A3A2A2A3A3A3A3A3A3A3A3ADADADACADADADADA3ACADAD",
      INIT_69 => X"A3A49B525A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA2A25A5AA2A26262",
      INIT_6A => X"ADADADAE9292A4ADADAD9B92ADADADADADADADAD92A4ACAD5252529252515252",
      INIT_6B => X"F6F6F6F6F6F6F6F6929BADF6F5AC9B92F6F6F6F6F6F6B6B6F6F6F6F6AEEEF6F6",
      INIT_6C => X"91A3A3919292929292929292B5A39292B5B5B5B5B5B5B5B5F5F5F5B5B5F5F5F5",
      INIT_6D => X"515151515151515151515151515151515151515151515151A3A259515151A3A3",
      INIT_6E => X"9999999999999999595959595959595959595959595959595959595951595959",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2999999A1",
      INIT_70 => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_72 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_73 => X"A3A3A3A3A4A4A4A4A4A4A4A4A2A3A3A46362A2A3A4A4A4A4A46363A4A3A3A4A4",
      INIT_74 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A263A4A4A3A3A2A2A3A3A3A2A3A3A3A3",
      INIT_75 => X"ADADADAD63A4ACA55A5A5A5AA5A4A35AA4A4A4A4A3A4A4A4A4A3A3A3A4A4A4A4",
      INIT_76 => X"5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4ACA5A4A462",
      INIT_77 => X"ACADADADADAC62A3ADADADADADADADADADADADADADADADADADADADADA3ADADAD",
      INIT_78 => X"ADADADADADADADADADADADADADADADADADADADADACA3A3ADADADACACADADADAD",
      INIT_79 => X"5B635B5BAC5B5B63ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5B5B5B5B5A5A",
      INIT_7B => X"64645C64646464646464646464646464636364645B6363635B5B5B5B5B5B5B5B",
      INIT_7C => X"64A3A2A25C5C5C5C5C5C5C645C5C5C6464646464646564646464646464646464",
      INIT_7D => X"64646464656564646565656564646565645C5C645C5C5C5C6464645C62A3645C",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5AA25A5A5AA2A2A2A264A3A2A26464646464645C5C",
      INIT_7F => X"5A5A5A5A5A5A5A5AA25A5A5A5A5A5A5AADAC625AA3ADADAD5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5AA2625A5A625A5A626262A2625A5A5A625A5A5A5A",
      INIT_01 => X"A2A2A2A2A2A3A3A2A2A2A2A2A3A3A3A3A3A3A3A3ADADADA4ADADADAD5AA3ACAC",
      INIT_02 => X"A3A4A35259595AA35A5A5A595A5A5A5AA3635A5A5A5A5BA3625A5A5A62A26262",
      INIT_03 => X"ADADADAD9BADADADAC9A9292ADADADADADADADAD929BACAD5252529252515152",
      INIT_04 => X"F6F6F6F5F6F6F6F692929AADF6F6B5A4F6F6F6F6F6F6B6F6F6B6F6F6AEEEEEF6",
      INIT_05 => X"919A92919292929292929292B5A39292B5B5B5B5B5B5B5B5F5F5F5F5B5F5F5F6",
      INIT_06 => X"515151515151515151515151515151515151515151515151A3A25151519AA3A3",
      INIT_07 => X"9999999959599999595959595959595959595959595959595959595951515959",
      INIT_08 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299999999",
      INIT_09 => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0C => X"A3A3A3A3A4A4A4A3A3A3A4A4A3A3A3A363A3A3A2A4A4A4A4A3A3A4A4A4A4A4A4",
      INIT_0D => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A2A3ACA2A3A3A3A2A3A3A2A3A3A3A3",
      INIT_0E => X"A5ADACACA4ADA4A45A5A5AA3ADACA462ACA4A4A5A4A5A5A4A4A4A4A4A4A4A4A4",
      INIT_0F => X"5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4ADADACA3",
      INIT_10 => X"ADADADADADAC62A4ADADADADADADADADADADADADADADADADADADADADA3ADADAD",
      INIT_11 => X"ADADADADADADADADADADADADADADADADADADADADACA3A3ADADADADADADADADAD",
      INIT_12 => X"635B5B5BADADA464ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_13 => X"646464645C5C5C5C5C5C5C5C5B5C5B5C645C5C5C645C5C5B5C5C5C5C5B5C5B5C",
      INIT_14 => X"65656565646465655C5C64645C5C5C5C5C5C5C5C64646464656564646565A5A5",
      INIT_15 => X"A39A62626464645C5C5C64645C5C5C5C5C5C5C5C5C5C645C645C5C5C65646464",
      INIT_16 => X"A4A4A4ADA4A464A46565656462A3A4655C5CA4635C6464645C5C5C5C62A3A364",
      INIT_17 => X"595A5A5A5A5A5A5A595A625AA2A2625A62A262A25BA2A2A2645C5C5CAD656464",
      INIT_18 => X"5A5A5A625A5A5A5AA25A5A595A5A5A5AADADA4A2ACADADAD5A5A5AA25A5A5A5A",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A5A5AA25A5A625A5A62626262",
      INIT_1A => X"62A3A2A2A3A3A3A2A3A3A3A3A3A4A4A3A3A3A3A3ADADADA3ADADADAD5A5AA3A4",
      INIT_1B => X"A3A4A45251515AA35A5A595A5A5A5A5A5B5B5A5A5A5AA35B5A5A5A5AA2A26262",
      INIT_1C => X"ADADADADADADADAD929292A49AA4ADACADA49292929AADAD5252929252515152",
      INIT_1D => X"F6F6B5B5ADF6F6F6AC9A9292F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6ADEEEEF6",
      INIT_1E => X"929A91919292929292929292B59A9292B5B5B5B5F5B5B5B5F5F5F5F5B5F5F6F6",
      INIT_1F => X"515151515151515151515151515151515151515151515151A35A5151519BA3A3",
      INIT_20 => X"9999999959599999595959595959595959595959595959595959595951515959",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_22 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_24 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_25 => X"A3A3A2A3A4A363A3A3A3A3A3A3A3A3A363A3A3A3A4A4A4A462A3A4A4A4A4A4A3",
      INIT_26 => X"A4A4A5A5A4A4A4A4A4A4A4A4A4A4A4A4A2A3A3ACA2A3A3A3A3A3A3A2A3A3A3A3",
      INIT_27 => X"ACA4A4A4ACA463A35A5A5AA4A4A4A4A3A4A4ACA4A4A4A4A4A4A4A4A4A5A5A4A4",
      INIT_28 => X"5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625AA4A4A4A3",
      INIT_29 => X"ADADADADADAC62ACADADADADADADADADADADADADADADADADADADADAD62A4ADAD",
      INIT_2A => X"ADADADADADADADADADADADADADADADADADADADADABA2ACADACACACACADACA3A4",
      INIT_2B => X"64636363ADADAD64ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2C => X"5C5C5C5C5C5C5C5C5C5C5C5C64645C5C64646464646464646463646464636464",
      INIT_2D => X"5C5C5C5C64645C5C64656464656565656564656564646465646464645C646464",
      INIT_2E => X"A3A262A2646464645C5C5C645C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_2F => X"62A3A464A3A262A2A56564A4A2A2A3A46464A3A2A3A3A3A4A46464A4A2A2A2A3",
      INIT_30 => X"5A5A5A5A5A5A5A595A5A5A5A625AA25AA2A2A26264A3A26264646464AD6564A4",
      INIT_31 => X"5A5A5A625A5A5A5A5A5A595A6262625AADADADACADADADAD5A5AA2AC5A5A5A59",
      INIT_32 => X"5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_33 => X"A3A3A2A2A3A3A3A3A3A3A3A3ACADADA4A4ACADADADADADA3ADADADAD5A5A5AAC",
      INIT_34 => X"A4A4A45A51515AA3515959515A5A59595B5B5B5A5A635B5B5A5A5A5AA3625A62",
      INIT_35 => X"ADADADADADADADAD929BADAD9292A4A4A49192929292ADAD5292529252529B9B",
      INIT_36 => X"B5F5B5B59AADF6F6F6AD9292F6F6F6F6F6F6F6F6B6F6B6B6B6B6B6B6EDEEEEF6",
      INIT_37 => X"919A91919292929292929292B59B9292B5B5B5B5F5F5B5B5F5F5F5F5B5F6F6F6",
      INIT_38 => X"515151515151515151515151515151515151515151515151A359515151A3A3A3",
      INIT_39 => X"9999999959595999595959595959595959595959595959595959595951515959",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_3B => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3E => X"A262A3A3A3A3A3A2A3A3A3A3A3A3A3A263A3A3A3A4A4A4A463A4A4A4A4A4A4A3",
      INIT_3F => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A2A3A3ACA3A362A2A3A3A3A3A3A3A3A3",
      INIT_40 => X"A35A5A5AA4A35A5A5A5A5A635A5A5A5A5AA3625AA4A4A35AA5A5A4A4A4A5A5A4",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_42 => X"ACADADADADA45AA3ADADADADADADADADADADADADADADADADADADADAD5AA4ADAD",
      INIT_43 => X"ADADADADADADADADADADADADADADADADADADADAD62A3ACAD62A3A2A2ACA25A62",
      INIT_44 => X"65646464ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_45 => X"65656564656565656565656564646465646464646464646464A4646464A4A464",
      INIT_46 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C6464645C5C5C5C6464645C6464646465656565",
      INIT_47 => X"625A62A2646464A45C5C5C5C5C5C645C5C645C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_48 => X"A2A2A3ACA3A3A3A2ACACA3A3A262A3A3A364A3A2A2A2A2A2A2A3A3A262A26262",
      INIT_49 => X"5A5A595A5A5A5A5A5A5A5A5AA2A2625AA2A2A2A264A3A2A2A262A364ADADA3A2",
      INIT_4A => X"5A5A5A5A5A5A625A5A5A5A5AACA3A25AADADADADADADADAD62A2A3AC5A5A5A5A",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A595A595A5A",
      INIT_4C => X"A4A3A2A2A4A4A4ACACA4A4A4ADADA4ADADADADADADADA4A4ADADADAD5A5AA3AD",
      INIT_4D => X"A4A3A4A3515151A3515151515A5A5A595B5B5B5A5A5B5B5B5A5A5A5A6263A35A",
      INIT_4E => X"ADADADADADADADAD9B929BAD929292AD9B9292929292ADAD525292925252A4A4",
      INIT_4F => X"B5B5B5B5929BB5B5F6F6AD92B6B6F6B6B6B6B6B6B6B6B6B6B5B5B5B6EDEDEEF6",
      INIT_50 => X"919A919192929292929A9A92B5A39292B5B5B5B5F5F5B5B5F6F5F5F5B5F6F6F6",
      INIT_51 => X"515151515151515151515151515151515151515151515151A359515151A3A3A3",
      INIT_52 => X"9999999959999999595959595959595959595959595959595959595951515959",
      INIT_53 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_54 => X"AAAAA2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_56 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_57 => X"A3A3A362A3A3A3A3A3A3A2A3A3A3A3A363A3A3A3A4A4A4A4A3A4A4A4A4A463A3",
      INIT_58 => X"A4A4A4A5A4A5A5A4A4A4A4A5A4A4A4A4A3A3A3ACA3A3A2A3A3A3A3A36262A2A3",
      INIT_59 => X"5A5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA45A5A5AA4A4A5A4A5A5A4A4",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"A3ACACACADA45AA2ADADADADADADADADADADADADADADADADADADADAD62ACADAD",
      INIT_5C => X"ADADADADADADADADADADADADACADADADADADADACA3A4ACA4ACACACA3A3A2A4A4",
      INIT_5D => X"A5A56464ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5E => X"5C645C5C645C5C64646464646464646464646464646464646464646464645C5C",
      INIT_5F => X"5C5C5C5C5C5C5C5C5C5C5C5C5C645C5C5C5C5C5C5C6464645C645C5C5C5C5C5C",
      INIT_60 => X"A3A3626264646464645C646464646464646464645C5C64645C5C5C5C5C5C5C5C",
      INIT_61 => X"A3A2A3A4A3A2A2A2A3A3A3A3A3A3A2A3A363A3A2A2A2A2A262A2A3A2A2A262A2",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5AA2A2A25A6262A2A264A362A2A2A3A464ACA4A3A2",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5AADADACA2ADADADADADADADAD6262A4AC5A5A625A",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A595A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"A3A3A3A3A4A4A4A3ADADADACADADADA4ADADADADADADACACADADADAD5A5AA4AD",
      INIT_66 => X"A3A3A4A4515151A3515151515A5959515B5B5B5B5A635B5B5A5A5A5AA3A4A4A4",
      INIT_67 => X"ADADADF5ADADADAD929292929292929A9A9292929292ACAD925292925252ACAC",
      INIT_68 => X"B5B5B5B59292A3B5B5B5B5ACB6B6B6B6B6B6B6B6B5B5B6B5B5B5B5B5F5F5F6F6",
      INIT_69 => X"919A9191929292929AACAC92B5A49292B5B5B5B5F5F5B5B5F6F5F5F5F5F6F6F6",
      INIT_6A => X"515151515151515151515151515151515151515151515151A35151519AABA3A3",
      INIT_6B => X"9999999959595999595959595959595959595959595959595959595951515959",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_6D => X"A2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_70 => X"A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A4A4A4A4A4A4A4A3A3A363",
      INIT_71 => X"A5A5A4A5A4A4A4A5A4A4A5A5A5A4A4A4A3A3A3ACA2A2A3A3A262A2A3A3A26262",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A635A5A5AA5A5A5A4A5A5A5A5",
      INIT_73 => X"5A5A62A3626262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59",
      INIT_74 => X"62A2A2A2ADA3A25AADADADADADADADADADADADADADADADADADADADADA3A3A3AD",
      INIT_75 => X"ADADADADADADADADADADADADADADADADACA4ACACADADADADADADADAD62A3ADAD",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_77 => X"646464646464646464645C64646464645B5B5C5C645C5C5CA5646464ADADADA5",
      INIT_78 => X"5C645C645C5C64645C5C5C5C5C5C5C5C5C5C5C5C5C5C5C645C5C5C5C5C645C5C",
      INIT_79 => X"6463A3A2646464646464646464646464646464646464646464645C6464646464",
      INIT_7A => X"A3A3A3A3A3A3A3A2A3A3A3A3A2A3A3A3A3A3A3A362A2A2A2A2A2A262A2A2A2A2",
      INIT_7B => X"5A5A5A59595A5A5A595A5A5AA2A2625A62A2A2A2A3A362A2A2A3A4ACA3A362A2",
      INIT_7C => X"A2A2625A5A5A5A5A5A595A5AADACA35AADADADADADADADAD62A2A4AD5A62A2A3",
      INIT_7D => X"5A5A5A5A5A5A5A625A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"A2A2A3A4A4A4A362A5A5A4A4A5ADA5A5ADADADA5ADADADADADADADADA3A4ADAD",
      INIT_7F => X"A3A3A4A45151515B515151515A5151515B5B5B5B5A5B5B5B5A5A5A5A64646464",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADB5F5F59BADADAD9292929292929292929292929292ACAC9B5292929A52A4AD",
      INIT_01 => X"B5B5B5B59B9292A4B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5F5F5F5B5",
      INIT_02 => X"919A919192929292ACADAC92B5AC9292B5B5B5B5F5F5B5B5F6F5F5F5F5F6F6F6",
      INIT_03 => X"515151515151515151515151515151515151515151515151A2515151A3ABA3A3",
      INIT_04 => X"9999999959595959595959595959595959595959595959595959595951515959",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_06 => X"A2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"ABABABABABABABABABABABABAAABABABAAAAAAAAAAAAAAAAAAAAAAAAAAA2AAAA",
      INIT_08 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_09 => X"A2A3A2A2A2A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A4A4A363A4A4A4A4A2A3A3A4",
      INIT_0A => X"A4A5A5A5A5A5A5A4A4A5A4A4A4A4A4A5A3A3A3A4A3A3A3A2A2A362A3A3A2A2A2",
      INIT_0B => X"5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA5A5A5A4A5A5A5A5",
      INIT_0C => X"A3A3A3A3A3A363A35A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"59596262ADA35959ADADADADADADADADADADADADADADADADADADADADA3A3A3A4",
      INIT_0E => X"ADADADADADADADADADADADADADADA4ACADADADADADADADADADADADADA3ACADAD",
      INIT_0F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_10 => X"646464645C645C5C5B5C5C5C5C5C5B5B645C5C5CADADADA5ADADADADADADADAD",
      INIT_11 => X"646464645C64645C5C645C645C5C5C5C5C5C5C5C5C5C5C645C5C5C5C64646464",
      INIT_12 => X"6363A36264636363646464636464646464646464646464646464646464646464",
      INIT_13 => X"A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A2A362A3A2A2A2A2A2A2A262A2626262",
      INIT_14 => X"5A595A5A595A5A5A5A5A5959A2625A5AA2A262A2A3A3A2A2A262A3A3A3A2A2A2",
      INIT_15 => X"ADADACAC5A5A62A4A25A5A5AA2625AA2ADACA3A3ADADADADA3A2A2A3625AA2A3",
      INIT_16 => X"5A5A62A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA2625A62A4A3A3A3",
      INIT_17 => X"A3A3A4A4A4A4A3A3ADA5A4A4ADADA5A5ACACACADADADADADADADADADADADADAD",
      INIT_18 => X"A3A3A4A45151515A515151515A5951515B5B5B5B5A5B5B5B5B5A5A5A64646464",
      INIT_19 => X"B5B5F5F592ADADAD929292929292929292929292929BACADA3529292A452A3AD",
      INIT_1A => X"ADB5B5B5B59A9292B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5F5F5F5B5",
      INIT_1B => X"929A919192929292ADADAD9AB5B59A9AB5B5B5B5F5B5B5B5F6F5F5F5F6F6F6F6",
      INIT_1C => X"515151515151515151515151515151515151515151515151A2515151A3A3A3A3",
      INIT_1D => X"9999999959599999595959595959595959595959595959595959595951515959",
      INIT_1E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_1F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_22 => X"62A362A3A2A2A2A3A3A3A3A2A3A3A3A3A3A3A2A3A4A3A3A3A4A4A4A4A3A362A4",
      INIT_23 => X"ADA5A5A5A5A4A5A5A5A5A5A5A5A5A5A4A3A3A4A4A3A3A3A362A3A2A3A2A2A3A3",
      INIT_24 => X"5A5A5A5A595A5A5A5A5A5A5A5A5A5A595A62A35A5A5A5A5AA5A5A5A4A5A5A5A5",
      INIT_25 => X"A363A3625A62A3A3A3A2625AA3A3A3A35A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"6262A2A2ADA3625AADADADADADADADADADADADADADADADADA4ADADADA3A363A3",
      INIT_27 => X"ADADADADADADADADADADADADACA363A3A4ACADADADADADADADADADADA3ADADAD",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_29 => X"5B5B5B5B5C5B5B5BAD5C645CADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"64646464646464646464646464646464646464645C6464645C5C5C5C5C5C5B5C",
      INIT_2B => X"A3626262A36363A36465ACA3A4636364A464A46363A463636363646464636463",
      INIT_2C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A3A2A2A2A2A2626262625A6262",
      INIT_2D => X"626262625A5A5A5959595A5A5A625962A2A2A262A3A3A3A2A262A2A3A3A2A2A2",
      INIT_2E => X"ADADADADACACADAD6262A2A3A2626262A3A25AA2ADADADADA2A3A2A2A3A2A2A2",
      INIT_2F => X"5AA3ACAD5A5A625A5A5A5A5A5A5A5A5A5A5A5A5AACA4635AADADADACADADADAD",
      INIT_30 => X"A4A4A4A4ACA4A3A3ADA5A5A4ADA5ADADA3A3A3ACADADA4A3ADADADADADADADAD",
      INIT_31 => X"A3A3A4A451515151515151515A5951515B5B5B5A5A5B5B5B5B5A5A5A64646463",
      INIT_32 => X"B5F5F5F592A4ADAD92929292929292929292929292A4ADADA4529292AC9BA4AD",
      INIT_33 => X"92ADB5B5B5A49292B5B5B5B6B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5F5F5B5B5",
      INIT_34 => X"9A92919B92929292ADADAD9AB5B5A39AB5B5B5B5F5F5B5B5F6F6F5F5F6F6F6F6",
      INIT_35 => X"5151515151515151515151515151515151515151515151515A515151A39AA3A3",
      INIT_36 => X"9999999959595999595959595959595959595959595959595959595951515959",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_39 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3B => X"A2A2A2A3A3A3A3A2A2A26262A3A362A3A3A3A3A3A3A3A3A3A3A3A3A46362A3A3",
      INIT_3C => X"A4A4A5A5A5A4A4A4A5A5A5A5A5A5A5A5A3A3A4A4A3A3A3A3A2A3A3A362A2A2A3",
      INIT_3D => X"59595A5A595A5959595A5A5A5A5A5A595A5A5A5A5A5A5A62A4A4ADA3A5A5A5A5",
      INIT_3E => X"A3A3A3A35A5AA3635A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5959595AADACA35AADADADADADADADADADADADADADADADADA3ADADADA3A3A3A3",
      INIT_40 => X"ADADADADADADADADADADADADA3636363A463A3A3ACA4ACACADADADACA3ADADAD",
      INIT_41 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_42 => X"5C5C5C5C5C5C5C5CAD64645CADADADADADADADADADADADADADADADADADADADAD",
      INIT_43 => X"636363A46364A4636464636364646363646364635B6463635C645C5C5C645C5C",
      INIT_44 => X"62A2A2A2A363A3A36465A4A3A3636364636363A3A4A463A46363646363636363",
      INIT_45 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A2A2A262A2A26262626262",
      INIT_46 => X"625A62A35A5A5A5A5A5A5A5A5A5A5A5AA3A3A25AA3A3A3A3A2A262A3A3A2A2A2",
      INIT_47 => X"ADADADADADADADADACACADAD5AA2A3AC62625A62ACADADA3A2A2A35AA362A3A2",
      INIT_48 => X"ADADADAD5A62A3A45A5A5A5A5A625A5AA4A3A3A3ADADADACADADADADADADADAD",
      INIT_49 => X"A4A4A464A362A2A3A5A4A4A4ADA5ADA5A3A3A3A3ADA3A3A3ADADADADADADADAD",
      INIT_4A => X"A3A3A4A45151515151515151515151515B5B5B5A5A5A5A5B5B5A5A5A6464645B",
      INIT_4B => X"F5F5F5F5929BADB592929292929292929292929292ACADADA4529292ACACADAD",
      INIT_4C => X"929BADB5B6B59B92B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5F5B5B5B5",
      INIT_4D => X"A3919BA392929292B5ADAD9AB5B5ADA3B5B5B5B5F5F5F5B5F6F6F5F5F6F6F6F6",
      INIT_4E => X"51515151515151515151515151515151515151515151515151515151515152A3",
      INIT_4F => X"9999999959599999595959595959595959595959595959595959595951515959",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_52 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_54 => X"A262A26262A3A262A3A262A2A3A3A3A3A3A363A3A3A362A3626263A36262A3A3",
      INIT_55 => X"5A63A4A4A4A3A35AA5A5A4A4A5A5A5A5A2A3A4A5A2A3A2A3A3A3A3A3A2A2A3A2",
      INIT_56 => X"5A5A5A5A5959595A5A5A5A595A5A5A5A5A5A5A5A625A625A62A3ACA3A4A5A5A4",
      INIT_57 => X"5A5A5A625A5A62625A5A5A5A5A5A5A5A6262625A5A5AA2625A5A5A5A5A5A5A5A",
      INIT_58 => X"A4A3A25AADADACACADADADADADADADADADADADADACACADAD63A4ADAD5A62A3A3",
      INIT_59 => X"ADADADADADADADADA4A4ACAD62625A62636262A3636263A3ADADA4A3A3ADADAD",
      INIT_5A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5B => X"6464646464646464AD64645CADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"6363636363A463636364A46363636363636363635B6363635B645C5C6464645C",
      INIT_5D => X"A2A2A2A2A2A3A2A264A5A462646463646363A4636363646363636363636363A4",
      INIT_5E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A3A2A262A2A26262A2",
      INIT_5F => X"62A3A3625A5A5A625A5A5A5A5A5A625AA3A25A5AA3A3A3A3A2A2A2A3A2A3A362",
      INIT_60 => X"ADADADADADADADADADADADADA4ADADAD5A62A2A3ACACACA2A2A3A2A2A362A3A2",
      INIT_61 => X"ADADADADA4ADADADA3A3A3A4ACA4A4A4ADADADADADADADADADADADADADADADAD",
      INIT_62 => X"A3A4A464A3A2A262ACA4A3A3ADA5A5A5A3A3A3A4A4A3A3A3ADADADADADADADAD",
      INIT_63 => X"A3A3A4A45151515151515151515151515A5A5A515A5A5A5A5B5A5A5A64646463",
      INIT_64 => X"ADF5F5F5929AADAD92929292929292929292929292A49B9BA4929292ACACACAD",
      INIT_65 => X"92929BB5B6B5AD92B6B6B6B5B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_66 => X"A39AA49192929292B5ADAD9AB5B5B5ADB5B5B5B5F5F5F5F5F6F6F5F5F6F6F6F6",
      INIT_67 => X"515151515151515151515151515151515151515151515151495151515151515A",
      INIT_68 => X"9999999959595999595959595959595959595959595959595959595951515959",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A299999999",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6D => X"A3A2A362A3A2A262A3A3A362A3A3A3A3A3A3A2A3A3A362A3A2A262A2626262A3",
      INIT_6E => X"5A5A5A5A5A5A5A59A5A5A45AA5A5A5A5A3A3A4A5A2A3A3A3A2A2A3A2A262A2A2",
      INIT_6F => X"5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5AA363A3A4A462",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A625A5A5A595AA262",
      INIT_71 => X"ADADACA3ADADADADADADADADADADADADADAC63ACA3A3ACAD6263A3A35A5A5A5A",
      INIT_72 => X"ADADADADADADADADA362A4AD62626262626262626262625AADA46362A3ADADAD",
      INIT_73 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_74 => X"6363636363636363ADAD645CADADADADADADADADADADADADADADADADADADADAD",
      INIT_75 => X"6464646364A36363636363A463636363636363635B6363635B645C5C6363635C",
      INIT_76 => X"626262A2A262A26265ADACA264A464646364636363A364636363A4A463A46463",
      INIT_77 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A3A2A2A2A262A26262",
      INIT_78 => X"A2A2A3A3A2A3A3A35A5A59625A5A62626262A25AA2A2A3A2A2A2A2A2A3A3A3A2",
      INIT_79 => X"ADADADADADADADADADADADADADADADADA3A3ACADA2626262A3A3A262A2A2A3A3",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"63A4A464A2A26262A4A3A3A2ADADADA4A3A3A3A4A3A3A3A3ADADADACADADADAD",
      INIT_7C => X"A3A3A4A45151515151515151515151515A5A51515A5A5A5A5B5A5A5A6464635B",
      INIT_7D => X"9BADF5B592929B9B9292929292929292929292929A9292929B929292ACACACAD",
      INIT_7E => X"929292A3B6B6B5A3B6B6B6B5B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7F => X"ACAC9A9192929292B5ADAD9AB5B5B5B5B5B5B5B5F5F5F5F5F6F6F5F5F5F6F6F6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5151515151515151515151515151515151515151515151515151515151515149",
      INIT_01 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A299999999",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_06 => X"A2A3A3A262A2A2A2A4A4636263A3A4A4A3A2A3A3A3A3A2A3A3A2A362A3A3A3A3",
      INIT_07 => X"5A59595A5A5A5A59A5A5A45AA5A5A4A4A3A3A4A4A2A3A3A3A3A2A2626262A2A3",
      INIT_08 => X"5A5A5A5A5A595A5A5A5A5A5A62A362A35A5A5A5A5A5A5A5A5A5A5A625AA35A5A",
      INIT_09 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A5A5A5A",
      INIT_0A => X"ADADADACADADADADADADADADACADADADA3635AA3A363A4AD5A5A5A625A5A5A5A",
      INIT_0B => X"ADADADADADADADAD6262A3AC625AA2A2625A5A626262625AADA3A3A2A3ADADAD",
      INIT_0C => X"ADADADADADADADADADADADADADADADADADADADADA4ADADADADADADADADADADAD",
      INIT_0D => X"6363636363636363ADAD645CADADADADADADADADADADADADADADADADADADADAD",
      INIT_0E => X"636363A463A463A4646364A463636363636363635B6363635B645C5C6363645C",
      INIT_0F => X"A2A262A2A2A2A2A2A565A4A464A4A464636363636363A4646363636363636464",
      INIT_10 => X"A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A3A2A2A2A262A26262",
      INIT_11 => X"A3A3A2A3A362A2A2595AA2A35A5A625A625A5A5AA2A26262A2A2A2A2A3A3A3A2",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADA2A2A3AC62626262625AA2A2",
      INIT_13 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"63A4646462A26262A3A3A2A2ACA4A3A3A3A3A3A4A3A3A3A3ADACA3A3ADADADAD",
      INIT_15 => X"A3A3A4A45151515151515151515151515A5151515A5A5A5A5B5A5A5A64645B5B",
      INIT_16 => X"929BADB5929292929292929292929292929292929B92929292929292ACACADAD",
      INIT_17 => X"92929292B6B6B5ADB6B6B6B6B6B6B6B6B5B6B5B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_18 => X"AC9B91919292929BB5ADAD92B5B5B5B5B5B5B5B5F5F5F5F5F6F6F5F5A4F6F6F6",
      INIT_19 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_1A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_1C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1D => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1F => X"62A2A3A26262A362A4A4A3A3A4A4A4A4A3A3A4A462A3A36262A2A2A3A36262A3",
      INIT_20 => X"5959595A5A59595AA5A5A4A4ADA4A3A4A3A3A4A4A2A3A3A2A262A2A2A262A2A3",
      INIT_21 => X"5A5A5A5AA35A5A5AA25AA25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A59595A",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A5A5A5A",
      INIT_23 => X"ADADADACADADADADADADADADA3ADADADA3A36363A363A3A35A5A62635A5A5A5A",
      INIT_24 => X"ADADADADA3A4ACAD62625A62626262625A625A5AA3626262ADA3A3A3A3ACADAD",
      INIT_25 => X"ADADADADADADADADADADADADADADADADADADADAD63ADADADA3ADADA3ADADAC62",
      INIT_26 => X"6363A36364636363ADAD645CADADADADADADADADADADADADADADADADADADADAD",
      INIT_27 => X"63636363636363A4636364A463636363636364635C6364645B645C5C6363635C",
      INIT_28 => X"62626262A3A36262A56564646464A464636463636364A46463636363636364A4",
      INIT_29 => X"A3A3A3A3A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A262A2626262A262",
      INIT_2A => X"6262A2A362A2A2A25A5AA3625A626262A262625AA2A2626262A2A2A2A3A3A2A2",
      INIT_2B => X"ADADADADADADADADADADADADADADADADADADADADACADADAD6262A2A36262A262",
      INIT_2C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2D => X"63A464646262A262A2A2A2A2A3A3A3A3A3A3A3ACA3A3A3A3ACA3A3A3ADADADAD",
      INIT_2E => X"A3A3A4A4515151515151515151515151515951515A5A5A5A5B5A5A5A64645B5B",
      INIT_2F => X"9292A4B592929292929292929292929292929292A39292929252929BACACADAC",
      INIT_30 => X"A3929292B6B6B6B5F6F6F6B6B6B6B6B6B5B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_31 => X"A4919191929292A4B5ADAC92B5B5B5B5B5B5B5B5F5F5F5F5F6F6F5F592A4F6F6",
      INIT_32 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_33 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_34 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259999999",
      INIT_35 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_38 => X"A2A2A2A262A3A2A2A5A463A2A4A4A4A4A363A4A462A36262A362A3A362A3A3A2",
      INIT_39 => X"5A595A596359595AACA5A5A4A4A3A3A3A363A3ACA3A3A3A2A2A2A2A3A2A2A262",
      INIT_3A => X"A262625A5A62A2A25A625A5A595A595A5A5A59595A5A5A5A59595A5A5A5A5959",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59625A5A5A5AA35A5A62A35A5A",
      INIT_3C => X"ADADADACADADADADADADADAD63ACADAD636363A3A3A363A35A5A5A635A5A5A5A",
      INIT_3D => X"A36363A35A626263625A625A626262625A625A62A362625AAC63A3A3A3A3ACAC",
      INIT_3E => X"ADADADADADADADADADADADADADADADADADADADADA3ADADAD5AA3A362A3A3A362",
      INIT_3F => X"6363636364636363ADAD6464ADADADADADADADADADADADADADADADADADADADAD",
      INIT_40 => X"64646464646464646464646464A46464646464645C6463645C645C5C6363645C",
      INIT_41 => X"A26262A263A3A262A565A464A464646463646464A464A464636364A4646464A4",
      INIT_42 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3A362A2A2A26262A2A2",
      INIT_43 => X"62A2A3A2A2A2A2A262A3A2A2625A62625A5A5A5AA2625A62A26262A2A3A2A3A2",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADADADADADA2A4ADAD626262A2",
      INIT_45 => X"ADADADA5ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_46 => X"62A36464A262A25AA2A3A3A2A3A3A3A2A3A2A3A3A2A3A3A3A3A3A3A3ADADADAC",
      INIT_47 => X"63A3A4A4515151515151515151515151595151515A5A5A5A5A5A5A5A64646363",
      INIT_48 => X"929292AD9292929292929292929292929292929292929292929AA3ACA4A4A4AC",
      INIT_49 => X"AD929292B6B6B6B5B6B6B6F6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4A => X"A3919191929292ACB5ADA392B5B5B5B5B5B5B5B5F5F5F5F5F6F6F6F59292A4F6",
      INIT_4B => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_4C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259999999",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4F => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_51 => X"A3A362A3A3A3A3A3A4A4A4A3A4A4A4A4A3A3A4A4A3A3A3A3A3A362A2A3A3A2A3",
      INIT_52 => X"5A595959A45A5A59ACA5A5A5A3A3A2A3A3A3A3A3A3A2A2A2A262A3A3A2A2A262",
      INIT_53 => X"5A5A62625A5A5A5A5A5A5A5A5A5A5A5A595A595A595A5A5A595A5A5A5A595A5A",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A5A62A2625A5A5A5A",
      INIT_55 => X"ADADADADADADADADADADADAD63ACADAD63A36362626263635A5A5A5A5A5A5A5A",
      INIT_56 => X"625A626262626262626262626262625A6262625AA3626262A3A3A35AA36262A3",
      INIT_57 => X"ADADADADADADADADADADADADADADADADADADADADA3ADADAD625A5A62625A5A5A",
      INIT_58 => X"64A4A4A464646464ADAD64A5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_59 => X"6464646464A464A4A4A464A46464646464A464A46464A46464646465A4646464",
      INIT_5A => X"626262A2A463A362A565ACA3A4646464636464646464A463646363A4646464A4",
      INIT_5B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3A36262A2A3A2A2626262626262",
      INIT_5C => X"A3A3A262A2A3A3A3A3A2A2A2626262A2625A5A5A62A3A3A262A262A2A3A3A362",
      INIT_5D => X"ADADADADADADADADADADADADADADADADADADADADADADADADA3ADADAD62A262A3",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"5BA46464A362625AA2A3A3A3A2A2A2A2A3A2A3A2A3A2A3A2A3A3A2A2ADADADA3",
      INIT_60 => X"63A3A4A4515151515151515151515151515151515A5A5A595A5A5A5A6464635B",
      INIT_61 => X"929292A49292929292929292929292929292929292929292A4ACA492925192AC",
      INIT_62 => X"B59B9292B6B6B6B6F6F6F6F6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_63 => X"AC9291919292A3ACB5AD9292B5B5B5B5B5B5B5B5F5F5F5F5F5F6F6F5929292A3",
      INIT_64 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_65 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_67 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_68 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6A => X"A4A362A2A4A4A4A4A4A4A4ACA4A4A4A4A2A3A4A4A3A362A362A362A3A362A362",
      INIT_6B => X"5A595959A45A5A5AA4A5A5A5A3A3A3A3A3A3A3A3A3A3A3A3A262A2A3A2A262A2",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A595A5A595A5A5A595A5A5A5A5A59595A5A5959595A5A5A",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62A25A5A6262A2625A5A5A5A5A5A5A5A",
      INIT_6E => X"ADADADADADADADADADADADADA3ADADAD5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"625A5A62625A5A62626262625A5A62625A62626262625A62A3A3625AADACA3A3",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADA3ADADAD6262625A625A5A62",
      INIT_71 => X"6464A46464646464ADAD64ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_72 => X"A46464646464646464A464A4646464646464646465646464AD64AD6564A46465",
      INIT_73 => X"62626262A2A3A3A2A565AC62AD64A4646464A4646364A46364636363646464A4",
      INIT_74 => X"A3A3A3A3A3A3A3A3A3A4A4A3A3A3A3A3A3A3A3A362A2A3A3A2A262A26262A262",
      INIT_75 => X"A2A3AB62A2A3A362A2A2A2A2A2A2A2A3A2626262A2A35AA3A2A26262A3A3A3A2",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD626262AC",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"A4A46464A363A3A3A2A2A3A3A3A3A2A2A2A2A2A2A3A2A3A3A3A3A2A2ADADACA3",
      INIT_79 => X"63A3A492515151515151515151515151595151515A5A5A5A5A5A5A5A6464635A",
      INIT_7A => X"9292929A9292929292929292929292929292929292929292ADAC92925152529B",
      INIT_7B => X"B5AD929AF6F6B6F6F6B6F6B6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5ADB5B5B5",
      INIT_7C => X"9AA391919292AC9AADA39292B5B5B5B5B5B5B5B5F5F5F5F59BB5F6F5A3929292",
      INIT_7D => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_7E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_01 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_02 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_03 => X"A4A4A363A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A462A363A3A3A262A36262A3A3",
      INIT_04 => X"5A595A5AA4635A5AA4ADA5A5A3A3A3A3A3A2A3A3A3A3A3A3A2A3A3A362A262A3",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A595A59595A5A5A5A5A5A5A5A5A5A5A5A595959595959",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"ADADADADADADADADADADADADADADADAD5A5A62A35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5A625A625A5A5A6262625A62625A625A5A5A625A5A5A5A5A5A5A625AADADADA4",
      INIT_09 => X"ADADADADADADADADADADADADADADADADADADADAD62A4ADAD62626262A2625A62",
      INIT_0A => X"646464A464646464ADAD64ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0B => X"646464646464A464646464646464646464A464A465646464AD64AD6564646465",
      INIT_0C => X"62A2A262626262626565AC62AD646464636364646364A463A464A463A46464A4",
      INIT_0D => X"A3A3A3A3A4A3A4A3A4A3A4A4A3A3A3A363A3A3A3A3A3A3A3A2A262A26262A262",
      INIT_0E => X"A464A4A2A362A2A3A3A2A2A3A3A3A3A2A2A3A3A3A2A362A262A2A262A3A3A3A3",
      INIT_0F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD62A3ACAD",
      INIT_10 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_11 => X"A464646462A3A4A4626262A2A3A2A262A3A2A2A2A3A2A2A3A3A3A3A2ADADA4A3",
      INIT_12 => X"63A3A3515151515151515151515151515A5151515A5A5A5A5A5A5A5A6464635B",
      INIT_13 => X"9292929292929292929292929292929292929292929292929BAC9B9252525292",
      INIT_14 => X"B5B59B92F6F6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5ADB5B5B5",
      INIT_15 => X"91A3919192A39291A4929292B5B5B5B5F5B5B5B5F5F5F5F5929AACF5ADA49292",
      INIT_16 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_17 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_18 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_19 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1A => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1C => X"A4A4A4A4A4A5A4A4A4A4A4A4A3ACA4A46263A263A3A3A362A3A3A3A3A3A36262",
      INIT_1D => X"5A5A5A5AA5ACA35A63A4A5ADA2A3A363A362A3A3A3A3A3A3A3A2A2A3A362A2A3",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"ADADADADADADADADADADADADADADADAD5A5AA3AD5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5A5A5A62625A626262626262625A625A5A625A5A5A625A5A5A5A5A5AADADADA4",
      INIT_22 => X"ADADADADADADADADADADADADADADADADADADADAD6262A4AC5A5A5A625A5A5A62",
      INIT_23 => X"64A4646464A4A4A4ADAD64ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_24 => X"6464646464A4646464A464AD646464A46464646465646464AD64AD65646464AD",
      INIT_25 => X"6262A2A2A26262A2A565AC62A5646464636464646364A46364646464646464A4",
      INIT_26 => X"A3A3A3A3A4A3A4A4A4A4A4A3A3A3A3A4A3A3A3A3A2A3A3A3A26262A36262A262",
      INIT_27 => X"6464A36262A2ACA4A3A3A3A2A2A3A2A3626262A262A362A2ACACACA3A3ACA4AC",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA3ADADAD",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"A4A4646462A4A4A4A26262A262A2A2A2A3A3A2A2A2A3A3A3A4A3A3A3ADACA3A3",
      INIT_2B => X"63A49B525151515151515151515151515A5151515A5A5A5A5A5A5A5A6464635B",
      INIT_2C => X"929292929292929292929292AC9B92929292929B9292929292ACAC929B519292",
      INIT_2D => X"B5B5A392B6F6F6B5B6B6B6F6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5A4B5B5B5",
      INIT_2E => X"929A9A919BA4929291929292B5B5B5A4F5B5B5B5ADF5F5F5929291A39BF6AC92",
      INIT_2F => X"5151515151515151515151515151515151515151515151515151515191515151",
      INIT_30 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259999999",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_33 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_35 => X"A4A4A4A4A5A5A4A4A5A4A4A463A3A4A4A3A3A363A3A3A3A3A3A2A3A36362A262",
      INIT_36 => X"A4A36363A5A5A4A4A3A4A5A5A2A2A362A3A3A3A3A3A3A3A3A3A3A3A3A362A2A3",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A595A5A5A5A595A5A59595A5A5A5A595A5A625A635A5A5A",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A59A25A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"ADADADADADADADADADADADADADADADADA4ACADAD5A5A5AA35A5A5A5A5A5A5A5A",
      INIT_3A => X"625A5A625A5A625A6262625A5A5A5A5A5A5A5A625A5A5A625A5A5A5AADADADAC",
      INIT_3B => X"ADADADADADADADADADADADADADADADADADADADAD5A5A5AAC625A5A5A62625A62",
      INIT_3C => X"6464646464646464ADAD65ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"A4A4646464A46464A46464646464A464646464646D646464AD64AD656464646D",
      INIT_3E => X"A26262A2A2626262A565ADA3A5646464646464646364A4636363636364646464",
      INIT_3F => X"A3A3ACACA4A4A4A4A4A4ACA4A3A3A3A4A3A3A3A3A2A2A3A3A2A2A2A362625A62",
      INIT_40 => X"A4A46262A3A46464A2A2A2A2A3A3A3A26262A2A3A2A3A262ADA4A4A3ACADADAD",
      INIT_41 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACADADAD",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_43 => X"A4A46464A4A4A464A26263A3A3A2A2A3A2A3A2A3A2A3A3A2ACA3A3A3ADACA3A3",
      INIT_44 => X"63A352A35151515151515151515151515A5151515A5A5A595A5A5A5A64646363",
      INIT_45 => X"929292929292929292929292ADAD9B92929292AD929292929292ACA4A49B5292",
      INIT_46 => X"B5B5AC92B6F6F6B6B6B6F6F6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B592ADB5B5",
      INIT_47 => X"9292A391A392929292929192B5AD9B92F5B5B5B59AA3ACF59B92929292F6F6AD",
      INIT_48 => X"5151515151515151515151515151515151515151515151515151515191515151",
      INIT_49 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_4B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4C => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4E => X"A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A462A3A362A3A3A3A362A2A36262A2A362",
      INIT_4F => X"ADADADA4A5A4ADADA3A4ADADA3A3A3A3A2A2A2A3A3A3A3A3A3A3A2A3A3A2A3A3",
      INIT_50 => X"595A5A5A5A5A5A5A5A595959595A5A595A5A5A5A625A5A5A5A5A5A5AACA4A4A3",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59625A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADAD5AA3ACAD5A5A5A5A5A5A625A",
      INIT_53 => X"625A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5AADADADA4",
      INIT_54 => X"ADADADADADADADADADADADADADADADADADADADAD6262A3AD625A5A5A5A5A5A5A",
      INIT_55 => X"6464646464646464ADAD64ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_56 => X"646464A464646464A4A46464646464646464646465646464AD64AD6564646465",
      INIT_57 => X"A2626262A26262A26565A5AC646464646464646464646464646464646464A464",
      INIT_58 => X"ACA4A3A3ACADADACA4A4A4A4A4A4A4A4A3A3A3A3A3A3A3A3A2A262A2A26262A2",
      INIT_59 => X"A4A35AA3A4646464A2A2A3AC6262A262A3A3A3A2A3A2A2A2ADADACA2ACADADAD",
      INIT_5A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"64646464A4A4A4A4A2A2A3A4A3A2A2A2A2A3A3A3A3A3A3A3A3A3A3A2ADA3A3A3",
      INIT_5D => X"63A352AC515151515151515151515151515951515A5A5A5A5A5A5A5A6464635A",
      INIT_5E => X"ACA49B9292929BA492929292ADADAC929292ACAD9B9292929292ACACACAC9292",
      INIT_5F => X"B6B5B59BF6B6F6F6B6F6B6F6B6B6B6B6B6B6B6B6B5B5B6B6B5B5B5B5929BB5B5",
      INIT_60 => X"9291A391929292929292A3A3A39A9292A3ACACAC92929A9AF5A49A9292A4FEF6",
      INIT_61 => X"5151515151515151515151515151515151515151515151515151515191515151",
      INIT_62 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_63 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_64 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_65 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_67 => X"A4A4A4A3A4A4A4A4A4A4A4A4A3A363A3A362A3A3A3A3A3A3626262A26262A3A3",
      INIT_68 => X"A5A5A5A5A5A5ADA5A3A3ADA5A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A3",
      INIT_69 => X"595A5A5A5A5A5A5A62A25A595A595A595A5A5A5AA4A35A5AA4A4A4A4ADADA5AC",
      INIT_6A => X"A2A3A2A2A3A2A2625A5A5A5A5A5A5A5A5A5A59595A5A5A5A5A5A5A5A5A5A595A",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADADA4ACACAD5A5A5AA363A4A4A3",
      INIT_6C => X"62625A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5AADADADAC",
      INIT_6D => X"ADADADADADADADADADADADADADADADADADADADADA4ADADAD625A5AA35A5A5A62",
      INIT_6E => X"A464646464A464A4ADAD65ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6F => X"6464A4A464646464646464646464646464646464656464A4AD64AD6564646465",
      INIT_70 => X"A2A26262A3A262A2656565ACADADAD65ADADADADA4A5A5A5A4A4A4A464A464A4",
      INIT_71 => X"ADADACA3ACADADADACACACACA4A4A4A4A3A3A3A3A3A3A3A3A2A2A2626262A262",
      INIT_72 => X"A35A62ADA5ADADADA362A46562A3A3A3A362A262A2A3A3A3ADADACA3A3ACADAD",
      INIT_73 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_74 => X"ADACA4A3ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_75 => X"6464646463A4A4A4A3A2A262A4A3A3A3A2A3A3A3A2A2A3A2A3A3A3A2A3A3A3A3",
      INIT_76 => X"A3A39AAC5151515151515151515151515A5A51515A5A5A5A5A5A5A5A63635A5A",
      INIT_77 => X"B5B5ADA4929BADAD92929292ADADADA492A3ADADA49B92929292A4A4ACAC9292",
      INIT_78 => X"B5B5B5A4B6F6B6B6F6B6F6F6B6B6B6F6B6B6B6B6B5B5B5B6B5B5B5B59292ADB5",
      INIT_79 => X"92929A919292929292A4AD9A929292929292929292929292F6F5AD9B9292F6F6",
      INIT_7A => X"5151515151515151515151515151515151515151515151515151515191515151",
      INIT_7B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_7C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_7D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7E => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_16_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_16_sp_1 <= addra_16_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A4A363A3A4A4A4A4A3A4A4A4A3A3A3A3A362A3A3A3A3A3A3A362A2A3626262A3",
      INIT_01 => X"A5A5ADADACADADADA2A3ACACA3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A3",
      INIT_02 => X"5A5A5A5A595A5A5A5A5A625A595A5A5A5A5A5A5AADA46363ADADADADA5A5ADA5",
      INIT_03 => X"5A5A5A5A5A62625A5A5A5AA35A5A5A5A625A5A595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"ADADADACADADADADADADADADADADADADADADADADADACACAD63A3A3A4ACADADAC",
      INIT_05 => X"5A5A5A625A5A5A62625A5A5A5A625A5A5A5A5A625A5A5A5A5A5A5A5AADADADAC",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADAD62A3A4AD5A5A5A62",
      INIT_07 => X"646464646464A464ADAD65ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"ADA565A5ADADADADADADADADADADADADA5ADADAD6565A5A5AD65AD656464646D",
      INIT_09 => X"A25A6262ACA2A2A26565AD646464646564646464646464646564646465656565",
      INIT_0A => X"ADADADACADADADADACACACADA4A4ACACA3A3A3A362A3A3A3A2A2A2A262A26262",
      INIT_0B => X"A262AC65646464A4A3A2A464A3A4A4A4A2A262A3A3A2A3A3ADADADACA3A3ACAD",
      INIT_0C => X"A4ADADADADADACA3ADADADADADADADADADADADADADADADADADADADAD65A5A5AD",
      INIT_0D => X"A4A3A3A3ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0E => X"6464A46362A3A464A3A2A262ACA3A262A2A3ADADA3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_0F => X"A39B9BAC5151515151515151515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_10 => X"B5B5B5B5A3ADADB5A4929292ADADADADA4ADADAD9BADA4A39292A39AACAC9A92",
      INIT_11 => X"B6B6B5ADF6B6F6B6B6B6B6F6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B59B929AB5",
      INIT_12 => X"9292929192929292ACB5AD9A92929A9B92929292ACA39A92F6F6F6F59292ACF6",
      INIT_13 => X"5151515151515151515151515151515151515151515151515151515191515151",
      INIT_14 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_15 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599959",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_17 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_19 => X"6362A2A3A3636362A3A3A3A3A2A3A3A3A362A3A2A3A3A3A362A3A3A362A3A3A3",
      INIT_1A => X"A5ADADADA3A4A4A4A2A363636262A3A3A2A3A3A3A3A2A3A3A2A262A2A3A3A3A3",
      INIT_1B => X"5A5A5A5AA2A3A25A5A5A5A5A5A5A595AACA4635AADADADADADADADA5ADADADAD",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A62A35A5A5A5AA35A5A5A5A5A5AA35A5A625A5A5A5A5A",
      INIT_1D => X"ADADADA3ADADADADADADADADADADADADADADADADADACACADADADADAD63ACADAD",
      INIT_1E => X"5A5A5A5A5A5A5A5A625A5A5A625A5A625A5A62625A5A5A5A5A5A5A62A4ADA4A3",
      INIT_1F => X"ADADADADADADADADADADADADADADADADADADADADADADADADACADADAD5AA25AA3",
      INIT_20 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_21 => X"646464646564646464646464656565646565656565656565AD656D65ADADADAD",
      INIT_22 => X"A2A2626264A4A3626565A4A46464646564646464646464646464646464646464",
      INIT_23 => X"ADADADADADADADADACADADADA4ACACACA3A3A3A3A3A3A36362A2A2A362A2A262",
      INIT_24 => X"62A3ADADA4A4A4A362A3A4A4A4A4A4A3A2A2A3A4ACACA262ACACACACACA3A3A3",
      INIT_25 => X"5AA2ADADADAC62A264ADADADAD6464645C646465645C5C5CADA56464ADADADAD",
      INIT_26 => X"A3A3A3A3ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_27 => X"A4A35A5A62A3A4A4A2A2A262A5A4A3A3A3A3ADA5A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_28 => X"A35AA4AC5151515151515151515151515A5151515A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"B5B5B5B5ADADADB5ADADA4ACADADADADADADADAD92A4ADAD92929B9AACAC9B92",
      INIT_2A => X"B6B6B5B5F6B6F6B6B6B6B6F6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B5AD9B9BB5",
      INIT_2B => X"9292929192929292B5B5ADACA4ACACB5ACA4A3A3F5F5ADACF6F6F6F59B9A92F5",
      INIT_2C => X"5151515151515151515151515151515151515151515151515151515191515151",
      INIT_2D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_2E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259995959",
      INIT_2F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_30 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_32 => X"626262A2A3A2A362A2A3A2A362A3A3A3A362A2A363A3A2A36262626262626262",
      INIT_33 => X"ADA5ADADA363A3A4A3A3A3A3A2A2A3A3A3A2A2A3A2A362A2A2A3A3A2A3A3A3A3",
      INIT_34 => X"5A5A595A5A5A5AA362625AA2A3A35AA3ADADACA4ADADADADADADADADADADADAD",
      INIT_35 => X"5A5A5A5A5A5A5A5AA4A3A35AACA4A4ACACACA4A45AA3A4AC5A5A5A5A5A5A5A5A",
      INIT_36 => X"ADADAC62ADADADADADADADADADADADADADADADADACA4ACADADADADA45AA4ADAD",
      INIT_37 => X"625A5A5A5AA3A362625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6262625A5A",
      INIT_38 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD5A62A3AD",
      INIT_39 => X"65656565656565656465656565646464A5656565ADADADA5ADADADADADADADAD",
      INIT_3A => X"64646464A46464646464646464646464646464646564646465656D6565656565",
      INIT_3B => X"A4A3A3A46464A4A46565A4A4A4A4646564646464646464A46464646464646464",
      INIT_3C => X"ADADADADADADADADADADADADACACADADA3A3ACACA3A3A3A362A2A2A3A4A3A2A2",
      INIT_3D => X"A3ADADADA4A4A362A3A4A4A4A4A4A3A2A2A2A4A4ACACACA3A3A3A3A3ADADACA3",
      INIT_3E => X"A25AA4A4A4625A625B645C64AD63635BADADADA5ADADADADADADADADADADADAD",
      INIT_3F => X"A3A3A3A3ADADADADADADADADADADADADADADADADADADADADADADADADA464ADAD",
      INIT_40 => X"5B5A5A5A62626363A2626262A5A4A3A3A3ACADADA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_41 => X"A35AA4AC515151515151515151515151595151515A5A5A5A5A5A5A5A5A5A5B63",
      INIT_42 => X"B5B5B5B5ADADADB5ADADADADADADADADADADADAD9292ADAD9292929AACAD9B92",
      INIT_43 => X"B5B5B5F5F6F6B6B6F6F6B6F6B6B6B6B6B6B6B6B6B6B5B5B6B5B5B5B5B5ADADB5",
      INIT_44 => X"92929292A3929292B5B5B5ADB5B5B5B5F5B5B5B5F5F5F5F5F6F6F6F5A49292A4",
      INIT_45 => X"5151515151515151515151515151515151515151515151514951515191515151",
      INIT_46 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4B => X"A3A2A3A2A3A362A3A2A3A3A3A3A3A3A3626262A36262A2A262A362A3A26262A2",
      INIT_4C => X"ADADADA5A3A3A3A4A3A3A3A2A3A3A3A3A3A3A2A3A3A2A3A3A2A2A2A362A3A2A3",
      INIT_4D => X"5A5A5A5AA2A3A3A35A5AA3A3ADA45A5AADADADADADADADADADADADADADADADAD",
      INIT_4E => X"5A5A5A5A5A5A5A5AA35A5A5AADADADACA3ACADAD5A62A3A3A3A26262A262A3A2",
      INIT_4F => X"ADADA35AADADADADADADADADADADADADADADADADA3A3A4ADADADADA3A3ACADAD",
      INIT_50 => X"A35A5A5AA2625A5A5A5A62A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAC5A5AA3AD",
      INIT_52 => X"A5A565656565656564656565646464646564646465656565AD646464ADADADAD",
      INIT_53 => X"6464A464A4A464A4A4A4A464646464A4646464A465A4A464AD64AD6565656465",
      INIT_54 => X"64A4A46464646464AD65A564A4646465A464A464A4A464A4646464A464646464",
      INIT_55 => X"ADADADADADADADADADADADADACADADADACA4ACA4A3ACACACA2A3A3A364ACACA3",
      INIT_56 => X"ACADADADA4ACA262A4A4A4A4A3A3A2A3A3A2A2A3A3A3A4ACA3A3A3A2ADACA3A3",
      INIT_57 => X"6262A3A3A4A26262A3A3A363A4A363A3ADADADADADADADADADADADADADADADAD",
      INIT_58 => X"ACA3A3A3ADADADADADADADADADADADADACADADADADADADACADADADADA3A3ACAD",
      INIT_59 => X"5A5A5A5A625A5A5AA36363A2ADA4A4A3A3A3A4ACA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5A => X"A39AA4AC515151515151515151515151515A51515A5A5A5A5A5A5A5A5B63635B",
      INIT_5B => X"B5B5B5B5ADADADB5ADADADADADADADADADADADAD92929BAD9292929BACAD9B92",
      INIT_5C => X"B6B5B5F5B6F6F6B6F6F6F6F6B6B6B6B6B6B6B6B6B5B5B6B6B5B5B5B5B5B5B5B5",
      INIT_5D => X"9292929AAC929292B5B5B5ADB5B5B5B5F5F5B5B5F5F5F5F5F5F6F6F5AD929A9A",
      INIT_5E => X"5151515151515151515151515151515151515151515151515151515191515151",
      INIT_5F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_60 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259999999",
      INIT_61 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_62 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_64 => X"A3A2A2A2A2A362A3A3A362A362A262A3A26262626262A2A2A3A2A3A3A3A2A3A3",
      INIT_65 => X"ADADADA5A3A3A3A4A3A3A3A3A3A3A3A2A2A2A3A3A262A3A2A26262A2A2A3A2A2",
      INIT_66 => X"5A5AA2625A5A5A625A5A5A5AADA4625AADADADADADADADADADADADADADADADAD",
      INIT_67 => X"5A5A63AC5A5A5A5A5A5A5A5AACACA3625A62A3A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"ADAC625AADADADADADADADADADADADADADADADADA3A3A3ADADADACA3ADADADAD",
      INIT_69 => X"5AA3A3A35A5A5A5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"ADADADADADADADADADADADADA3A3A363ACA4A3A3A3ACADADACA46362A2A3A3AC",
      INIT_6B => X"6465656564646464646465656464645B6464646464646464ADAD6464ADADADAD",
      INIT_6C => X"A4A46464A46464A46464646464646464A464646465646464AD64AD65AD646465",
      INIT_6D => X"A5656565ADA5A5A5ADADADADADADADADA5ADADADADADADADA5ADADADA4A4A4A4",
      INIT_6E => X"ACA4A4A4ADADADACADADADADADADADADA4A4A4ACA4A4A4A4A4A4A4A46565A4A4",
      INIT_6F => X"ADADADADA4A3A2A3A4A4A4A4A3A3A3ACA3A262A2A2A262A3A3A2A2A2A3A3A3A3",
      INIT_70 => X"5A5A5A62A3A2A2A262A3A3A3A3A3A362ADADA3A3ADADADADADADADADADADADAD",
      INIT_71 => X"A3A3A3A3ADADADADADADADADADADADADACADADADACADA4A2A4A3A3A45A62A3A4",
      INIT_72 => X"5A5B63A362625A5AA4A4A4A3A4A4ACACA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_73 => X"A39BA4AC5151515151515151515151515A5951515A5A5A5A5A5A5A5A64645B5A",
      INIT_74 => X"B5B5B5B5ADADADADADADADADADADADADADADADAD929292A49292929BA3AD9A92",
      INIT_75 => X"B6B6B5F5B6F6B6F6F6B6F6F6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B5B5B5B5B5",
      INIT_76 => X"929291A3AD9B9292B5B5B5ADB5B5B5B5F5F5B5B5F5F5F5F5A4F6F6F5F59A9A92",
      INIT_77 => X"5151515151515151515151515151515151515151515151519A51515191515151",
      INIT_78 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7D => X"A3A2A2A3A3A3A2A3A3A3A3A3A2A262A36262A362626262626262A3A2A262A362",
      INIT_7E => X"ADADADADA3A3A3A4A3A3A3A3A2A3A3A3A3A3A2A36262A2A3A3A262A2A2A2A3A3",
      INIT_7F => X"625A5A5AA3A4A35AA3A35A62ADADACA4ADADADADADADADADADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(10),
      I5 => addra_16_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__109_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(16),
      I1 => addra(11),
      I2 => addra(13),
      O => addra_16_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595959595959595959595959",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_06 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_07 => X"5A5A5A5A5A5A5A5A5B63A3635B5B5B5B635B5B5B63A3A4A3A3A363635A5B6363",
      INIT_08 => X"5A5A5A5AA3A3635AA3A3A4A45B5B636352525A5A5B5A525A5B5A5A5A5A5A5A5A",
      INIT_09 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"5A5A5A5A5A5A5A5A5A5A625A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0E => X"62626262626262625A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"62626262A2A2626262A26262626262625A5A625A5A6262625A5A5A62625A6262",
      INIT_10 => X"62625A62626262626262626262626262A2626262A262A26262A262A262626262",
      INIT_11 => X"62A2626262625A62626262A26262A2A262A2A262A262626262A2A26262626262",
      INIT_12 => X"625A626262625A5A62626262626262626262A2626262A262A262626262626262",
      INIT_13 => X"625A6262625A5A626262626262625A625A6262626262625A6262625A5A5A6262",
      INIT_14 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A625A5A5A",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A5959595959595959",
      INIT_1C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_20 => X"5A5A5A5A635A5A5A636363A35B5B5A5B6363635BA3635A5B6363A3A45B63A3A3",
      INIT_21 => X"A4A4A363A3A3A4A45A5A5B5B525A52525A5A525A525A525A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"625A62626262626262A262625A625A5A5A625A5A625A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"6262A2A262A26262A26262A25A62626262625A5A626262625A5A5A6262626262",
      INIT_29 => X"A2625A62A2626262A262625A626262626262A262A262A26262A262A262626262",
      INIT_2A => X"6262626262626262626262A2A262A2A262A262626262626262626262A262625A",
      INIT_2B => X"5A625A62625A625A626262626262A262626262626262626262626262A2626262",
      INIT_2C => X"5A5A5A625A5A5A5A6262625A62625A625A5A6262626262626262625A62626262",
      INIT_2D => X"5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A625A5A5A625A5A5A5A5A5A5A62625A5A",
      INIT_2E => X"5A5A5A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A595A5A5A5A5A5A",
      INIT_33 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_34 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A595959595959595959",
      INIT_35 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_39 => X"5A5A5B5BA35B5A5A5A5B5B635B5A5A5A5A5B5B5B5B63635BA363636363A46363",
      INIT_3A => X"5B63A3A452525A5A5252525252525252525252525A5A52525A5B5A5A5B5A5A5A",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5AA4A4A3A3",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A",
      INIT_40 => X"62625A625A626262A262625A5A5A625A5A625A625A5A5A5A625A5A5A5A625A5A",
      INIT_41 => X"62A2626262A2A262626262A2626262626262626262625A625A626262625A6262",
      INIT_42 => X"6262A262626262A26262626262A262A26262A2A262626262A26262A262626262",
      INIT_43 => X"626262626262626262A26262A2626262626262A2626262A2626262626262A262",
      INIT_44 => X"6262625A62626262626262626262625A5A62A262A2626262626262626262A2A2",
      INIT_45 => X"5A5A5A5A5A5A5A5A62625A5A62625AA25A5A62625A625A626262625A625A6262",
      INIT_46 => X"626262625A5A5A625A625A5A5A625A5A5A625A5A5A5A5A5A5A625A6262625A62",
      INIT_47 => X"5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A625A5A625A5A5A5A6262626262625A",
      INIT_48 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A595A5A",
      INIT_4C => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A5959595959595959",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_51 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_52 => X"5A5A5B5B63635A5A5B6363635A5A5A5A5B5B5B5A5B5B5A5A635B5B636363A363",
      INIT_53 => X"525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5B5A5B5B635B63635B635B5B5B5B",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A3635A5A5B63A3",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"62626262625A625A6262625A626262A2625A6262625A5A5A5A5A5A5A5A5A5A62",
      INIT_5A => X"A262626262626262626262626262A262626262626262A2626262626262626262",
      INIT_5B => X"626262A25A626262A262626262A26262A2A2A2A2A2A26262A2A262A2625A62A2",
      INIT_5C => X"A2A2A2A262A262A262A2A2A26262626262A262A2A262626262A2A2626262A262",
      INIT_5D => X"6262625A626262626262626262626262626262626262626262A26262A262A2A2",
      INIT_5E => X"626262625A626262625A5A6262625A62626262625A62625A62625A5A625A6262",
      INIT_5F => X"5A5A5A5A5A5A5A5A6262626262625A625A5A5A5A5A5A5A5A5A625A5A5A5A5A5A",
      INIT_60 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A625A",
      INIT_61 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A5959595959595959",
      INIT_67 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A25A5A5A5A",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6B => X"5A5A5B5B6363635A5A5B63635A5A5A5A5A5A5A5A5A5A5B5B5B5B5B5A6363635B",
      INIT_6C => X"6363635B5B6363635B635B6363635B5BA463635B63A3A4A46363636363636363",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A6363A3A45B5B5B63",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_71 => X"5A625A5A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A625A5A5A5A5A5A",
      INIT_72 => X"62625A625A62626262625A5A6262626262626262A26262A26262A2625A5A5A62",
      INIT_73 => X"626262A2626262626262626262A26262A26262626262625A6262626262626262",
      INIT_74 => X"A2A2A26262626262A26262A262A2A2A26262A262A2A2A2A2A2A2A2A2626262A2",
      INIT_75 => X"62A2A2A262A2A2A2A262A2626262A262A262A2A262A26262626262A262626262",
      INIT_76 => X"626262626262A2A2A2A262625A6262626262626262A262626262A2626262A262",
      INIT_77 => X"5A625A6262626262625A5A5A62626262626262626262626262626262A2625A62",
      INIT_78 => X"5A625A5A5A5A5A625A5A5A5A5A625A5A62625A625A62625A5A5A5A5A5A625A5A",
      INIT_79 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A625A5A626262",
      INIT_7A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A5959595959595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5AA3ACAD5A5A5A5A5A5A5A5A63625A5AA3625A5A5A5A63635A5A5A5A5A5A5A5A",
      INIT_01 => X"ADA35A5AADADADADADADADADADADADADADADADADACA3A3ACADADACA3ADADADAD",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5AA25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"ADADADADADADADADACADADAD5A5A5A5A5A5A5A5A625A5A5A5A625A5A625A5A62",
      INIT_04 => X"65646565646464646464656564A564646464646463646464ADAD6464ADADADAD",
      INIT_05 => X"ADADADADADADADADADADADADADADADADADADADADADADADADAD65AD65AD656565",
      INIT_06 => X"646464646464655CA56565646464646564646464646464646565656465656565",
      INIT_07 => X"A4A4A4A3ADADADACADADADADACADADADA4A4A4ACA4A4A4A464A4A4A4646564A4",
      INIT_08 => X"A4A5ADADA3A2A2A46464A4A4A3A4A4A4A2626262A2A2A3A2A3A3A3A2A3A3A3A3",
      INIT_09 => X"5A5A5A5AA3625A625AA2A3A3A3626262ADA36262ADADADADADADADADADADADAD",
      INIT_0A => X"A3A3A3A3ADADADA3ADADADADADADADADA262A3AD62A25A6262625A62625A5A5A",
      INIT_0B => X"A4A46464625AA3A4A4A4A4A363A3A4A4A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_0C => X"A39BA4A45151515151515151515151515A5A59515A5A5A5A5A5A5A5A64635A5A",
      INIT_0D => X"B5B5B5B5ADADADB5ADADADADADADADADADADADAD9292929B9292929B92AD9292",
      INIT_0E => X"F6B6B5F5F6F6B6F6F6F6B6B6B6B6B6B6B6B6B6B6B5B5B5B6B5B5B6B6B5B5B5B5",
      INIT_0F => X"929291ACADA39292B5ADB5ADB5B5B5B5F5F5B5B5F5F5F5F59AF5F6F5F69B9A9A",
      INIT_10 => X"515151515151515151515151515151515151515151515151A251515191915151",
      INIT_11 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_14 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_16 => X"6262A362A3A3A3A2A2A3A3A3A2A2A2626262A26262A26262A3A3A2A3A262A3A3",
      INIT_17 => X"ADADADADA3A2A2A3A3A3A3A2A3A3A3A3A3A2A2A3A2A2A2A3A2A2A262A2A2A2A2",
      INIT_18 => X"5A5A5A5AADADADA3ADADA4ACADADADADADADADADADADADADADADADADADADADAD",
      INIT_19 => X"A4ADADAD5A5A5A635A5A5A5AA35A5A5AADACA3A3A4ACADAD5A5A5A635A5A5A5A",
      INIT_1A => X"A45A5A5AADADADADADADADADADADADADADADADADACA3A3A3ADADADADADADADAD",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"ADADADADADADADAD62635BAC5A5A5A5A5A5A625A5A5A625A5A5A5A5A625A625A",
      INIT_1D => X"ADADADADADADADADADADAD6DA565A5AD65ADADAD64646465ADAD6464ADADADAD",
      INIT_1E => X"646464646464646464646464646464646565656565656565AD65AD656D6D656D",
      INIT_1F => X"6464A46464646464AD65AD646464646564646464646464646464646464646464",
      INIT_20 => X"A4A3A3A3ADADADA4ADADADADA4ADADADA4A4A4A4A4ACA4A4A4A4A4A464A4A464",
      INIT_21 => X"A464ADAD62A2A3A464A4A4A3A2A4A4A4A3A2A2A2A2ACACACA3A3A262A3A3A3A3",
      INIT_22 => X"625A5A5A5A5A6262625A625A6262A262AD626262ADADADADADADADADADADADAD",
      INIT_23 => X"A3A3A3A3ADADACA3ADADADADA3A4ADAD5A5A5A63625A5A5A5A5A5A5A5A5A6262",
      INIT_24 => X"A464646463A4A4A4A4A4A362A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_25 => X"A39BA4A45151515151515151515151515A5959515A5A5A5A5A5A5A5A64645A5A",
      INIT_26 => X"B5B5B5B5ADADADB5ADADADADADADADADADADADAD929292929292929B52AC9292",
      INIT_27 => X"B6F6B5F5F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6B6B6B6B6B5B5B6B5B5B5B5B5",
      INIT_28 => X"929291ACADAC9292AC9BB5ADB5B5B5B5F5F5B5B5F5F5F5F592ACF6F5F6A49A9A",
      INIT_29 => X"515151515151515151515151515151515151515151515151A251515192515151",
      INIT_2A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_2B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_2C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2D => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2F => X"A262A2A2A3A26262A2A262A2A2A3A26262A262A2A3A3A3A3A3A3A3A362A362A3",
      INIT_30 => X"ACADADADA3A3A3A3A3A2A3A3A2A3A3A3A3A2A2A2A362A2A2A3A3A3A3A3A262A3",
      INIT_31 => X"635A5A5AADADADA4ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"ADADADADA4ACACACACA3A3A3A4A4A4ACADADADACADADADAD63A4ACAD5A5A5A5A",
      INIT_33 => X"626362A3ADADADA4ADADADADADADADADA4ADADADA3A3A3A3ADADACA3ADADADAD",
      INIT_34 => X"5A625A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"ADADADADADADADAD6262A3AD5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A5A5A",
      INIT_36 => X"65656565656565655C6465656464645C6464646465646464ADAD64A5ADADADAD",
      INIT_37 => X"6464646464646464646464646464646464646464656464646565AD6565656565",
      INIT_38 => X"64646464646464646564A464A4646465646464A464A464A46464646464636364",
      INIT_39 => X"ACACACACADADADACADADADADACADADADA4A4A4A4A464A4A46464646464A464A4",
      INIT_3A => X"A464ADADA262A464A4A4A3A2A2A3A4A4A4A4A3A2ACACA4A4ACACA4A4ACACACAC",
      INIT_3B => X"625A5A5A62626262625A6262A2626262AD6362A2ADADADADADADADADADADADAD",
      INIT_3C => X"A3A3A3A3ADADA4A3ADADADADA3ADADAD5A5A5A625A5A5A5A625A5A625A625A62",
      INIT_3D => X"64646464A4A4A464A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3E => X"A3A3A49A5151515A51515151515151515A5A5A515A5A5A5A5A5A5A5A64645B5A",
      INIT_3F => X"B5B5B5B5ADB5ADB5ADADADADADADADADA4B5ADAD929292929292929B52929292",
      INIT_40 => X"F6B6B5F5F6F6F6F6B6B6F6F6B6B6B6F6B6B6B6B6B6B6B6B6B5B5B6B6B5B5B5B5",
      INIT_41 => X"929292ACADA49292A492ADADB5B5B5B5F5F5F5B5F5F5F5F5929BF6F5F6F59A9A",
      INIT_42 => X"515151515151515151515151515151515151515151515151A351515192919A51",
      INIT_43 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_44 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_45 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_48 => X"626262A262626262A2A26262A3A3A3A3A36262A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_49 => X"A4ADADADA3A3A3A3A3A3A3A3A3A2A2A3A3A2A2A2A3A2A2A2A3A3A3A36262A3A2",
      INIT_4A => X"ACACA35AADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"ADADADADADADADADADADADADADADADADADADADADADADADADACADADAD5A5A5A5A",
      INIT_4C => X"A35A5A5AACACACA3ADADADACADADADADA3ADADADA3A3A3A3ADA4A3A3ADADADAD",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A62A2625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA25A5A5A",
      INIT_4E => X"ADADADADADADADAD5A62ACAD5A5A5A5A5A5A5A5A5A5A5A5A5A5AA25A5A5A5A5A",
      INIT_4F => X"AAAAAAABE9A9AAAAE8E8E9E9E9E8E8E8A1A9A9E9A2A2A2A2ADACA3A2ADADADAD",
      INIT_50 => X"646464646464646464A46464A4A4A464A46464646464A464AD64AD65ACA46565",
      INIT_51 => X"A4A4A4A4A4A4A5A4A565ADA4A4A4A46564A4A4A464A464646464646464646463",
      INIT_52 => X"ADADADADADADADADADADADADADADADADA464A4A56464A4A4A4A464A4A4A4A4A4",
      INIT_53 => X"A464ADAD62A4A464A4A4A36262A2A4646464A4A3A4646464ADADACACADADADAD",
      INIT_54 => X"5A5A5A5A5A625A625A62625A62625AA2ADA35A62ADADADADADADADADADADADAD",
      INIT_55 => X"A3A3A3A3ADACA3A3ADADADADADADADAD625A62A35A5A5A625A5A5A5A62A25A5A",
      INIT_56 => X"64646464A4646464626262A3A3A3A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_57 => X"A3A3A4525151515B51515151515151515A5A5A5A5A5A5A5A5A5A5A5A6464635A",
      INIT_58 => X"B5B5B5B5ADADB5B5ADADADADADADADADA3ADADAD9292929292929A9B52929292",
      INIT_59 => X"F6B6B5F5F6F6F6B6F6F6F6F6B6F6F6F6B6B6B6B6B6B6B6B6B5B6B6B6B5B5B5B5",
      INIT_5A => X"929292ACADA392929B92ACB5B5B5B5B5F5F5F5B5F5F5F5F59292F5F5F6F69A9A",
      INIT_5B => X"515151515151515151515151515151515151515151515151A3515151A3519AA3",
      INIT_5C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_5E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5F => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_61 => X"62626262626262A2A3A3A2A2A3A3A3A3A3A3A2A3A3A362A3A3A3A3A3A3A3A362",
      INIT_62 => X"A4ADADADA3A3A3A3A3A3A3A3A2A2A3A3A262A2A2A3A2A3A2A3A3A3A362A2A2A3",
      INIT_63 => X"ADADA45AADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_64 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACADADAD5A5A5A5A",
      INIT_65 => X"5A5A5A5A5A5A5A5AADADAC62ADADADADA3A3ADADA3A3A3ACADA3A3A3ADADADAD",
      INIT_66 => X"5A5A625A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A",
      INIT_67 => X"ADADACA3ADADADAD5A63ADAD5A5A5A5A5A5A5A5A5A5A5A5A6262625A5A5A625A",
      INIT_68 => X"E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E8E8E0E0E0E0A0A0A0A0A3A2A1A0",
      INIT_69 => X"A464A4A4A4A4A4A46464646464646464A4A46464ACA4A464E9AAABABF0F0F0F0",
      INIT_6A => X"6464646464646564ADAD656464646465A4A464A464A4A4A465A4A4A4A4A464A4",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADADA5A5A5AD64A5A5656464A4A5",
      INIT_6C => X"6464ADA4A3A4A4A4A4A3A262A262A3ADADADADA4ADADADADADADADADADADADAD",
      INIT_6D => X"62625A5A5A6262625A6262A25A625AA2ADADA262ADADADADADADADADA4ADADAD",
      INIT_6E => X"A3A3A3A3ADACA3A3ADADADADADADADAD5A62A4AD5A5A5A5A5A5A5A5AA25A5A5A",
      INIT_6F => X"64646464A4A46464A2A25AA4A3A3A3A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_70 => X"5AA4A4525151516351515151515151515A5A5A595A5A5A5A5A5A5A5A6464635A",
      INIT_71 => X"B5B5B5B5ADADB5B5ADADADADADADADAD9BADADAD929292929292A3A352929292",
      INIT_72 => X"B6F6B5F5F6F6F6F6F6F6F6F6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5",
      INIT_73 => X"929292ACAD9B929292929AACB5B5B5B5F5F5F5B5F5F5F5F59B92A3F5F6F69B9A",
      INIT_74 => X"515151515151515151515151515151515151515151515151A3515151AC9AA3A3",
      INIT_75 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_76 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_78 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7A => X"62626262A2626262A3A3A3A2A3A3A3A362A362A3A362A3A3A3A362A3A3A3A363",
      INIT_7B => X"A3ADADADA3A3A3A3A3A3A3A3A3A262A36262A3A2A3A2A2A3A362A3A262A3A3A2",
      INIT_7C => X"ADADADA3ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADADADA4ADADAD5A5A5A5A",
      INIT_7E => X"5A5A5A625A5A5A5AADADA35AADADADADACA3A4ADACA3A3ADADA3A3A4ADADADAD",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__108_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"98989898ACACA3995AA3ADAD5A5A5A5A5A5A5A5A5A625A5A5AA25A5A5A5A5A5A",
      INIT_01 => X"E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E8E0E0E0E0A0E0E0E0A0A0A0A09898A0A0",
      INIT_02 => X"64646565646464646464646464646464ABA4A464F0F0F0EAF0F0F0F0E8E8E8F0",
      INIT_03 => X"64646464656564646565656565A56565656565A565656565656565A565656465",
      INIT_04 => X"ADADADADADADADADADADADADADADADADA5A5A5ADA5A5A5A56565656564646464",
      INIT_05 => X"ADADAC62A4ADADADABA262A2A262A3ACADADADA4ADADADADADADADADADADADAD",
      INIT_06 => X"5A5A5A5A5A5A5A5A625A5A5AA2A25A62ADADA35AADADADADADADADAD5AA3ADAD",
      INIT_07 => X"A3A3A3A3ACA3A3A3ADADADADADADADAD63ACADAD5A5A5A5A5A5A5A5A5A5A595A",
      INIT_08 => X"64646464A4A46464A2A3A4A4A2A2A2A2A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_09 => X"52A4A352515151A351515151515151515A5959515A5A5A5A5A5A5A5A6464635A",
      INIT_0A => X"B5B5B5B5ADB5B5B5ADADADADADADADAD9AADADAD929292929292A4A452929292",
      INIT_0B => X"B6B6B5B5F6F6F6B6F6F6F6F6B6B6B6B6B6B6F6B6B6B6B6B6B6B6B6B6B5B5B5B5",
      INIT_0C => X"929292ACA49292929292929BB5B5B5B5F5F5F5F5F5F5F5F5AC9292F5F6F69B92",
      INIT_0D => X"515151515151515151515151515151515151515151515151A35A5151ACACACA3",
      INIT_0E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_13 => X"6262A2A3A3A26262A3A2A3A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A362A3",
      INIT_14 => X"A3A4ADADA3A3A3A3A3A3A3A3A362A2A262A2A3A262626262A3A3A3A2A262A3A3",
      INIT_15 => X"ADADADA4ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"ADADADADADADADADADADADADADADADADADADADADADADADADA4ADADAD5A5A5A5A",
      INIT_17 => X"5A5A5A5A5A5A5A5AADAD625AADADADADADADACADA3A3A3ACACA3A3ACADADADAD",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA25A5A",
      INIT_19 => X"98989898989898985A9A98985A5A625A5A5A5A6262625A5A5A625A5A5A625AA2",
      INIT_1A => X"E8E8E8E8E8E8E8E8E0E0E8E8E0E0E0E0E0E0E0E0A0E0E0E0989898A098989898",
      INIT_1B => X"646464646464646464646464EA646464F0F0F0F0F0F0F0F0E8E8F0F0E8E8E8E8",
      INIT_1C => X"A464A4A4ADA56464ADADADADADADADADA5ADA5A5A5A5A5A56565656564646565",
      INIT_1D => X"A463A464A4A3A4A464A4A4A4A4A4A4A4646363A464646364A464A464A4A4A464",
      INIT_1E => X"ADA45A62A4ADADAD62A2A2A3A362A2A3ADADADADADADADADA4ACADACA4A464A4",
      INIT_1F => X"595A5A5A5A5A5A5A625A5A5AA35A6262ADADADADADADADAD6565ADAD625AA3AC",
      INIT_20 => X"A3A3A3A3A3A3A3A3ADADADA4ADADADADACADADAD5A5A62A35A5A5A5A5A5A5A5A",
      INIT_21 => X"6464A464A4A4646462A3A4A4A2A2A2A3A2A2A2A2A3A3A2A2A3A3A3A3A3A3A3A3",
      INIT_22 => X"52A49B52515151A351515151515151515A5959515A5A5A5A5A5A5A5A64A35A5A",
      INIT_23 => X"B5B5B5B5ADB5B5B5ADADADADADADADAD92ADADAD929292929292A4AC52929292",
      INIT_24 => X"B5F6B5F5F6B6F6B6B6F6F6F6F6F6B6F6F6F6F6F6B6B6F6B6B6B6B6B6B5B5B6B6",
      INIT_25 => X"929292A39292929292929292B5B5B5B5F5F5F5B5F5F5F5F5AD9A92ADF6F6A492",
      INIT_26 => X"515151515151515151515151515151515151515151515151A3A25151ACACACA3",
      INIT_27 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2A => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2C => X"626262A2A3A26262A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A363A3A362A3A362",
      INIT_2D => X"A3A3A4ADA2A3A2A3A262A2A2A2A262A3A2A2A2A3A26262A2A3A3A3A3A2A3A3A3",
      INIT_2E => X"ADADADACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2F => X"ADADADADADADADADADADADADADADADADADADADADADADADADA3ADADAD5A5A5A5A",
      INIT_30 => X"5A5A5A5A5A5A5A5AADAD625AADADADADA4ACADADA3A3A3A3A3A3A3A3ADADADAC",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62A35A5A5A5A",
      INIT_32 => X"9898989890909098909090905A999090625A5A625A625A5A5A5A5A62625A5A5A",
      INIT_33 => X"E8E8E8E8E0E0E8E8E0E0E0E0E0E0E0E0E0E0E0E0989898A09898989898989898",
      INIT_34 => X"64646464646464A4EAA46464F0F0F0F1F0F0F0F0E8E8F0F0E8E8E8E8E8E8E8E8",
      INIT_35 => X"5B6363635B6363635A5A635B5B5B5B5A5B5B5B5A5B5B5B636363636364646464",
      INIT_36 => X"A3A36363A3A3A3A3A3A3A3A3A363A3A363A3A3A3636263635A626262635A5A62",
      INIT_37 => X"A26262A26363A4A362A2A2A3A362A2A25AA3A3A3625A5A6263626362A3A363A3",
      INIT_38 => X"5A5A5A5AA25A5A5A5A5A5A59ACA35AA2ADADADADADADADADADADADAD626262AC",
      INIT_39 => X"A3A3A3A3A3A3A3A3ADADACA3ADADADADADADADAD5A62A4AD5A5A595A5A595A5A",
      INIT_3A => X"646464645AA3A4A462626363A3A3A3A2A2A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_3B => X"5AA49B52515151A351515151515151515A5A59515A5A5A5A5A5A5A5AA45B5A5A",
      INIT_3C => X"B5B5B5B5ADB5B5B5ADADADADADADADAD92ACADAD929292929292A4AD52929292",
      INIT_3D => X"B5B6B5F5B6F6F6F6F6F6B6F6F6F6F6B6F6F6F6F6B6B6B6F6B6B6B6B6B5B5B5B6",
      INIT_3E => X"929292929292929292929292B5B5B5B5F5F5F5B5F5F5F5F5A4AC92A4F6F6AD92",
      INIT_3F => X"515151515151515151515151515151515151515151515151A3A35151ACACACAB",
      INIT_40 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_45 => X"A3A2A2A2A36262A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A362A362",
      INIT_46 => X"A3A363ACA2A3A3A3A2A2A2A3A2A262A2A262A2A2A362A2A2A3A3A3A3A2A3A3A3",
      INIT_47 => X"ADADADACADACACADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"ADADADADADADADADADADADADADADADADADADADADADADADAD5A63ADAD62A362A3",
      INIT_49 => X"5A5A5A5A5A5A5A5AADAC5A5AADADADA3A3A3ADADA3A3A3A3A3A3A3A3ADADA3A3",
      INIT_4A => X"5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A63A3A3635AA3A3625A5AA35A",
      INIT_4B => X"90909090909090909191919091919191629A92915A5A5A5A5A625A5A5A5A5A5A",
      INIT_4C => X"E0E8E8E8E0E0E0E0E0E0E0E0E0E0E0E09898D8E0989898989898989890989898",
      INIT_4D => X"5A5A5A5AAA5A5A5AF0F0F0A9F0F0F0F0F0F0F0F0E8E8E8E8E8E8E8E8E8E8E8E8",
      INIT_4E => X"5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3A3A3625A62625A6262625A5A5A5A",
      INIT_50 => X"625A5A5AA3A3A362A2A2A3A2A3A2A2A2A3A3A2A2A2625A62A2626262A362A2A2",
      INIT_51 => X"5A5A5A5A5A5A595A5A5A5A5A63A3625A6464A4A463636364636363635A62A2AC",
      INIT_52 => X"A3A3A3A3A3A3A3A3ADADACA4ADADADADADADADADA3ACADAD5A5A5A5A5A5AA25A",
      INIT_53 => X"6363A363625A5BA36262625AA2A2A2A2A2A2A2A2A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_54 => X"9BA49B52515151A451515151515151515A5A595A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"B5B5B5B5ADB5B5B5ADADADADADADADAD92A3ADAD9B9292929292A3AD52929292",
      INIT_56 => X"F6F6B5B5F6B6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6B5B5B5B6",
      INIT_57 => X"92929291929292929A929292B5B5B5B5F5F5F5F5F5F5F5F59BF5929AF6F6F69A",
      INIT_58 => X"515151515151515151515151515151515151515151515151A3A35151ACACACAB",
      INIT_59 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5E => X"A2A2A2A3A262A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A362A362A362",
      INIT_5F => X"A3A3A3A4A2A3A2A2A3A2A2A2A2A26262A2A2A2A362A2A2A2A2A2A2A3A2A3A3A3",
      INIT_60 => X"ACACA363A36262A4ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_61 => X"ADADADADADADADADADADADADADADADADADADADADADADADAD5AA3ADAD5A5A5A5A",
      INIT_62 => X"5A5A5A5A5A5A5A5AADAC5A5AACACACA3A3A3A3ACA3A3A3A3A3A3A3A3ADACA3A3",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A3A35A5A5A5A62A3",
      INIT_64 => X"91919090929191919292929292929292929292925A5A9A9A5AA25A625A5A5A5A",
      INIT_65 => X"E0E0E0E0E0E0E0E0E0E0E0E0D8D8D8E0989898D8989898989090989890909090",
      INIT_66 => X"A1595A5AF0F0F1A1F0F0F0F0F0F0F0F0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8",
      INIT_67 => X"5A5A5A5AA25A5A625A5A5A5A5A5A5A5A59595A5AA2A25A595A5A5A625A5A5A5A",
      INIT_68 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3A3626262A25A5A5A5A",
      INIT_69 => X"62625A5A6262A25A62A2A3A3A2A262A2A26262A2A2A3A3A3626262A2A3626262",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5AA3A35A5AA3A3A3A35A626262626262625A62A2A3",
      INIT_6B => X"A3A3A3A3ADA3A3A3ADADADADADADADADADADADADACADADAD5A62A3A45A5A5A5A",
      INIT_6C => X"5A5A5A5A5A62625A6262A25AA3A2A2A3A2A3A2A2A2A2A2A3A3A3A2A2A3A3A3A3",
      INIT_6D => X"A3A49B5251515AA451515151595A5151595959595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6E => X"B5B5B5B5ADB5B5B5ADADADADADADADAD929BADADAC92929292929BAD92929292",
      INIT_6F => X"F6B6B5F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6B6B6B6B6B5B5B5B6",
      INIT_70 => X"9292929292929292A3929292B5B5B5B5F5F5F5B5ADF5F5F59BF59B92F6F6F69B",
      INIT_71 => X"515151515151515151515151515151515151515151515151A3A35151A3ACACAB",
      INIT_72 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_73 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_75 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_77 => X"A2A2A2A2A262A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A363A36262A3A362",
      INIT_78 => X"A3A3A3A3A2A2A2A2A2A2A3A3A26262A2A3A2A2A2A2A262A3A2A2A3A3A2A3A2A3",
      INIT_79 => X"625A5A5A5A5A5A5AACA4A4A3A4A4ACADADADADACADADADADADADADADACADADAD",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADA3A3ACADA2A4ADAD5A5A5A5A",
      INIT_7B => X"5A5A5A5A5A5A5A5AACA45A5AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACA4A3A3",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5AA35A5A5A5A5A5A5A5A",
      INIT_7D => X"92929292929292929292929293929292939393939A9292935A625A9A5A5A5A5A",
      INIT_7E => X"E0E0E0E0E0E0E0E0D8D8D8E0D8D8D8D898989898909090989090909091919191",
      INIT_7F => X"F0F0A1A2F0F0F0F0F0F0F0F0E8E8E8F0E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(10),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"62A2625A5A62625A5A5A5A625A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A59",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3A3A3A262A2A3625A62A2A25AA262",
      INIT_02 => X"5A5A5A5A5A5A625AA2A2A3A2A26262A2A2A262A2A3A3A262A2A26262A3A3A2A2",
      INIT_03 => X"5A5A625A62625A5A5A5A5A5AA3A3595AA3A26262A3A3A3A3A3A3A3A35A5A5AA3",
      INIT_04 => X"A3A3A3A2ADA4A3A3ADADADADADADADADACADADADACACACACA2A3ABA35A5A6262",
      INIT_05 => X"5A5A5A5A6262625AA262A262A2A2A3A3A2A2A2A2A3A3A3A3A3A3A2A3A3A3A3A3",
      INIT_06 => X"A3A49A5251515AA451515151515A51515A5A59595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"B5B5B5B5B5B5B5B5ADADADADADADADAD9292A4ADADA4929292929BAD92929292",
      INIT_08 => X"F6B6B5F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B5B5B6B6",
      INIT_09 => X"9292929292929292AC929292B5B5B5B5F5F5F5F5A4F5F5F59AF5AC92F6F6FE9B",
      INIT_0A => X"515151515151515151515151515151515151515151515151A3A35151A3ACACAB",
      INIT_0B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0E => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_10 => X"A3A3A2A3A262A2A2A3A3A3A3A363A3A3A3A362A3A362A2A2A3A362A3A3A362A3",
      INIT_11 => X"A3A3A3A3A2A3A3A3A2A3A2A36262A2A2A262A2A2A2A262A3A2A3A3A3A2A2A3A3",
      INIT_12 => X"595A5A5A5A5A5A5A5A625A5A5A5A5AA3ADADA463ADADADADADADADADA4ADADAD",
      INIT_13 => X"ADADACA3ADADADADADADADADADADADAD6363A4AD5A5A5A6362A4ADA45A5A5A5A",
      INIT_14 => X"5A5A5A5A5A5A5A5AA3A35A5AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5AA35A5A5A5A5A5A5A5A",
      INIT_16 => X"9292929293939393939393939393939393939393939393935A9A93935A5A625A",
      INIT_17 => X"E0E0E0E0D8D8E0E0D8D8D8D89898D8D890909098919190909292919192929292",
      INIT_18 => X"F0F0F0F0F0F0F0F0E8F0F0F0E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E8E0E0E0E0",
      INIT_19 => X"62625A5AA2A2A2A2625A5A625A5A5A5AA2A2A262A2A2A2A259A2A2A2F0A259A2",
      INIT_1A => X"ACACACACA3A3A3ACA3A3A3A3A3A3A363A362A3A3626262A35A5A5A5AA262625A",
      INIT_1B => X"625A5AA25A5A5A5AA262A259626262A2A2A2A262A2A2ABA2A2A262A2ACACACA2",
      INIT_1C => X"A3A3A3A3ACACACA4A4ADADADA3A3A3A45A5A5A5AA2625A5A5A62A26262A25AA2",
      INIT_1D => X"A3A3A3A3ADACA3A3ADADADADADADADADA3A3ADADA3A3A3A3A3A3A3A3A3ABABA3",
      INIT_1E => X"5A5A5A5A5A62625A6262A3A2A2A2A25AA2A3A3A3A3A3A3A3A2A3A3A3A2A3A3A3",
      INIT_1F => X"A3A49A5251515AA451515151595951515A5A59595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"B5B5B5B5B5B5B5B5ADADADADADADADAD929291ADADADA49292929BAD92929292",
      INIT_21 => X"F6F6B6F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6B5B6B6B6",
      INIT_22 => X"9292929292929292AC929292B5B5B5B5F5F5F5B59BF5F5F592F5F69AF6F6FEA4",
      INIT_23 => X"515151515151515151515151515151515151515151515151A3A359519AACACAC",
      INIT_24 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599959",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_29 => X"A2A2A3A2A2A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A362A363A3A3A362A3",
      INIT_2A => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A262A3A26262A26262A2A2A2A3A3A2A3A3",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AADAD625AADADADADADADADADA4ADADAD",
      INIT_2C => X"ADACA3A3ADADADADADADADADACADADAD5A5A5A635A5A5A5A5AA4AD635A5A5A5A",
      INIT_2D => X"5A5A5A5A5A5A5A5A625A5A5AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2E => X"5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A5A5A5A625A595A5A5A5A5A5A",
      INIT_2F => X"939393939393939393939393939393939393939393939393939393935A629A93",
      INIT_30 => X"D8D8E0E0D8D8D8D898D8D8D89090909891919190929292919292929293939392",
      INIT_31 => X"F0F0F0F0F0F0F0F0E8E8E8E8E8E8E8E8E8E8E8E8E0E0E8E8E0E0E0E0E0E0E0E0",
      INIT_32 => X"595A5A5A5959595A5A5A5A5A5A59595A5A59595A59595A5A595A5959F0F0F0A9",
      INIT_33 => X"A3A3A3A3A3ACACA3A3A3A3A3A3A3A3A3A26262A3A262A2625A5A625A5AA25A5A",
      INIT_34 => X"5A5A62625A595A5A62A25A5A62625A62A3A2A25A5A62A2A3A3A3A2A2A3A3A3AB",
      INIT_35 => X"ADADADACADADADADADADADADA262ADAD5A5AA3A35A625A5A62A2A26262A2625A",
      INIT_36 => X"A3A3A3A3ADADA3A3ADACACADADADADADA3A3ACADA3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_37 => X"5A5A5A5A62625A5AA2A3A2A2A2A2A3A2A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_38 => X"A3AC9B52515163A351515151595951515A5A5A595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"B5B5B5B5B5B5B5B5ADADADADADADADAD9A9292ADADADADAC9292A3AD52929292",
      INIT_3A => X"F6F6F6F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B5B5B5B6",
      INIT_3B => X"9292929292929292B5929292B5B5B5B5F5F5F5F592ADF5F592ACF69BF6F6FEA4",
      INIT_3C => X"515151515151515151515151515151515151515151515151ABA35A5191ACACAC",
      INIT_3D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_42 => X"A262A3A362A2A3A2A3A3A3A3A3A3A3A3A3A3A3A362A3A3A362A3A3A3626362A3",
      INIT_43 => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A362A2A3A3A3A2A2A3A3A2A3A3A3A2A3A3",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AADAD635AA4A4ACADADADADACA3ADADAD",
      INIT_45 => X"ADA3A3A3ADADADADADADADAD5AA3ACAD5A5A5A5A5A5A5A5A5A62A35A5A5A5A5A",
      INIT_46 => X"5A5A5A5A5A5A5A5A5A5A5A5AA3A3625AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_47 => X"5A5A5A5A5A5A5A5AA3A35A5A5A5A5A625AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_48 => X"939393939393939394939393949494949494949494949494939494949B939393",
      INIT_49 => X"D8D8D8D8D8D8D8D8909090D89191919092929292929292929393939393939393",
      INIT_4A => X"F0F0F0F0E8E8E8F0E8E8E8E8E8E8E8E8E0E8E8E8E0E0E0E0E0E0E0E0D8D8E0E0",
      INIT_4B => X"A2A2A2A2A2A2A2A26262A2A2A2A2A262A262A2A26262A2A2F0A9A262F0F0F0F0",
      INIT_4C => X"A3A3A3A3ACACA3A3A3A3ACACA3A3A3A3A3A3A3A3A262A2A3A262A2A2A2A2A2A3",
      INIT_4D => X"5A62A2A35A5A5A5A5A62625AA25A5A5AA3A2A2A2A2A26262A3A3A3A2A3A3A3AC",
      INIT_4E => X"ADADADACADADADADADADADAD5A62ADADA3A2626259A2A3A362625A62A3A25A5A",
      INIT_4F => X"A3A3A3A2ADADA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_50 => X"5A5A5A5A62A2625AA2A2A2A2A3A362A3A2A3A2A3A3A3A3A3A2A2A3A2A3A2A3A2",
      INIT_51 => X"A3AC9B525151A3A3515151515A5959515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"B5B5B5B5B5B5B5B5ADADADADADADADADADA4ACADADADADAD9292A4AD52929292",
      INIT_53 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B5B5B6B6",
      INIT_54 => X"9292929292929292B59B9292B5B5B5B5F5F5F5F592A3F5F592A4F6A4F6F6FEAD",
      INIT_55 => X"515151515151515151515151515151515151515151515151ABA35A5191ACACAC",
      INIT_56 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_59 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5B => X"62A2A3A3A2A2A2A2A3A3A2A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5C => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A362A2A2A2A3A3A2A2A3A2A2A3A3A3A2A3",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AADAD635A5A5A63ACACACA463A3ACACA4",
      INIT_5E => X"ADA4A3A3ADADADADACADADAD5A5A62A35A5A5A5A5A5A5A5A595A5A5A595A5A5A",
      INIT_5F => X"5A5A5A5A5A5A5A5A5A5A5A5AA3625A5AA2A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_60 => X"5A5A9A935A5A5A5A5A5A625A6262A2A25A5AA3625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"9494939394949494949494949494949494949494949494949494949494949494",
      INIT_62 => X"D8D8D8D8D0D0D0D8929191909292929293939292939393939393939393939393",
      INIT_63 => X"E8E8F0F0E8E8E8E8E8E8E8E8E0E8E8E8E0E0E0E0E0E0E0E0D8E0E0E0D8D8D8D8",
      INIT_64 => X"A3A3A3A3A3A2A3A362A3A3A3A2A2A2A2A2A262A2A2A2A262F0F0F0E9F0F0F0F0",
      INIT_65 => X"A2A2A2A3A3A3A3A3A3ACA3A3A3A3A3A3A2A3A3A3A2A262A2A3A3A362A3A3A3A3",
      INIT_66 => X"A2A3A3A3595A62A25A5A5A5AA3A35A5AA2A3A3A3A3A2A2A2A3ACABA3A3A3A3A3",
      INIT_67 => X"ADADACA3ADADADADADADADAD5A5AADAD5A5A5A62A2A3625AA2625A62A2A35A62",
      INIT_68 => X"A3A3A3A3A3ACACA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_69 => X"625A5A5A6262625AA2A26262A3A2A262A2A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6A => X"A4AC9B515151A35A515151515A595A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"B5B5B5B5B5B5B5B5ADADADADADADADADADADADADADADADAD9292ACAD52529292",
      INIT_6C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B5B6B6B6",
      INIT_6D => X"9292929292929292B5AD9292B5B5B5B5F5F5F5F59A9AF5F5929BF6B5F6F6FEF5",
      INIT_6E => X"515151515151515151515151515151515151515151515151ABA3A35191A3ACAC",
      INIT_6F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_72 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_74 => X"62A2A3A3A2A2A26262A26262A3A3A3A3A3A3A3A3A3A3A3A3A362A3A3A3A3A3A3",
      INIT_75 => X"A3A3A3A3A3A3A3A3A2A3A3A3A2A26262A2A26262A3A3A3A3A3A3A3A3A362A2A3",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4AD5A5A5A5A5A6363635A5AA3A3635A",
      INIT_77 => X"ADACA3A3ADADADADA3A3A3AC5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"5A5A5A5A5A5A5A5A5A5A5A5A625A5A5AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_79 => X"9B9494945A5A5A5A5A5AA362625A625A5A5A5A62595A5A5A5A5A5A5A5A5A5A5A",
      INIT_7A => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_7B => X"D0D0D0D892D1D1D1929292D29393939293939393939393939493939394949494",
      INIT_7C => X"E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0D8E0E0E0D8D8D8D8D8D8D8D8",
      INIT_7D => X"62626262A2A3A2A2A2A3A262A2A2A2A2A2A262A2F0F0A2A2F0F0F0F0E8F0F0F0",
      INIT_7E => X"A2A2A2A2A3A2A2A2A3A362A3A3A3A3A3A3A3A3A3ABABA3A2A262A3A362A2A262",
      INIT_7F => X"6262A2A3A3A3A3A25A5A62A362A3595A625A5959A3A26262A2A3A3A3A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACACA3A3ADADADADADADADAD5A5AADAD5AA25A62A35A5A5A5A5AA2A3A3A35A62",
      INIT_01 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_02 => X"5A5A5A5A5A626262A3A2A2A2A2A3A2A2A3A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_03 => X"A4ACA452515AA352515151515A5951515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"B5B5B5B5B5B5B5B5ADADADADADADADADB5ADADADADADADAD9292ACAD92929292",
      INIT_05 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B5B6B6B6",
      INIT_06 => X"9292929292929292B5B59A92B5B5B5B5F5F5F5F59B92ADF59A9AF6F6F6F6FEF6",
      INIT_07 => X"515151515151515151515151515151515151515151515151ABA3A35192A3ACAC",
      INIT_08 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_09 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0B => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0D => X"A2A3A3A3A2A362A26262A3A2A3A2A3A2A3A3A3A2A2A3A362A3A36262A2A3A3A3",
      INIT_0E => X"A3A3A3A2A3A3A3A3A2A2A3A3A2A2A2A3A3A3A3A3A2A2A3A362A2A2A3A2A2A3A2",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62AC5A5A5A595A5A5A5A5A5AA35A5A5A",
      INIT_10 => X"ACA3A3A3ADADADAD5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A595A",
      INIT_11 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A3A35AA3A2A3A2A2A2A3A2A3A3A2A3",
      INIT_12 => X"949494945A5A93945A5A5AA25A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A",
      INIT_13 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_14 => X"D2D1D1D1D2D2D2D2D3D3D3D293D3D3D3939393D3949494939494949494949494",
      INIT_15 => X"E8E8E8E8E8E8E8E8E0E0E0E8E0E0E0E0E0E0E0E0D8D8D8D8D8D8D8D8D0D0D0D8",
      INIT_16 => X"A2A262A2626262A2A3A2A2A25AA262A3A2A25A62F0F0F0F0E8F0F0F0E8E8E8E8",
      INIT_17 => X"A2A2A262A2A2A2A2A3A3A3A2ACA3ACACA262A3ACA262A3A2A2A26262A2A2A2A2",
      INIT_18 => X"A2A2AB62626262A25AA2A362A2A25A62A2A25A5AA3AB6262A2A2A3A3A2A2A2A2",
      INIT_19 => X"A3A3A3A3ADADACA4ADADADAD5A5AADAD62625A625A5A5A5AA3ACA35AA35A5A5A",
      INIT_1A => X"A3A3A3A3A3A3A3A3ADACA3A3A3A3ACADA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1B => X"5A5A625AA25A625AA3A3A262A2A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"A4ACACA3515AA3515A515151595A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"B5B5B6B5B5B5B5B5ADADADB5ADADADADB5ADADADADADADAD9292ADADA3929292",
      INIT_1E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6",
      INIT_1F => X"9292929292929292B5B5AC92B5B5B5B5F5F5F5F5A392A4F59B9AF6F6F6F6FEF6",
      INIT_20 => X"515151515151515151515151515151515151515151515151ACA3A35192A3ACAC",
      INIT_21 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_24 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_26 => X"A3A2A3A36262A26262A26262A3A3A2A3A262A3A3A3A36262A3A3A3A2A3A3A2A3",
      INIT_27 => X"62625A5A5A5A5A62A2A3A36262A2A3A3A262A3A2A362A262A3A2A262A3A3A3A3",
      INIT_28 => X"5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"A3A3A3A3ACA4ACAD5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A595A5A",
      INIT_2A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A3A35AA3A2A3A3A2A3A3A3A3A3A3A3",
      INIT_2B => X"94949494939494945A5A5AA25A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5959",
      INIT_2C => X"9494949494949494949494949595959595959595959595959494949494949494",
      INIT_2D => X"D2D2D2D2D3D3D3D2D3D3D3D3D4D3D3D3949494D4949494949494949494949494",
      INIT_2E => X"E8E8E8E8E0E0E8E8E0E0E0E0E0E0E0E0D8D8D8E0D8D8D8D8D0D0D8D8D2D1D1D1",
      INIT_2F => X"A2A262A2A2A2A2A26262A26262A2A3A3F0F0A162F0F0F0F0E8E8E8F0E8E8E8E8",
      INIT_30 => X"A2A2A262A2A2A2A2A2A2A2A2A3A2A2A2A3A3A3A26262A3A362A262A2A2A2A25A",
      INIT_31 => X"62A2A3625A5AA2A25A62A2A3A3A25A5A5AA2A2A3A2A3625AA262A262A2A2A2A2",
      INIT_32 => X"A3A3A3A3A3A3A3A3ADACACA45A5AADAD5A625A5A5A5A625A625A5A5A5A5A5AA3",
      INIT_33 => X"A3A3A3A3A3A3A3A3ACA3A3A3A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_34 => X"625A5A5A62625A62A2A2A2A3A3A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_35 => X"A4ACACAC515AA351515151515A5A5A515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"B5B5B5B5B5B5B5B5ADADADADADADADADB5ADADADADADADAD92A4ADADAC929292",
      INIT_37 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6",
      INIT_38 => X"92929292A39B9BA4B5B5B5ACF5B5B5B5F5F5F5F5AC929BF59B9AF5F6F6F6FEF6",
      INIT_39 => X"515151515151515151515151515151515151515151515151ACA3A35A92A3ACAC",
      INIT_3A => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3D => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3F => X"A3A2A3A3A2A3A3A262A3A26262A2A36262A3A36262A36262A3A3A3A2A3A3A262",
      INIT_40 => X"5A5A5A5A5A5A5A5AA3A3A35AA2A2A3A2A2A3A262A262A362A3A26262A3A3A3A3",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_42 => X"A3A3A2A3625AA3A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A595A5A5A",
      INIT_43 => X"5A5A5A5AA2595A5A5A5A5A5A5A5A5A5AA3A3A35AA3A3A3A3A3A2A3A3A2A2A3A3",
      INIT_44 => X"94949494949494945A5A93945A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_45 => X"9595959495959595959595959595959595959595959595959595959595959595",
      INIT_46 => X"D3D3D3D3D3D3D3D3D4D3D3D3D4D4D4D4D4D4D4D4949494949494949494949494",
      INIT_47 => X"E0E8E8E8E0E0E0E0E0E0E0E0D8D8D8E0D8D8D8D8D0D0D8D8D2D1D1D1D2D2D2D2",
      INIT_48 => X"A26262A2A2A2A2A2626262A2AAA3A2A2F0F0F0E9E8E8F0F0E8E8E8E8E8E8E8E8",
      INIT_49 => X"A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A2A2A2A2A2A2A2A262A2A26262",
      INIT_4A => X"5A5AA3A2A35A5A5A62A2A2A3A25A625AA3A3A26262A2A35AA2626262A2A2A2A2",
      INIT_4B => X"A3A25A5AA3A3A3A3A3A3A3A35A5AA3A35A5A5A5A5A5A5A5AA2A35A5A5A5AA2A2",
      INIT_4C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A362A3A3A3",
      INIT_4D => X"6262625AA25AA25AA3A2A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4E => X"A4ACACAC515AA352515151515A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"B5B5B5B5B5B5B5B5ADADADB5ADADADADADADADADADADADAD92ADADADAC929292",
      INIT_50 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6F6B6B6B6B6",
      INIT_51 => X"A3929292ADADACADB5B5B5B5F5B5B5B5F5F5F5F5F59A9AF5A392ADF6F6F6FEFE",
      INIT_52 => X"515151515151515151515151515151515151515151515151ACA3A35A92A3ACAC",
      INIT_53 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_54 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_58 => X"A362A3A3A2A3A3A362A2A2A2626262A2A3A3A362A3A3A362A3A362A362A3A2A3",
      INIT_59 => X"5A5A5A5A5A5A5A5AA3A3625AA2A3A2A3A3A3A3A2A3A2A362A3A3A2A3A2A3A3A3",
      INIT_5A => X"5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"A3A3A3A35A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A595A5A",
      INIT_5C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A3A3A3A3A3A3A3A2A2A3A2A3A2A2A2",
      INIT_5D => X"95959595949494955A948C945A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5E => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_5F => X"D3D3D3D3D4D4D3D3D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D49595959595959595",
      INIT_60 => X"E0E0E0E0E0E0E0E0D8D8E0E0D8D8D8D8D0D0D8D8D2D1D1D0D2D2D2D2D3D3D3D3",
      INIT_61 => X"A2A2A2A26262A2A262625A5AF0E9A2A2E8F0F0F0E8E8E8E8E8E8E8E8E0E8E8E8",
      INIT_62 => X"62A2A2A2A2A2A2A2A2A2A2A2A262A2A2A262A2A26262A2A262A2A262A262A262",
      INIT_63 => X"5A5A5AA3A3625A5A5AA2A2A25A5A5A62A35A5A626262A3A3A2A2A2A2A2A2A262",
      INIT_64 => X"A35A5A62A3A3A3A3A3A3A3A35A5AA3A35A5A5A5A5A5A5A5AA3A3A25A5A5AA2A3",
      INIT_65 => X"A3ACA4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35AA2A2A3",
      INIT_66 => X"5A5A5A5A625A625AA3A3A262A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_67 => X"ACACACAC51A3A352515151515A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"B5B5B5B5B5B5B5B5ADADB5B5ADADADADB5ADADADADADADB59BADADADACA39292",
      INIT_69 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6",
      INIT_6A => X"AC9A9292B5B5ADADB5B5B5B5F5B5B5B5F5F5F5F5F59B92B5A492A4F6F6F6FEFE",
      INIT_6B => X"515151515151515151515151515151515151515151515151ACABA35A92ACACAC",
      INIT_6C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_70 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_71 => X"6262A2A2A2A2A2A3A2A2A2A262A362A2A3A2A362A36262A3A3A3A3A3A362A2A3",
      INIT_72 => X"5A5A5A5A5A5A5A5AA3A3625AA3A3A3A3A3A3A2A3A2A2A2A2A3A362A3A3A3A3A3",
      INIT_73 => X"5A5959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_74 => X"A3A3A3A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A",
      INIT_75 => X"5A5A5A5A595A5A5A5A5A5A5A5A5A5A5AA3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_76 => X"95959595959595958C8C94955A5A5A945A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_77 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_78 => X"D4D4D4D3D4D4D4D4D4D4D4D4D4D4D4D4D5D5D4D4D5D5D5D59595D5D595959595",
      INIT_79 => X"E0E0E0E0D8E0E0E0D8D8D8D8D0D8D8D8D2D1D1D0D2D2D2D2D3D3D3D3D3D3D3D3",
      INIT_7A => X"62A2A2A25A5A6262A25A625AF0F0F0A9E8E8E8F0E8E8E8E8E8E8E8E8E0E0E0E8",
      INIT_7B => X"62A2A26262A2A2A262A2A2A262A2A2A2A262A262A262A2A262A2A262626262A2",
      INIT_7C => X"5A5A5AA3A35A5A5AA2A262625A5A5A5A5A62A25A5A62625A626262A2A2626262",
      INIT_7D => X"A26262A2A3A3ABA3A3A3A3A35A5AA3A35A5A5A5A5A5A5A5A5AA3A25AA25A5A62",
      INIT_7E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3A3A3A3A3A3A3A3",
      INIT_7F => X"5A62625A6262625AA3A3A3A2A3A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(10),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__107_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__108_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACACACAC51A3A39B5A5951515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"B5B5B5B5B5B5B5B5ADADADB5ADADADADADADADADADADADADACADADADACAD9B9B",
      INIT_02 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6B6B6B6B6B6",
      INIT_03 => X"ADAC9B9AB5B5ADADB5B5B5B5F5B5B5B5F5F5F5F5F6A492ACAC92A3F6F6F6FEFE",
      INIT_04 => X"515151515151515151515151515151515151515151515151ACABA3A3A3ACACAC",
      INIT_05 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_06 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_08 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_0A => X"A262A2A3A262A2A3A262A3A362A2A3A26262A362A362A2A3A3A3A3A3A3A3A3A3",
      INIT_0B => X"5A5A5A5A5A5A5A5AA3A3625AA3A3A3A3A3A3A3A362A3A2A3A3A2A2A2A3A3A2A3",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"A3A3A3A35A5A59625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A59595A",
      INIT_0E => X"5A5A5A5A5A595A5A5A595A5A625A5A5AA3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3",
      INIT_0F => X"95959595959595958D8D95955A9B8C8C5A5A5A5A595A625A5A5A5A5A5A5A5A5A",
      INIT_10 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_11 => X"D4D4D4D4D4D4D4D4D4D4D4D4D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D595959595",
      INIT_12 => X"E0E0E0E0D8D8D8D8D8D8D8D8D1D1D0D0D2D2D2D2D3D3D3D3D3D3D3D3D4D4D4D3",
      INIT_13 => X"626262A25A62625AF0A1625AE8E8F0F0E8E8E8E8E8E8E8E8E0E0E8E8E0E0E0E0",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A262A262A2A262",
      INIT_15 => X"5A5A5A5AA35A6363A2A3ACAC625A625A625AA25A62A2A2A2A2A2A262A2A2A2A2",
      INIT_16 => X"A3A3A3A3A3A3A3A2A3A3A2A35A62A3AB5A5A5A5A5A5A5A5A62AB625AA25A5A5A",
      INIT_17 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A362625AA3A3A2A2A2A3A3A2A2A4A4A4A4",
      INIT_18 => X"A262625AA3A2A3A3A3A3A3A3A3A3A2A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_19 => X"ACADACAC5AA3A3A3595151515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_1A => X"B5B5B6B5B5B5B5B5ADB5ADB5ADADADADADADADADADADADB5ADADADADACADADAC",
      INIT_1B => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6B6F6B6B6B6B6",
      INIT_1C => X"ADACACACB5B5ADADB5B5B5B5F5B5B5B5F5F5F5F5F6AC92A3AC9292F6F6F6FEFE",
      INIT_1D => X"515151595151515151515151515151515151515151515151ACABA3A3ACACACAC",
      INIT_1E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_23 => X"A2A3A3A2626262A362A36262626262A2A3626262A3A362A3A3A3A3A3A3A362A3",
      INIT_24 => X"5A5A5A5A5A595A5A62625A5A62A3A3A3A2A2A3A3A2A362A2A2A2A262A3A2A3A3",
      INIT_25 => X"595A5A595A59595A595A5A5A595A595A5A5A5A5A5A5A59595A5A5A5A5A5A5A5A",
      INIT_26 => X"A3A3A3A35A5A5AA35A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59",
      INIT_27 => X"5A5A5A5A5A595A5A5A595A5AA35A5A5AA3A3A3A3A2A3A3A3A3A2A3A3A3A2A3A2",
      INIT_28 => X"959595959595959595959595948C8D8D5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_2A => X"D4D4D4D4D5D4D4D4D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5959595D5",
      INIT_2B => X"D8D8D8D8D8D8D8D8D1D1D0D0D2D2D2D2D3D3D3D2D3D3D3D3D4D4D4D3D4D4D4D4",
      INIT_2C => X"625A62625AA2A262E8F0E8A2E8E8E8E8E8E8E8E8E0E8E8E8E0E0E0E0E0E0E0E0",
      INIT_2D => X"62A2A2A2A26262A2A262A2A26262A2A2A2A262626262A2A2A26262A26262A262",
      INIT_2E => X"5A5A5AA25A5A5A5AA2A35A5A62626262A25A625A62A2A26262A2A262A2A262A2",
      INIT_2F => X"A3A3A3A362A3A3A3A26262A25AA462A25A5A5A5A5A5A5A5AA35A5A5AA25A62A3",
      INIT_30 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A25A62A2A3A2A3A362A2A3A4A3A3A3",
      INIT_31 => X"A262626262A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_32 => X"ACADACAC5AA3A3A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62",
      INIT_33 => X"B5B5B5B6B5B5B5B5ADADB5B5ADADADADADADADADADADADB5ADADADADACADADAD",
      INIT_34 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6",
      INIT_35 => X"ADACACACB5B5ADADB5B5B5B5B5B5B5B5F5F5F5F5F6B5929AAD9292F5F6F6F6FE",
      INIT_36 => X"515151595151515151515151515151515151515151515151ACACA3A3ACACACAC",
      INIT_37 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_3C => X"6262A2A36262A262A2A26262A2A26262A3A2A3A3A3A3A3A3A3A3A3A3A3A362A3",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A2A35AA2A262A3A3A2A3A2A3A3A3A3",
      INIT_3E => X"5A5A5A5A5A5A5A5A5A5A5A595A5A595A5A5A595A5A595A59595A595A5A5A5A5A",
      INIT_3F => X"A3A3A3A35A5AA3A459595A5959595A5A5A5A5A595A595A5A595A59595A5A595A",
      INIT_40 => X"5A5A5A59595A5A5A5A5A5A5AA3625A5AA3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3",
      INIT_41 => X"9595959595959595959595958D8D8D955A5A938C5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_42 => X"9595959595959595959595959595959595959595959595959595959595959595",
      INIT_43 => X"D5D5D4D4D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_44 => X"D8D8D8D8D1D1D0D8D2D2D2D1D3D3D3D2D3D3D3D3D4D4D4D3D4D4D4D4D4D4D4D4",
      INIT_45 => X"5A625A62A9A26262E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0D8D8D8E0",
      INIT_46 => X"A262A2A262626262A2A2A2A2A2A262A2A2A2A262A262A2A2626262A262626262",
      INIT_47 => X"5AA2A3A35A5A5A5AA2A25A5A5A6262A2625A5A5AA2A2A2A2A2A2A262A2626262",
      INIT_48 => X"ACA4A3A3A3A3A3A462A2A2A25BAC62625B5B5B5B5B5B5B5B5A5A5B5B62A3A35A",
      INIT_49 => X"A3A3A3A3A3A3A3A3A3A3A3A35AA3A3A3A2A2A2A2A25A6262A2A2A2A2A3A2A2A3",
      INIT_4A => X"A3A26262A3A3A362A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4B => X"ACACACAC5BA4A3A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_4C => X"B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADADADADADB5ADADADADACADADAD",
      INIT_4D => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6F6B6B6B6B6",
      INIT_4E => X"ADACACACB5B5ADADB5B5B5B5F5B5B5B5B5F5F5F5F6F59A92F59A92F5F5F6FEFE",
      INIT_4F => X"51515151515151515151515151515151515151515A515151ACACA3A3ACACACAC",
      INIT_50 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_55 => X"A3A2A3A26262A262A262A262A3A3A3A2A3A3A2A3A3A3A3A362A3A3A3A3A3A3A3",
      INIT_56 => X"5A59595A5A5A5A595A5A5A5A5A5A5A5AA2A2A35A6262A2A2A3A3A3A2A3A3A3A3",
      INIT_57 => X"5A5A5A59595A595A5A595A59595A595A595A595A5A5A5A5A595A595A5959595A",
      INIT_58 => X"A3A3A3A3A4A3A3A35A5A62A3625A5A5A5A59595A5A5A5A5A625A5A595A5A62A3",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A595A5AA3A25A5AA3A3A3A3A2A3A3A3A3A2A3A3A3A2A3A3",
      INIT_5A => X"9595959595959595959595958D8D8D955A948D8D5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"9696D6D696969696969696969696969696969696969696969595969695959595",
      INIT_5C => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D5D5D5D6D6D6D6",
      INIT_5D => X"D1D0D8D8D2D2D2D1D3D3D2D2D3D3D3D3D4D4D4D3D4D4D4D4D4D4D4D4D5D5D4D4",
      INIT_5E => X"5A5A5A62E8E8A162E8E8E8E8E8E8E8E8E0E0E0E8E0E0E0E0D8D8E0E0D8D8D8D8",
      INIT_5F => X"626262625A5A62A2A2A2A2A262A2A2A2A2A2A2A2626262A2A2A2A2A2A25A6262",
      INIT_60 => X"A3A362595A5A5A5AA3A25A5A5A6262A25A625A5A625AA25AA2A2A2A2A2A2A2A2",
      INIT_61 => X"A3A35A5AA3A3A3A3A2A3A3A35BAC625A5B5B5B5B5B5B5B5B5B5A5B5BA3A35A5A",
      INIT_62 => X"6262A3A3A35A5A5AA3A3A3A35AA3A3A3A2A2625A5A625AA36262A25A626262A2",
      INIT_63 => X"A3A2A262A3A2A3A2A2A2A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_64 => X"ACACACAC63A4A3A45A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_65 => X"B5B5B5B6B5B5B5B5ADADB5B5ADADADADADADADADADADADB5ADADADADACADADAD",
      INIT_66 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6",
      INIT_67 => X"ADACACACB5B5ADADB5B5B5B5F5B5B5B5ADF5F5F5F6F5A392F59A92F5F6F6F6FE",
      INIT_68 => X"5151515951515151515151515151515151515151A2515151ACACABA3ACACACAC",
      INIT_69 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6E => X"62A3A3A362626262A362626262A3A2A3A3A3A3A3A3A3A3A362A362A3A3A3A3A3",
      INIT_6F => X"5959595A5A5A5A595A5A5A595A5A5A59A2A2A35AA262A2A2A2A3A3A3A3A2A3A3",
      INIT_70 => X"5A595A59595A5A59595959595A5A5A59595A5A5A5A5A5A595A595A5A5A59595A",
      INIT_71 => X"A3A3A3A3A3A3A3A36262A3A3A3625A5A62A2A3A35A625A625AA3625A5A5A625A",
      INIT_72 => X"5A5A5A5A595A5A5A5A5A5A5AA3A35A5AA3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3",
      INIT_73 => X"9595959595959595959595958D8D8D958C8D8D8D5A5A5A935A5A5A5A5A5A5A5A",
      INIT_74 => X"9696D6D696969696969696969696969696969696969696969696969695969696",
      INIT_75 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_76 => X"D2D2D1D1D3D3D2D2D3D3D3D3D4D4D4D3D4D4D4D4D4D4D4D4D5D5D5D4D5D5D5D5",
      INIT_77 => X"5A5A6262E8E8E8A9E8E8E8E8E0E0E8E8E0E0E0E0D8E0E0E0D8D8D8D8D0D8D8D8",
      INIT_78 => X"A2A262625A6262A262A26262A262A25AA2A2A2A2A2A262A2626262A2625A5A62",
      INIT_79 => X"A3625AA25A5A5AA3A35A5A5A5A6262A25A5A625A6262625AA2A26262A2A2A262",
      INIT_7A => X"62626262A2A2A2625A5A62A25BA35A625B5B5B5B5B5B5B5B5B5A5B5BA35A5A5A",
      INIT_7B => X"A262A3A3A362A2A3A3A3A3A2A3A3A3A3A3A3A2A35A5A5A625A5A5A5A625A5A62",
      INIT_7C => X"A3A26262A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7D => X"ACACACACA3A49BAC5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A625A",
      INIT_7E => X"B5B5B5B6B5B5B5B5ADADB5B5ADADADADADADADADADADADB5ADADADADADADADAD",
      INIT_7F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6B6F6B6B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__106_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADACACB5B5B5ADB5B5B5B5F5B5B5B5ACF5F5F5F6F5AC92F69A92ADF6F6F6FE",
      INIT_01 => X"5151515951515151515151515151515151515151A3515151ACACABA3ACACACAC",
      INIT_02 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_06 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_07 => X"A3A3A3A3A26262A3A262A26262A3A262A2A3A362A2A3A36262A2A3A2A3A3A362",
      INIT_08 => X"5A595A5A595A5A5A595A5A5A5A5A5959A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_09 => X"59595AA35A595A5A5A5A5A5A5A5A5A59595A5A5A595A5A5A5A595A5A595A595A",
      INIT_0A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A5AA3A3A3A35A5A",
      INIT_0B => X"5A5A5A5A595A5A5A5A5A5A5AA3A35A5AA3A3A3A3A3A3A2A3A3A2A3A3A2A3A2A3",
      INIT_0C => X"96969696959595969595959595959595959595955A5A9495A36262A25A5A5A62",
      INIT_0D => X"96D696D696969696969696969696969696969696969696969696969696969696",
      INIT_0E => X"D5D5D5D5D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0F => X"D3D2D2D2D3D3D3D3D4D4D3D3D4D4D4D4D4D4D4D4D5D5D5D4D5D5D5D5D5D5D5D5",
      INIT_10 => X"E862A262E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0D8D8D8E0D0D8D8D8D2D1D1D0",
      INIT_11 => X"A26262625A6262A262A262626262A262A2A2A2A2A2A2A2A25AA2A2626262A262",
      INIT_12 => X"A26262A35A5AA3A2A3625A5AA3A362A25A5A5AA25A5A625AA25A625A5AA2A262",
      INIT_13 => X"5A5A5A5A625A6262A2A2625A5B5AA3625B5B5B5B5B5B5B5B5B5A5B5B5A5A5A5B",
      INIT_14 => X"A3A3A3A3A3A3A3A2A3A3A3A2A2A3A3A3A2A3A2A25A6262A25A5A5A5A5A5A5A5A",
      INIT_15 => X"A3A36262A362A362A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_16 => X"ACACACACA3A49AAC5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADADADADB5B5ADADADADADADADAD",
      INIT_18 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6",
      INIT_19 => X"ADADACACB5B5B5B5B5B5B5B5F5B5B5B5A3F5F5F5F6F6AD92F69B92ACF6F6F6FE",
      INIT_1A => X"5151595951515151515151515151515151515151A3515151ACACABA3ACACACAC",
      INIT_1B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_20 => X"A3A2A3A3626262A36262626262A3A2A3A3A26262A3A3A3A3A36262A3A3A2A3A3",
      INIT_21 => X"5A5A595A595A5A5A5A5A5A5A5A5A5A5AA2A362A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_22 => X"5A5AA3A4595A5A5A5A5A595959595A5A5A5A5A5A5A5A5A5A5A595A595A5A5A5A",
      INIT_23 => X"A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A25A5AA3A3ACA35A5A",
      INIT_24 => X"5A595A5A5A5A5A5AA25A625AA3A3A3A3A3A3A3A3A2A3A2A3A2A3A3A3A2A3A3A2",
      INIT_25 => X"96969696959595969595959595959595959595959B9494955A5A5A5A5A595A5A",
      INIT_26 => X"D6D6D6D6969696D6969696969696969696969696969696969696969696969696",
      INIT_27 => X"D5D5D5D5D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_28 => X"D3D3D3D3D4D4D3D3D4D4D4D4D4D4D4D4D5D5D5D4D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_29 => X"E8E8A162E8E8E8E8E0E0E0E8E0E0E0E0D8D8D8E0D8D8D8D8D2D1D1D0D3D2D2D2",
      INIT_2A => X"62A26262625A626262A262626262A262A2A2A2A2625AA2A25A626262625AA262",
      INIT_2B => X"A2A2A35AA3A3A2A2A2A35A5A62A362A2625A62A3A25A5A626262A262A2A2A25A",
      INIT_2C => X"625A625AA262A26262625A5A5BA3A3625B5B5B5B5A5B5B5B5A5A5A5B5A5A5A5A",
      INIT_2D => X"5A62625A62625A62A362A3A2A35A62A3A3A2A2A3A25A5A625A5A5A5A625A625A",
      INIT_2E => X"A3A3626262A2A362A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2F => X"ACACACACA3A49AAC5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6262625A",
      INIT_30 => X"B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADADADADB5B5ADADADADADADADAD",
      INIT_31 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6B6B6B6B6",
      INIT_32 => X"ADADACACB5B5B5ADB5B5B5B5F5F5B5B592F5F5F5F6F5F592F6A392A4F6F6F6FE",
      INIT_33 => X"5151595951515151515151515151515151515151A3515151ACACABA3ACACACAC",
      INIT_34 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_35 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_39 => X"62A2A26262A2A3A26262A26262A3626262A362A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3A => X"5A5A5A595A5A5A5A5A595959A35A5A5AA3A3A2A3A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_3B => X"63A3A4AD5A5A5A5A595A5A595A595A5A5A5A5A5A5A5A5A595A5A595A5A595A5A",
      INIT_3C => X"A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A5AA2A3ADA35A5A",
      INIT_3D => X"5A5A5A5AA3A3A25AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A3A2A3A3",
      INIT_3E => X"9696969695959595959595959595959595959595949495955A5A5A935A5AA25A",
      INIT_3F => X"D6D6D6D6969696D6969696969696969696969696969696969696969696969696",
      INIT_40 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_41 => X"D4D3D3D3D4D4D4D4D4D4D4D4D5D5D5D4D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_42 => X"E8E8E8E9E0E0E8E8E0E0E0E0D8E0E0E0D8D8D8D8D1D1D0D8D2D2D2D2D3D3D3D3",
      INIT_43 => X"A2A26262625A6262625A62A262A26262A26262A26262A2625A62A2A2A25AA262",
      INIT_44 => X"62A3625AA2625A6262A3A3A35AA3A2A26262A35A5A5A5A5AA25A5A62A2626262",
      INIT_45 => X"5A5A5A5A5A5A5AA25AA2625A5AAC62625B5B5B5B5A5A5B5BA3A25A5A62A3A3A3",
      INIT_46 => X"5A5A5A5A625A5A5AA362A2A3A3A3A3A3A3A3A2A35A5A5AA25A5A5A5A5A5A5A5A",
      INIT_47 => X"A3A262A2A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A362A3A3A3",
      INIT_48 => X"ACACACACA4A452AC5A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A",
      INIT_49 => X"B5B5B6B5B5B5B5B5ADADB5B5ADADADADADADADADADADB5B5ADADADADADADADAD",
      INIT_4A => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6F6B6B6B6B6",
      INIT_4B => X"ADADACACB5B5B5ADB5B5B5B5F5B5B5B592B5F5F5F6F5F59BFEA492A3F6F6F6FE",
      INIT_4C => X"5151595951515151515151515151515151515151A3515151ACACACA3ACACACAC",
      INIT_4D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_51 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_52 => X"626262A26262A262626262A362A2626262A362A2A3A3A362A3A3A3A3A3A363A3",
      INIT_53 => X"595A5A5A5A5A5A5AA35A595AA2A3A3A3A2A3A2A3A3A3A3A2A3A3A3A362A3A3A3",
      INIT_54 => X"ACADADAD5959A3A45A595A595A595A5A595A5A5A5A5A595A5A5A5A595A5A5A59",
      INIT_55 => X"A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A5A62A3ADA35A5A",
      INIT_56 => X"A25A625AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A2A2A3",
      INIT_57 => X"9696969695959595959595959595959595959595949595955A5A94945A625A5A",
      INIT_58 => X"D6D6D6D69696D6D6969696969696969696969696969696969696969696969696",
      INIT_59 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_5A => X"D4D4D4D4D4D4D4D4D5D5D5D4D5D5D5D5D5D5D5D5D5D5D5D5D6D5D5D5D6D6D6D6",
      INIT_5B => X"E8E8E8E8E0E0E0E0E0E0E0E0D8D8D8D8D1D0D8D8D2D2D2D1D3D3D3D2D4D3D3D3",
      INIT_5C => X"A262626262625A5A6262A2A262A2A262626262A2A2A2A2A25AA2A262E8A1625A",
      INIT_5D => X"A3A25A5A626262A3A2A2A2A25AA2A3A2A262A35A6262626262625A5A62A25A62",
      INIT_5E => X"625A62A25A5A625A5A625A5A5AA362625B5B5B5B5A5A5A5BA3A3A35AA3A3A3A3",
      INIT_5F => X"5A5A6262625A5A5AA3A2A3A2A3A3A2A2A2A3A3A35A5A5A5A5A5A5A5A625A5A5A",
      INIT_60 => X"A3A3A2A2A3A3A3A2A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A362A3A3A3",
      INIT_61 => X"ACACACADA4A452AC5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A625A5A5A6262625A",
      INIT_62 => X"B5B5B6B6B5B5B5B5ADB5B5B5ADADADADADADADADADADB5ADADADADADADADADAD",
      INIT_63 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6F6F6B6B6B6B6",
      INIT_64 => X"ADADACACB5B5B5ADB5B5B5B5F5B5B5B592ACF5F5F6F6F5A4FEAC92A4F6F6F6FE",
      INIT_65 => X"5151595951515151515151515151515151515151A39A5151ACACACA3ACACACAC",
      INIT_66 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_67 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_6B => X"62A3A3A36262A2A36262A2A262A36262A262A362A3A3A262A3A3A3A3A3626362",
      INIT_6C => X"5A595A5A595A5A5AA2A35A59A3A3A262A3A3A3A2A3A3A3A3A3A2A3A3A2A3A3A3",
      INIT_6D => X"ADADADAD5A63A4AD5A5A595A5A5A595A59595A5A595A5A5A595A5A5A595A5A5A",
      INIT_6E => X"A2A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A5AA3A3AC5A5A5A",
      INIT_6F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A2A3A2",
      INIT_70 => X"9696969695959595959595959595959595959595949595955A949494A3A3595A",
      INIT_71 => X"D6D6D6D69696D6D6969696969696969696969696969696969696969696969696",
      INIT_72 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_73 => X"D4D4D4D4D5D5D4D4D5D5D5D5D5D5D5D5D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6",
      INIT_74 => X"E0E0E0E8E0E0E0E0D8D8D8E0D0D8D8D8D2D2D1D0D3D3D2D2D3D3D3D3D4D4D4D4",
      INIT_75 => X"62625A5A62625A62626262A26262625A5A625AA2625AA26262626262E8E8A25A",
      INIT_76 => X"625A5AA3A26262A36262A2A25A62A3A26262A362A2A3A2A2A262A2626262A25A",
      INIT_77 => X"5A5A625A5A62625A626262A262A3A3A35A5A5A625A5A5A5B62A2A2A3A362A2A2",
      INIT_78 => X"6262625A5A5A5A5AA3A3625AA2A2A3A25A6262A25A5A5A5A5A5A5A5A5A5A5AA2",
      INIT_79 => X"A2A2A3A3A262A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3",
      INIT_7A => X"ACACACADA4A452AC5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_7B => X"B5B5B5B6B5B5B5B5ADADB5B5ADADADADADADADADADADB5ADADADADADADADADAD",
      INIT_7C => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6",
      INIT_7D => X"ADADACACB5B5B5B5B5B5B5B5F5B5B5B592A4F5F5F6F6F5ADFEAC92A4F6F6F6FE",
      INIT_7E => X"5151595951515151515151515151515151515151A3A35151ACACACABACACACAC",
      INIT_7F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(10),
      I5 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__113_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(11),
      I1 => addra(13),
      I2 => addra(16),
      O => addra_11_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized56\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized56\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_02 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_04 => X"626262626262A2A3626262A362626262A26262A3A363A3A26262A362A3A36263",
      INIT_05 => X"5A5A5A5959595A5AA2A35A59A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A262A2A3A3",
      INIT_06 => X"ADADADADA4A4A4AD5A595AA35A5A5A5A595A595A5959595A5A595A5A59595959",
      INIT_07 => X"A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A5AA3A3A45A5A5A",
      INIT_08 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A2",
      INIT_09 => X"96969696959595959595959595959595959595959595959594949494A3625A5B",
      INIT_0A => X"D6D6D6D6D6D6D6D69696D6969696969696969696969696969696969696969696",
      INIT_0B => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D7D6D6D6",
      INIT_0C => X"D5D5D4D4D5D5D5D5D5D5D5D5D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_0D => X"E0E0E0E0D8D8E0E0D8D8D8D8D2D1D0D0D3D2D2D2D3D3D3D3D4D4D4D4D4D4D4D4",
      INIT_0E => X"6262A2A2A2626262626262A26262A2A2625AA2625A5A625A5A5AA25AE0E8E8A1",
      INIT_0F => X"A3A362A3A2A3ACA3626262A2ACABA3A2A3A2A3ACA3A2A3A3626262A3625A5A62",
      INIT_10 => X"5A62625A5A5A625AA3A36262A3A3A3A35AA3A3A3A363625A62A2A2A262625AA2",
      INIT_11 => X"A2625A5A5A5A5A62A262625A625A5A625A5A5A5A5A5A5A5A5A5A5A5AA25A5A5A",
      INIT_12 => X"A3A3A262A3A2A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A35AA3A3A3",
      INIT_13 => X"ACADACADA4A452AC5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_14 => X"B5B5B6B6B5B5B5B5ADB5B5B5ADADADADADADADADADADB5ADADADADADADADADAD",
      INIT_15 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6",
      INIT_16 => X"ADADADACB5B5B5ADB5B5B5B5F5F5B5B5929BF5F5F6F6F5F5FEAD92A4F6F6F6FE",
      INIT_17 => X"5151595951515151515151515151515151515151A3A35151ACACACABACACACAC",
      INIT_18 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_19 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1D => X"62A362A3A362A2A3636262A362626262A262626262626262A3A3A362A3A2A3A3",
      INIT_1E => X"59595A5A625A5A5AA2A2A3A3A2A2A2A3A262A2A262A2A362A3A3A2A2A3A3A3A3",
      INIT_1F => X"A4A4A4ACA3A3A3A45A5A5AA35A5A5A595A5A5A5A5A5A5A59595A5A595A5A5A5A",
      INIT_20 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A35A62A3A3A45A5A5A",
      INIT_21 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_22 => X"9E9E9E9E9D9D9D9E9D9D9D9D9D9D9D9D9D9D9D9D9595959594949494A35A9394",
      INIT_23 => X"D7D7D7D797D7D7D7969697979696969696969696969696969E9696969E9E9E9E",
      INIT_24 => X"D6D6D6D6D6D6D6D6D6D6D6D6D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_25 => X"D5D5D5D5D5D5D5D5D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_26 => X"E0E0E0E0D8D8D8D8D1D0D8D8D2D2D2D2D3D3D3D3D4D4D3D3D4D4D4D4D5D4D4D4",
      INIT_27 => X"6262625A62A262A262625A62A2A25A62626262A2A25AA25AE062625AE0E0E0E0",
      INIT_28 => X"A3A3A3A3A3A262A35A625AA262A2A3A2A3ABA36262626262A3A3A3A26262A3A3",
      INIT_29 => X"5A625A5A5AA2625AA3A3A25AA3A3A3A3A3A3A3A3A3A3A3ABA2A2A262A3A3A3A3",
      INIT_2A => X"A2625A625A5AA2A3625A5A5A5A5A62625A5A5A5A5A625A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"A2A2A262A3A3A2A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A362A3A2626262",
      INIT_2C => X"ACADACADA4A492AC5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A",
      INIT_2D => X"B5B5B5B6B5B5B5B5ADB5B5B5ADADADADADADADADADADB5ADADADADADADADADAD",
      INIT_2E => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6B6B6B6B6",
      INIT_2F => X"ADADADACB5B5B5ADB5B5B5B5F5F5B5B59A9AF5F5F6F6F5F5FEAD92A3F6F6F6FE",
      INIT_30 => X"5151595951515151515151515151515151515151A3A35151ACACACABACACACAC",
      INIT_31 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_36 => X"A3A3A3A362A26262626262A36262A3A2A262626262626262A3626262626262A3",
      INIT_37 => X"A35A5959A3A3A3A3A2A2A2A3A2A2A3A362A2A3A2A262A3A2A3A3A2A2A3A2A262",
      INIT_38 => X"5A5A5A635A5A5A5A5A5A5A5A5A5A5A5A595A595A5A595A595A5A59595A5A5A5A",
      INIT_39 => X"A3A3A3A3A2A3A2A3A3A2A3A2A2A3A2A2A2A3A3A3A3A3A3A35A62A3A3635A5A5A",
      INIT_3A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_3B => X"9E9E9E9E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D949C9C9C5A9B9494",
      INIT_3C => X"D7D7D7D7D7D7D7D796969696969696969E9696969E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_3D => X"D6D6D6D6D7D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_3E => X"D5D5D5D5D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3F => X"D8D8D8E0D0D8D8D8D2D2D1D1D3D3D3D2D4D4D3D3D4D4D4D4D5D4D4D4D5D5D5D5",
      INIT_40 => X"626262A25A5A62626262625AA262A26262626262625A62A2E0E0A262E0E0E0E0",
      INIT_41 => X"A3A3A3A35AA2A2A3A262A3A3A262A362A2A26262A262A2A2A262A2A2A2A3A262",
      INIT_42 => X"A25A6262A2626262A3A3A25AA3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3",
      INIT_43 => X"62A2A25A5A62A2625A5A5A5A6262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_44 => X"A3A2A262A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3625A5A62A36262",
      INIT_45 => X"ACADADACA4A492AC5A5A5AA45A5A5A5A5A5A5A5A5A5A5A5A62625A5AA262625A",
      INIT_46 => X"B5B5B6B6B5B5B5B5ADB5B5B5ADADADADADADADADADADB5ADADADADADADADADAD",
      INIT_47 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6F6",
      INIT_48 => X"ADADADACB5B5B5B5B5B5B5B5F5F5B5B59B92ADF5F6F6F5F5FEF592A3F6F6F6FE",
      INIT_49 => X"5159595951515151515151515151515151515151A3A35151ACACACACACACACAC",
      INIT_4A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4F => X"A2A2A2A2A2A2A262626262A2A262A2A36262626262626262A362A3A362626262",
      INIT_50 => X"A3A3A35AA2A2A3A3A2A2A2A2A3A2A3A362A2A262A2A262A2A3A2A3A3A2A2A2A2",
      INIT_51 => X"5A5A5A5A5A5A5A5A595A5A5A59595A595A5A5A5959595A595A5A5A5A595A5959",
      INIT_52 => X"A2A3A3A3A3A3A3A3A2A2A3A2A2A3A3A2A3A3A3A3A3A3A3A35AA3A3A35A5A5A5A",
      INIT_53 => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_54 => X"9E9E9E9E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9C9C9C9D9B9C9C9C",
      INIT_55 => X"D7D7D7D7D7D7D7D7969696D69E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_56 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_57 => X"D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_58 => X"D8D8D8D8D2D1D1D0D3D3D2D2D4D3D3D3D4D4D4D4D4D4D4D4D5D5D5D5D5D5D5D5",
      INIT_59 => X"625A62A25A6262626262A2626262A2A262A2A2A262626262E0E0E0A1D8E0E0E0",
      INIT_5A => X"A2A3A3A3626262A2A2A2A362A262A3A26262A2A25AA2A262A2A2A262A3A2A262",
      INIT_5B => X"5A5A5A5A5A5A5A62A362625AA3A26262A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5C => X"5A5AA25A5A5A5A5A5A5A5A5A6262625A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"A262625AA2A2A2A3A2A2A3A3A3A3A2A2A2A3A3A35AA3A3A2625A5A5A5A626262",
      INIT_5E => X"ACADACACA4A492AC5A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A625A5A5A62625A5A",
      INIT_5F => X"B5B5B5B6B5B5B5B5ADB5B5B5ADADADADADADADADADB5B5ADADADADADADADADAD",
      INIT_60 => X"F6F6F6ADF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6",
      INIT_61 => X"ADADADACB5B5B5B5B5B5B5B5F5B5B5B5A492A4F5F6F6F5F5FEF6929BADB5F6F6",
      INIT_62 => X"5151595951515151515151515151515151515151A3A35151ACACACACACACACAC",
      INIT_63 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_64 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_68 => X"A362A3A26262A2A2A3A3A3A3A362A3A362626262626262626262A26262626262",
      INIT_69 => X"A3A3A3A3A3A3A3A3A3A3A2A3A2A2A2A2A2A2A262A3A2A2A3A3A362A2A2A2A2A3",
      INIT_6A => X"5A595A595A5A595A5A5A5A595A5A5A5A5A5A5A5A5A5A595AA35A5A5AA3A3A3A3",
      INIT_6B => X"A3A3A3A3A3A3A3A2A3A2A3A2A3A3A3A3A2A3A3A3A2A3A3A25AA3A3A25A5A5A5A",
      INIT_6C => X"5A5A5A9CA3A3A25AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6D => X"9E9E9E9E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9C9C9C9D9C9C9C9C",
      INIT_6E => X"D7D7D7D7DEDFD7D79E9E9EDE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_6F => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_70 => X"D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D6D7D7D7D7",
      INIT_71 => X"D1D0D8D8D3D2D2D2D3D3D3D3D4D4D4D4D4D4D4D4D5D5D5D4D5D5D5D5D5D5D5D5",
      INIT_72 => X"5A5AA262625A5A5AA3A3A262A26262A2A3A3A2A2A2A3A3A3E0E0E0E0D8D8D8D8",
      INIT_73 => X"A26262A2A262A262A3A3A2A2A26262A3A2A262626262A262A2A2A262A3A262A2",
      INIT_74 => X"5A5A5A625A625A5AA362625A625A5A62A3A3A3A2A3A3A3A3A3A3A3A36262A2A3",
      INIT_75 => X"5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A6262A25A5A5A5A5A5A5A625A5A5A5A",
      INIT_76 => X"A2A262A2A3A2A26262A2A3A2A3A3A2A3A2A2A2A25A5AA3A25A5A5A5A5A5A6262",
      INIT_77 => X"ACADACACA4A492AC5A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6262625A",
      INIT_78 => X"B5B5B5B6B5B5B5B5B5B5B5B5ADADADADADADADADADB5B5ADADADADADADADADAD",
      INIT_79 => X"F6F6AD92F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6",
      INIT_7A => X"ADADADACB5B5B5B5B5B5B5B5F5F5B5B5AD929BF5F6F6F6F5F6F692A3919AA4AC",
      INIT_7B => X"5151595951515151515151515151515151515151ABA39A51ACACACACACACACAC",
      INIT_7C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7F => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__112_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized57\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized57\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_16_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_16_sp_1 <= addra_16_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_01 => X"A3A2A2A2A3A2A2A2A26262A262A3626262A3A362626262626262A26262A36262",
      INIT_02 => X"A2A3A3A3A3A3A3A3A262A2A3A2A2A3A2A3A2A2A2A3A2A2A3A3A2A3A3A3A3A2A2",
      INIT_03 => X"A3A36259595A62A35A595A595A5A5A595A5A5A5A5A5A5A5AA3A3A3A3A3A2A3A3",
      INIT_04 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A2A35AA3A3A25A5A5A5A",
      INIT_05 => X"5A5A9C9CA3A3A25AA3A3A3A3A3A3A3A3A2A2A3A3A2A3A3A2A3A3A3A3A3A3A3A3",
      INIT_06 => X"9E9E9E9E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9C9C9C9D9C9C9C9C",
      INIT_07 => X"DFDFDFDFDEDFDFDF9E9EDEDE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_08 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_09 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D6D7D7D7D7D7D7D7D7",
      INIT_0A => X"D2D2D2D1D3D3D3D3D4D4D3D3D4D4D4D4D5D5D4D4D5D5D5D5D5D5D5D5D6D6D5D5",
      INIT_0B => X"A262A3A2625A5A5AA362A3A263A3A3A25A63A363E0A25A5AD8D8E0E0D0D8D8D8",
      INIT_0C => X"A2A2A2A2A25AA26262A2A2A2A2A26262A2625A6262626262A25A6262A3A262A2",
      INIT_0D => X"625A5A6262626262A262A2A2625A5AA35A5A625AA2A262A25AA2A3A362626262",
      INIT_0E => X"5A5A5A5A5A5A5A5AA25A5A5A625A5A5AA26262625A5A5AA25A5A5A625A5A5A5A",
      INIT_0F => X"6262625AA2A2A2A2A262A2A3A2A262A2A3A3A2625AA2A3A35A5A5A5A5A5A5A5A",
      INIT_10 => X"ACADACACA4A392AC5A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625AA25A",
      INIT_11 => X"B5B6B6B6B5B5B5B5ADB5B5B5ADADADADADADADADADB5B5ADADADADADADADADAD",
      INIT_12 => X"F6F69B92F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6F6",
      INIT_13 => X"ADADADACB5B5B5B5B5B5B5B5F5F5B5B5F59A9AF5F6F6F6F5A3ADADA492929292",
      INIT_14 => X"5151595951515151515151515151515151515151ABA3A351ACACACACACACACAC",
      INIT_15 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1A => X"A3A2A2A3A2A262A3626262A2A2A3A36262A3A36262A362626262626262626362",
      INIT_1B => X"A3A3A3A3A2A3A3A3A3A2A3A262A2A2A2A3A2A2A3A3A2A3A362A36262A2A3A362",
      INIT_1C => X"A3A3A3A2A3A3A3A3A25A5AA2A3A3A3A3A2A3A3A3A3A3A3A3A2A2A3A3A3A3A3A3",
      INIT_1D => X"A2A3A3A2A2A3A2A3A3A3A2A2A2A3A3A3A3A3A3A2A3A3A2A362A3A2A3595A5A5A",
      INIT_1E => X"5A9C9C9CA3A3625AA3A3A3A3A3A3A3A3A2A3A3A3A2A3A3A2A3A3A3A2A3A3A2A3",
      INIT_1F => X"9D9E9E9E9D9D9D9D9D9D9D9DA5A5A5A5A5A5A5A59DA5A5A59C9C9C9D9C9C9C9C",
      INIT_20 => X"DFDFDFDFDEDFDFDF9E9E9EDE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_21 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFDF",
      INIT_22 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_23 => X"D3D3D2D2D4D3D3D3D4D4D4D4D5D4D4D4D5D5D5D5D5D5D5D5D6D5D5D5D6D6D6D6",
      INIT_24 => X"A3A363A3626262A3A2A3A3A25B5AA3A35B5B5B5BE0E0A15BD8D8D8D8D2D1D1D8",
      INIT_25 => X"A2A2626262A2A2A26262A2A2A26262626262626262625A62A25A6262ACA26262",
      INIT_26 => X"5A5A6262625A625A62A2A2625A5A5AA35A5A5A5A5A5A5A5A6262A262A2A2A262",
      INIT_27 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA262625A5AA2A2A25A5A5A5AA25A5A5A",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A3A3A35AA3A3A25A5A5A5A5A5A5A5A",
      INIT_29 => X"ACADACACA4A39AAC5A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A625A5A5AA2A262A2",
      INIT_2A => X"B5B5B6B6B5B5B5B5ADADADB5ADADADADADADADADADB5ADADADADADADACADADAD",
      INIT_2B => X"F6F69B92F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6",
      INIT_2C => X"B5ADADACACACACB5B5ADADACF5F5B5B5F59B92ACF6F6F6F5929AA4F59292929A",
      INIT_2D => X"5151595951515151515151515151515151515151ABA3A351ACACACACACACACAC",
      INIT_2E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_30 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_33 => X"A3A2A3A3A36262A26262A2A2A3A362626262A3A362626262A3A3A262A3A3A3A3",
      INIT_34 => X"A3A3A3A362A3A2A3A2A2A262A262A2A2A3A362A2A2A2A2A2A2A262A2626262A2",
      INIT_35 => X"A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A3A3A2A3A3A3A3A3A3A3A3A2A2A3A3A2A2",
      INIT_36 => X"A3A2A2A3A3A3A2A2A3A3A3A3A2A3A3A3A2A2A3A3A2A3A2A3A2A3A2A35A5A5A5A",
      INIT_37 => X"9C9C9C9CA2625A5AA3A3A3A3A3A3A3A3A2A3A3A3A3A3A2A3A3A3A3A2A2A3A3A2",
      INIT_38 => X"A5A6A69EA5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A4A4A59C9CA4A4",
      INIT_39 => X"DFDFDFDFDEDFDFDF9E9EDE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_3A => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFD7D7D7DFDFDFDFDFDFDFDF",
      INIT_3B => X"D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_3C => X"D3D3D3D3D4D4D4D4D4D4D4D4D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6",
      INIT_3D => X"5B5B5B5BA2A2A3A3A3A2A3A25B5B5BA35B5B5B5BD8D8E0A1D1D0D8D8D3D2D2D1",
      INIT_3E => X"62625A625A5A5A5A625A625A6262625AA2A262A2A26262A2A2A25A62AC62A2A2",
      INIT_3F => X"5A5A625A5A62625A62A262625A5AA3A25A5A5A5A5A5A625A625A5A5AA262A2A2",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A625A5A5AA2A2A3A25A5A5AA2625A5A62",
      INIT_41 => X"A2A2A262A2A2A2A2A2A2A362A2A262A2A2A3A2A2A3A2A3A35A5A5A5A5A5A5A5A",
      INIT_42 => X"ACACACACA49B9BAC5A5AA4A45A5A5A5A5A5A5A5A5A5A5A5A625A5A5A62A26262",
      INIT_43 => X"B5B5B5B6ADB5B5B5A4A3A4ACADADADADADADADADADB5B5ADADADADADADADADAD",
      INIT_44 => X"F6F6A492B5B5F6F6F6B5B5B5F6F6F6F6ADADF6F6F6F6F6B5B6F6F6F6B6B6B6B6",
      INIT_45 => X"B5ADADAD929292AD9B929292F5F5B5ACF5AC929AF6F6F6F59A9292A49292929A",
      INIT_46 => X"5151515951515151515151515151515151515151ACA3A359ACACACACACACACAC",
      INIT_47 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4C => X"A2A3A3A262A2A3A36262A2A2A362A2A36262626262626262A3A3A362A3A3A3A3",
      INIT_4D => X"A3A3A3A3A2A3A3A3A26262A262626262A2A26262A2A362A2A362A2A2A3A362A3",
      INIT_4E => X"A2A2A2A3A3A3A3A3A2A3A2A3A2A2A2A2A3A2A3A2A2A3A2A3A2A3A3A3A3A2A2A3",
      INIT_4F => X"A2A2A3A3A3A3A3A3A3A3A2A2A2A2A2A3A3A3A2A3A3A3A3A362A3A3A35A5A5A5A",
      INIT_50 => X"9C9C9CA45A5A5A9CA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A2",
      INIT_51 => X"A6A6A6A6A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A4A4A5A4A4A4A4",
      INIT_52 => X"DFDFDFDFDEDEDFDF9E9EDEDE9E9E9E9E9E9E9E9E9E9E9E9EA6A69E9EA6A6A6A6",
      INIT_53 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_54 => X"D6D6D6D6D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_55 => X"D4D4D3D3D4D4D4D4D5D5D5D4D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_56 => X"5B5B5B5BA262A35AA3A3A2A25B5B5B5B995B5B5BD8D8D8D8D2D2D1D0D3D3D3D2",
      INIT_57 => X"5AA2A2625A5A5A5A5A625A6262625A5A62A262A262A26262A262A262A3A25AA2",
      INIT_58 => X"625A5A5AA25A625A62625A5A62A2A3625A5A5A5A5A5A5A5A5A625A5A62A2625A",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5AA3A262625A5A5AA25A5A5A5A",
      INIT_5A => X"A2A2A262A2A2A2A2A362A2A2A2A3A2A3A2A3A2A2A3A3A2A35A5A5AA25A5A5A5A",
      INIT_5B => X"ACACACACA49BA3AC5AA3A4A45A5A5A5A5A5A5A5A5A5A5A5A5A625A5A625A625A",
      INIT_5C => X"B5B5B5B5A4B5B5B592929292ADADA49AADADADADADB5ADADADADADADADADADAD",
      INIT_5D => X"B5F6B59B9AA3A4ADA49B9292F6F6F6AD9292ADF6F6ADAC9BB6B6F6F6B6B6B6B6",
      INIT_5E => X"ADADADAD929292AC92929292B5B5AC92F5AD9292ACF6F6F59A9A9A9292929292",
      INIT_5F => X"5151515951515151515151515151515151515151ACA3A35AACACACACACACACAC",
      INIT_60 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_61 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_62 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_65 => X"A2A3A362A2A3A3A3A2A2A362A3A2A362A362626262A362A2A36262A3A3A3A3A3",
      INIT_66 => X"A3A2A2A2A3A2A2A3626262A262626262A2A2A3A2626262A3626262A2A2A262A2",
      INIT_67 => X"A3A3A3A3A3A3A3A3A2A3A3A3A2A3A2A2A3A2A2A3A2A3A2A2A26262A2A2A2A2A2",
      INIT_68 => X"A3A2A2A2A3A3A3A3A3A3A2A2A3A2A3A3A3A2A3A3A3A3A2A3A2A3A3A25A5A5A5A",
      INIT_69 => X"A4A4A4A45A5A9B9CA3A3A3A3A2A3A3A3A3A2A2A3A3A2A3A3A3A2A3A3A3A2A3A2",
      INIT_6A => X"A5A6A6A6A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A4A5A5A4A4A4A4",
      INIT_6B => X"DFDFDFDFDEDEDEDF9E9E9EDE9E9E9E9EA69E9E9EA6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6C => X"D7D7D7D7D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_6D => X"D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_6E => X"D4D4D4D4D5D5D4D4D5D5D5D5D5D5D5D5D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_6F => X"5A5A5B5B62A2A3625B5AABA35B5B5B5BD8995B5BD1D0D8D8D3D3D2D2D4D3D3D3",
      INIT_70 => X"5AA2A2A25A5A5A5A625A5A5A5A625A5A6262625A62625A626262A262A3625A5A",
      INIT_71 => X"5A5A5A5A5A5A5A5A6262625AA2A35A625A5A5A5A5A5A5A5A625A5A5AA262A262",
      INIT_72 => X"5A5A5A595A5A5A5A5A5A5A5A5A5A5A5AA25A5A5AA262625A5A625AA25A5AA25A",
      INIT_73 => X"62A2A262A2A2A3A2A3A3A2A2A3A2A2A2A3A2A3A2A3A3A2A35A5A5AA25A5A5A5A",
      INIT_74 => X"ACACACACA49BA4AC5AA3A4A45A5A5A5A5A5A5A5A5A5A5A5A6262625A625A5A5A",
      INIT_75 => X"B5B6B5B6ADB5B5B59292929BADA49292ADADADADADB5ADADADADADADADADADAD",
      INIT_76 => X"9BA4ACA39292929292929292F6F6AC929292ADF6AD9B9292F6F6F6F6B6B6B6B6",
      INIT_77 => X"B5ADADAD929292AC92929292ADAD9292F5F59B929AF5F6F59A9A9A929292929A",
      INIT_78 => X"5151515951515151515151515151515151515151ACABA35AACACACACACACACAC",
      INIT_79 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259995999",
      INIT_7B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7E => X"A3A36262A2A3A3A3A3A362A3A26262A3A3A3A362A3A3A3A262A26262A362A3A3",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2626262A362A2A2A262A2A2A2A362A2A2A2A2A3A2A2A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(10),
      I5 => addra_16_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__105_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(16),
      I1 => addra(11),
      I2 => addra(13),
      O => addra_16_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized58\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized58\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A2A3A3A3A2A2A3A3A3A3A3A3A3A2A3A262A3A2A2A2A3A2A26262A2A2",
      INIT_01 => X"A3A2A3A3A3A3A3A2A3A2A3A3A3A2A3A3A3A3A3A2A3A3A2A362A3A3A35A5A5A5A",
      INIT_02 => X"A4A4A4A4629BA4A4A3A3A3A2A2A3A3A3A2A3A2A3A3A2A3A2A3A3A2A3A3A3A3A3",
      INIT_03 => X"A5A6A6A6A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A4A4A5A4A4A4A4",
      INIT_04 => X"DFDFDFDFDEDEDEDE9E9EDEDEA6A6A69EA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_05 => X"D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_06 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_07 => X"D5D4D4D4D5D5D5D5D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6",
      INIT_08 => X"A35A5A5BABA2A2A35B5B5AA35A5A5A5AD8D8995BD2D2D1D1D3D3D3D3D4D4D4D4",
      INIT_09 => X"5AA262625A625A5A5A5A62625A5A5A5A5A5A5A5A62625A5A62A2A2A2A3A35AA2",
      INIT_0A => X"5A5A5A62A26262625A626262A35A5A625AA262625AA25A5A5A5A5A5A625A5A5A",
      INIT_0B => X"595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_0C => X"62A262A262A2A2A2A2A362A2A3A2A3A2A3A3A2A2A3A3A2A25A595A5A5A5A5A5A",
      INIT_0D => X"ACACACACA49AACAC5AA3A4A45A5A5A5A5A5A5A5A5A5A5A5A625A625A62625A5A",
      INIT_0E => X"B5B5B5B6B5B5B5B59292A4ADAD929292ADADADADADB5ADADADADADADADADADAD",
      INIT_0F => X"9292929A9292929292929292F6AD92929292ADF692929292B6F6F6B5B6B6B5B6",
      INIT_10 => X"B5ADADAD929292AC92929292B5A39292F5F5AD9192A3F5F59A9A9A9A9292929A",
      INIT_11 => X"5151515951515151515151515151515151515151ACABA39AACACACACACACACAC",
      INIT_12 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_17 => X"A3A3A2A36262A2A362A3A3A26262626262626262A3626262A3A3A36262A3A3A3",
      INIT_18 => X"A2A3A2A2A2A262A362A2626262A26262A262A2A2A262A2A362A362A3A3A3A3A2",
      INIT_19 => X"A2A3A2A2A3A3A3A2A3A3A3A3A2A2A262A3A2A2A2A3A2A2A3A2A2A2A2A2A3A262",
      INIT_1A => X"A2A3A3A3A2A3A3A2A3A3A3A2A3A3A3A3A3A2A3A3A3A3A2A25AA3A3A3595A5A5A",
      INIT_1B => X"A4A4A4A49BA4A4A4A3A3A35AA3A3A3A3A2A3A3A3A3A3A2A3A3A2A3A2A2A3A3A3",
      INIT_1C => X"A5A5A6A6A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A4A4A5A4A4A4A4",
      INIT_1D => X"DFDFDFDFDEDEDEDEA6A6E6E6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1E => X"D7D7D7D7DFDFDFD7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_1F => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_20 => X"D5D5D5D4D5D5D5D5D6D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D7D6D6D6D7D7D7D7",
      INIT_21 => X"A3A35A5A5AA3A3625A5B5A5A5A5A5A5AD1D1D899D3D3D2D2D4D4D3D3D4D4D4D4",
      INIT_22 => X"A2A262625A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5AA3A362",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A625A5A625A5A62625AA2A3A2625A5A5A625A5A5A5A625A",
      INIT_24 => X"5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62",
      INIT_25 => X"A2A262A2A2A2A262A2A2A3A3A2A2A2A2A2A2A3A25AA3A2A25A5A5A5A5A5A5A5A",
      INIT_26 => X"ACACACACA492ACAC52A3A4A45A5A5A5A5A5A5A5A5A5A5A5A625A625A62625AA2",
      INIT_27 => X"B5B5B6B6B5B5B5B5929BADB592929292ADADADADADB5ADADADADADADADADADAD",
      INIT_28 => X"929292929292929292929292F6A492929292ADF692929292B6B6B6A4B6B6B6B6",
      INIT_29 => X"B5ADACAC929292AC92929292F5929292F5F5F5AC929AADF59A9A9A929292929A",
      INIT_2A => X"5151515151515151515151515151515151515151ACABA39AACACACACACACACAC",
      INIT_2B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599999",
      INIT_2D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_30 => X"626262A3626262A26262A262A2626262A2626262A3A262A2A3A3A362626262A3",
      INIT_31 => X"A2A3A2A2A3A3A3A3A2A262A2A3A2A3A2A2A3A2A2A262A2A362A2A2A2A3A2A262",
      INIT_32 => X"A3A2A362A3A3A3A3A2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A262A3",
      INIT_33 => X"A3A3A3A2A3A2A2A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A35AA3A2A35A5A5A5A",
      INIT_34 => X"A4A4A4A4A3A4A4A45A5A5A5BA3A35A5AA3A2A2A3A2A2A2A3A3A2A2A2A2A2A3A3",
      INIT_35 => X"ADADADAEADADADADADADADADADADADADA5ADADADA5A5A5A5A4A4A5A5A4A4A4A4",
      INIT_36 => X"E6E7E7DFE6E6E6E7A6E6E6E6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6AEAEA6A6",
      INIT_37 => X"DFDFDFD7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_38 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_39 => X"D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7",
      INIT_3A => X"A2A2A3635B5AA3A35B5B5B5B995B5B5BD2D2D1D0D3D3D3D3D4D4D4D4D5D5D4D4",
      INIT_3B => X"6262625A5A625A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5AA3A2",
      INIT_3C => X"5A625A5A625A5A5A5A5A5A625A625A5A62A3A362A3A3A3625AA262A25A5A6262",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"A2A2A262A2A2A262A2A2A262A2A26262A2A2A2625AA3A2A25A5A5A5A5A5A5A5A",
      INIT_3F => X"ACACACACA492ACAC52A4A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62A26262",
      INIT_40 => X"B5B5B6B6B5B5B5B592A4B5B592929292ADADADA4ADB5ADADADADADADADADADAD",
      INIT_41 => X"929292929292929292929292F6AD92929292ACF692929292F6B6AD92B6B6B6B6",
      INIT_42 => X"ADA49B9A929292AC92929292AD929292F5F5F5F592929BF59A9A9A9292929292",
      INIT_43 => X"5151515151515151515151515151515151515151ACACA39AACACACAC9A9BA3AC",
      INIT_44 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_45 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_46 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_49 => X"62A2A2A2A262626262A2A2A3A2626262A26262626262626262626262A3A26262",
      INIT_4A => X"A3A2A3A2A3A3A2A2A2A3A2A3A2A3A2A2A3A3A3A2A3A3A2A2A3A262A2A2A262A2",
      INIT_4B => X"A3A3A35AA3A3A3A2A2A3A3A3A2A2A2A2A2A3A2A3A2A2A2A2A3A2A262A2A262A3",
      INIT_4C => X"A2A3A3A3A3A2A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A35AA3A2A3595A5A5A",
      INIT_4D => X"A4A4A4A4A3A4A4A45A5A5BA3A3A35A5AA3A3A2A3A3A3A3A3A3A2A3A2A2A2A2A3",
      INIT_4E => X"ADADAEAEADADADADADADADADADADADADADADADADADADADADA4A4A4ADA4A4A4A4",
      INIT_4F => X"E7E7E7E7E6E6E6E6E6E6E6E6A6A6A6E6A6A6A6A6AEAEAEAEAEAEAEAEAEAEAEAE",
      INIT_50 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE7E7DFDFE7E7E7E7",
      INIT_51 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFD7",
      INIT_52 => X"D5D5D5D5D6D6D6D5D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_53 => X"A3A2A2A35B5B5BA35B5B5B5BD19A5B5BD3D3D2D2D4D4D4D3D4D4D4D4D5D5D5D5",
      INIT_54 => X"A262A2625A5A625A5A5A5A5A5A5A5A625A625A5A5A5A5A5AA25A5A5A5B5B5BA3",
      INIT_55 => X"5A625A5A5A5A5A5A5A5A625A625A5A5AA3A25A5A625A62A3A3A3A3A3625A5A62",
      INIT_56 => X"5A5A5A595A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"62A2625AA2A3A3A2A262A262A2A2A2A2A2A2A2A2A3A3A3A35A5A5A5A5A5A5A5A",
      INIT_58 => X"ACACACACA49AACAC52A4A4A45A5A5A5A5A5A5A5A5A5A5A5A625A5A5AA2A26262",
      INIT_59 => X"B5B5B5B6B5B5B5B592A4B5B592929292ADADAD91B5ADADADADADADADADADADAD",
      INIT_5A => X"929292929292929292929292F6F6A4929292A4F692929292B6B6A492B6B6B6B6",
      INIT_5B => X"A3929292929292AD92929292A4929292F5F5F5F592929AF59A9A9A9292929292",
      INIT_5C => X"5151515151515151515151515151515151515151ACACA3A3ACACACAC9292919A",
      INIT_5D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259599959",
      INIT_5F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_62 => X"62A3A2A2A2626262A3A262A26262A3A36262A262626262626262626262626262",
      INIT_63 => X"A2A2A262A3A3A362A3A3A3A2A2A3A3A2A2A3A3A3A2A3A2A3A2A262A3A3A262A3",
      INIT_64 => X"A3A35A5AA3A3A3A3A2A3A3A2A2A3A2A2A2A2A2A2A2A2A2A2A3A2A2A2A3A2A2A2",
      INIT_65 => X"A3A3A2A2A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A595A62",
      INIT_66 => X"A4A4A4A4A4A4A4A45A5B63A3A3A35A5AA2A2A3A2A3A3A3A2A3A2A2A2A3A3A2A3",
      INIT_67 => X"ADADADAEADADADADADADADADADADADADADADADADADADADADACACACADA4A4A4A4",
      INIT_68 => X"E6E7E7E7E6E6E6E6E6E6E6E6AEEEEEE6AEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE",
      INIT_69 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_6A => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFD7DFDFDFDF",
      INIT_6B => X"D6D6D5D5D6D6D6D6D6D6D6D6D6D6D6D6D7D7D7D6D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_6C => X"A3A262A25B5B5B5B5B5B5B5BD2D29A5BD4D3D3D3D4D4D4D4D5D5D5D4D5D5D5D5",
      INIT_6D => X"6259625A6262625A5A5A5A625A595A625A5A5A5A5A625A5AA3A2A262A3635B5B",
      INIT_6E => X"5A625A5A5A5A5A5A5A62625A5A5A5A625A5A5A5A5A5A5AA2A25A5A62625AA2A3",
      INIT_6F => X"5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"A2A36262A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A3A2A2A35A5A5A5A5A5A5A5A",
      INIT_71 => X"ACACACACA49AACAC52A4A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA2A362A2",
      INIT_72 => X"B5B5B6B6B5B5B5B592A4B5B592929292ADADA492ADADADADADADADADADADADAD",
      INIT_73 => X"929292929292929292929292F6F6F69B9292A3F692929292B6F69B92B6B6B6B6",
      INIT_74 => X"9292929292929BA3929292929A929292F5F5F5F5929292A49A9A9A9A92929292",
      INIT_75 => X"5151515151515151515151515151515151515151ACACABA3ACACACAC92929291",
      INIT_76 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595999",
      INIT_78 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7B => X"A3A3A3A2A262A26262A3A3A362A3626262A36262A2A2A2A262626262A3626263",
      INIT_7C => X"A2A3A2A3A3A36262A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A262A3",
      INIT_7D => X"A3A35A5AA3A3A3A362A3A3A3A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A3A2A262",
      INIT_7E => X"A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A595AA3",
      INIT_7F => X"A4A4A4A4A4A4A4A45B5B5B63A3A2A359A2A2A3A3A2A3A2A3A3A2A3A3A3A2A3A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__104_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized59\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized59\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADAEADADADADADADADADADADADADADADADADADADADADA4ACACADA4A4A4A4",
      INIT_01 => X"E6E7E7E7EEE6E6E6EEEEEEEEEEEEEEEEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE",
      INIT_02 => X"DFDFDFDFDFDFDFDFDFDFDFDFE7E7DFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_03 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFD7DFDFDFDFDFDFDFDF",
      INIT_04 => X"D6D6D6D6D6D6D6D6D6D6D6D6D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_05 => X"5AA3A2625A5A5A5A5A5A5A5AD3D3D29AD4D4D4D3D5D4D4D4D5D5D5D5D5D5D5D5",
      INIT_06 => X"5A625A5A5A62A25A5A6262625962625A5A5A5A5A5A5A5A5A5BA3AB5A62A35B5B",
      INIT_07 => X"595A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A625A625A62A2A2A3A3A2",
      INIT_08 => X"5A5A5A5A5A595A595A59595A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A59",
      INIT_09 => X"62A26262A26262A362A26262A2A2A2A2A262A2A2A3A2A2A25A5A59625A5A5A5A",
      INIT_0A => X"ACACACADA39BACAC5AA4A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A",
      INIT_0B => X"B5B5B6B6B5B5B5B592A4B5B592929292ADAD9B92B5ADADADADADADADADADADAD",
      INIT_0C => X"929292929292929292929292F6F6F6AD92929BF692929292B6B59B92B6B6B6B6",
      INIT_0D => X"929292929292A3929292929292929292F5F5F5B5929292929A9A9A9292929292",
      INIT_0E => X"5151515151515151515151515151515151515151ACACABA3A4A4ACAC92929292",
      INIT_0F => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299A2A2A259595959",
      INIT_11 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_14 => X"A3A3A3A3A26262A36262A36262A3626262A262626262626262626262A3626262",
      INIT_15 => X"62A2A3A3A3A2A3A2A3A3A3A3A2A3A3A3A3A3A3A3A2A3A2A3A3A3A3A3A3A3A3A2",
      INIT_16 => X"A3A35A5AA3A3A3A2A3A3A3A3A2A2A2A2A2A2A2A3A3A3A3A3A3A2A3A2A3A2A3A3",
      INIT_17 => X"A2A3A3A2A3A3A3A2A2A3A3A3A3A3A3A2A3A3A3A35A5AA3A3A3A3A3625A595AA3",
      INIT_18 => X"A4A4A4A464A4A4A45B5B5B5BA2A2A363A3A3A2A3A2A2A3A3A2A3A3A2A3A2A2A2",
      INIT_19 => X"ADADADADADADADADADADADADADADADADADADADADADADADADA4A4A4ACA4A4A4A4",
      INIT_1A => X"EEEEE6E7EEEEEEEEEEEEEEEEEEEEEEEEAEAEAEEEAEAEAEAEAEAEAEAEADAEAEAE",
      INIT_1B => X"DFDFDFDFDFDFDFDFE7E7E7DFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_1C => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_1D => X"D6D6D6D6D6D6D6D6D7D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_1E => X"5A5AA3A25B5B5B5B9B635B5BD4D3D3D2D4D4D4D4D5D5D5D4D5D5D5D5D6D6D6D5",
      INIT_1F => X"A3A3ACA35A625A5A5A625A5A5A625AA25A5A5A5AA3A3A25A5B5BA3A362A3635B",
      INIT_20 => X"5A5A5A5A5A62595A5A5A5A5A5A5A5A5A5AA25A5A5A5A5A5A5AA26262A262A25A",
      INIT_21 => X"5A5A5A595A595A5A5A5A59595A5A5A595A59595A5A5A5A595A5A5A5A5A595A59",
      INIT_22 => X"A262A2A2A26262A3A3A26262A3A3A2A2A2A3A3A2A2A3A2A35A5AA3A35A5A5A5A",
      INIT_23 => X"ACACACAD9B9BACAC5AA4A4A45A5A5A515A5A5A5A5A5A5A5A5A5A5A5A625A6262",
      INIT_24 => X"B5B5B5B6B5B5B5B592A3B5B592929292ADAD9292ADADADADADADADADADADADAD",
      INIT_25 => X"9292929292929292A3929292F6F6F6F6929292AD92929292B6AD9292B6B6B6B6",
      INIT_26 => X"92929292929292929292929292929292ADF5F5AC929292929A9A9A9A92929292",
      INIT_27 => X"515151515151515151515151515151519A515151ACACACA39A91A3AC92929292",
      INIT_28 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A29999A1A259595959",
      INIT_2A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2D => X"A3A3A3A362A2A2A362A362A26262A2A36262626262626262626262A2A3A3A362",
      INIT_2E => X"62A2A2A2A2A262A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2F => X"A3A35A5AA2A3A2A2A3A3A2A3A2A2A2A3A2A3A2A2A3A262A2A2A2A2A3A3A3A3A2",
      INIT_30 => X"A2A3A3A3A3A3A2A2A3A3A3A2A3A3A3A35AA3A3A35A5A5A5AA2A3A35A595A5AA3",
      INIT_31 => X"A4A4A4A45C5C64A45B5B5B5CA2A2A35BA2A2A3A2A2A2A3A3A2A3A3A2A3A3A3A3",
      INIT_32 => X"ADADADADADADADADADADADADADADADADADADADADA5ADADADA4A4A4A4A4A4A4A4",
      INIT_33 => X"EEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEAEAEAEEEAEAEAEAEAEAEAEAEAEAEAEAE",
      INIT_34 => X"DFDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFEFEF",
      INIT_35 => X"D7D7D7D7D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_36 => X"D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_37 => X"5B5BA3A25B5B5B5B935B5B5BD4D4D3D3D5D4D4D4D5D5D5D5D6D5D5D5D6D6D6D6",
      INIT_38 => X"A363ABA25A5A5AA35A5A5A5A5A5A5A5AA26262A26363A3A35B5B5B5AA2A3A35B",
      INIT_39 => X"5A5A5A5A595A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A62625A5AA25A625A",
      INIT_3A => X"5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"A262A2A26262A262A2A262A2A2A2A2A2A2A3A3A2A2A3A2A3A3A3A2A25A5A5AA2",
      INIT_3C => X"ACACACAD9AA4ACAC9AA4A4A45A5A5A515A5A5A5A5A5A5A5A5A5A5A5A62A25A5A",
      INIT_3D => X"B5B5B5B6B5B5B5B5929BB5B592929292ADA49292B5ADADADADADADADADADADAD",
      INIT_3E => X"9292929292929292AD9A9292F6F6F6F6929292AC92929292B6AD9292B6B6B6B6",
      INIT_3F => X"92929292929292929292929292929292ACF5F5A4929292929A9A9A9292929292",
      INIT_40 => X"515151515151515151515151515151519A515151ACACACA3929292AC92929292",
      INIT_41 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A1999999A1999999995999999959595959",
      INIT_43 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"ABABABABABABABABA2ABA2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_46 => X"A3A3A3A3A3A3A3A3626262A3A2A26262A36262626262A26262A36262A3A3A363",
      INIT_47 => X"A262A262A3A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_48 => X"A2A35A5AA2A3A2A3A2A3A2A2A2A2A2A2A2A2A2A2A3A3A3A2A2A2A2A262A3A3A2",
      INIT_49 => X"A2A3A2A2A2A3A3A3A3A3A3A35A5AA3A35A5A62625A5A5A5AA3A35A5A5A5A5AA3",
      INIT_4A => X"A4A4A4A45C5C5C5C5B5B5B5CA2A35B5BA2A2A2A2A3A3A2A2A3A3A3A3A2A3A2A3",
      INIT_4B => X"ADADADADADADADADADADADADADADADADADADADADA5A5A5ADA4A4A4A4A4A4A4A4",
      INIT_4C => X"EEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEAEAEEEEEAEAEAEAEAEAEAEAEAEAEAEAE",
      INIT_4D => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFE7E7E7EFEFEFEFEFEFEFEF",
      INIT_4E => X"D7D7D7D7D7D7D7D7DFD7D7D7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_4F => X"D6D6D6D6D7D7D7D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_50 => X"5B5B63A35B5B5B5BD3935B5BD4D4D4D4D5D5D5D5D5D5D5D5D6D6D6D5D6D6D6D6",
      INIT_51 => X"5A5B63A3A3A3A3A3625A5A5AA2A2A262A3A35A5A5B5B5B5B5A63635B62A2A35A",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A595A5A5A5A5A62625A5A6262A2A2",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"62A26262A2A2A2A2A2A2A3A2A2626262A2A2A2A2A2A262A2A3A3A2A25A5AA3A3",
      INIT_55 => X"ACACACAD9AACACACA3A4A4A45A5A5A515A5A5A5A5A5A5A5A5A5A5A5A625A625A",
      INIT_56 => X"B5B5B6B6B5B5B5B5929AADB592929292AD9B9292B5ADADADADADADADADADADAD",
      INIT_57 => X"9292929292929292F6AC9292F6F6F6F6929292A392929292B6AC9292B6B6B6B6",
      INIT_58 => X"929292929292929292929292929292929BF5F5A3929292929A9A9A9A92929292",
      INIT_59 => X"51515151515151515151515151515151A3515151ACACACA39A9291A392929292",
      INIT_5A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A2A1999999A1999999995999999959595959",
      INIT_5C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"A2A2A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5F => X"62A2A3A3A3A2A2A362A2A3A362626262A362626262A3A3A362A3A3A3A3A362A3",
      INIT_60 => X"A2A2A2A3A3A3A3A3A2A3A3A2A3A362A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_61 => X"A2A35A5AA2A2A3A2A2A3A2A2A2A2A362A3A2A3A3A3A2A2A3A2A3A3A3A3A3A2A3",
      INIT_62 => X"A3A3A3A2A3A2A3A3A3A3A3A35A5A5A5A5A5A5A5A5A5A5A5AA3A35A5A5A5A5AA3",
      INIT_63 => X"5C5CA4A45C5C5C5C5B5B5B5CA35B5B5BA3A3A3A3A3A3A2A2A2A3A3A3A2A3A3A2",
      INIT_64 => X"ADADADB5ADADADADADADADADADADADADA5A5ADADA5A5A5A5A4A4A4A4A4A4A4A4",
      INIT_65 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEAEEEEEEEAEB6AEAEAEAEAEAEADAEAEAE",
      INIT_66 => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFE7E7EFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_67 => X"D7D7D7D7DFD7D7D7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE7E7E7E7",
      INIT_68 => X"D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_69 => X"5B5A63A35B5B5B5AD4D4935BD5D4D4D4D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6",
      INIT_6A => X"5B5B635AABA35B5BA3A3A3A3A362A2AB5AA35AA35A5A5A5AA3A3A3A36262A3A3",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A3A3A2A3A3A3A3",
      INIT_6C => X"5A5AA3A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"6262A36262A2A262A2A26262A2A262A2A3A2A3A2A2A2A2A3A2A2A2A3A3A3A3A3",
      INIT_6E => X"ACACACAD9AACACACA3A4A4A45A5A5A515A5A5A5A5A5A5A5A5A5A5A5A62625A62",
      INIT_6F => X"B5B5B5B6B5B5B5B59292ADB592929292AD929292B5ADADADADADADADADADADAD",
      INIT_70 => X"9292929292929292F6F6A492B5F6F6F69292929292929292B6A49292B6B6B6B6",
      INIT_71 => X"929292929292929292929292929292929AF5F59B929292929A9A9A9A92929292",
      INIT_72 => X"51515151515151515151515151515151A3515151ACACACAB9A92929A92929292",
      INIT_73 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A2A29999A1A1999999995999999959595959",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"A2A3ABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_78 => X"6262A36262A262A36262A3A2626262A2A3A26262A3A36262A3A3A3A3A2A2A3A3",
      INIT_79 => X"A262A262A3A3A3A2A2A2A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7A => X"A2A35A5AA2A2A2A2A3A3A2A2A3A2A2A3A2A2A3A2A3A3A3A3A2A3A2A3A262A2A3",
      INIT_7B => X"A3A3A3A3A3A3A2A35A5A5AA35A5A5A5A5A5A5A5A5A5A5A5AA3625A5A59595AA3",
      INIT_7C => X"5C5C5C5C5C5C5C5C5B5B5B5C5B5B5B5BA3A2A3A2A3A3A2A3A2A3A2A2A2A3A3A3",
      INIT_7D => X"ADADADADADADADADADADADADADADADADA5A5A5A5A5A5A5A5A4A4A4A4A4A4A4A4",
      INIT_7E => X"EEEEEEEEEEEEEEEEEEEEEEEEF6F6F6F6F6F6F6F6B6B6B6B6B6B6B6B6B5B6B6B6",
      INIT_7F => X"E7E7E7E7E7E7E7E7E7E7E7E7EFEFE7E7EFEFEFEFEFEFEFEFEFEFEFEFEEEEEFEF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(10),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__111_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(12),
      I4 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__107_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(17),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A25A5A5A5A",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_02 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_04 => X"5A5A5A5A6363A35B5A5A5B635A5A5A5A5A5A5A5A5A5B5B5A5B5A5A5A635B5B5B",
      INIT_05 => X"5A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A46363A3A3A45A5A5B63",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A35A5AA3A3A3A3636363A3",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"626262A2626262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A",
      INIT_0B => X"A2625A62626262626262625A626262625A62625A5A62626262626262A2626262",
      INIT_0C => X"626262A26262A262A2626262626262A26262A2626262626262A2626262626262",
      INIT_0D => X"6262A262A2A2A262A2626262626262A2A2A2A2A2A262A2A2A2A2A262626262A2",
      INIT_0E => X"A26262A26262A262A262A26262A262A2A2A2626262A2A262A2A26262A2626262",
      INIT_0F => X"625A62626262626262626262626262625A62A25AA262A26262A26262A2A262A2",
      INIT_10 => X"62625A5A5A62625A625A5A62625A625A625A625A6262625A5A5A5A5A62625AA2",
      INIT_11 => X"5A5A5A625A5A5A625A5A5A5A5A5A5A5A5A5A62625A62625A62625A6262625A62",
      INIT_12 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A5A5A62",
      INIT_13 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62",
      INIT_14 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A5959595959595959",
      INIT_19 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A25A5A5A5A",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1D => X"5B5B5A5AA363A3635A5B5B5B5A5A5A5A5A5A5A5A635A5A5A5A5A5A5A5B5B5B5A",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5AA4A4A4635A63A3A4",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_23 => X"62625A626262A262A2A2A2A25A5A625A625A625A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"626262625A6262A2A262626262625A62625A626262626262626262626262A262",
      INIT_25 => X"62A262A2A2A2A2A2A2625A625AA26262A2A2626262626262A262626262626262",
      INIT_26 => X"626262A2A26262A2A262A262A2A26262A2A26262A2A2626262A2A262626262A2",
      INIT_27 => X"A26262A262626262A2A2A262A2A2A2A2A26262A2A262A2A2A2A2A2A2A262A262",
      INIT_28 => X"6262626262625A62A262626262626262A2A262626262A26262A2626262A2A262",
      INIT_29 => X"5A6262A2625A62625A62626262625A62625A5A625A625A5A62626262625A62A2",
      INIT_2A => X"5A5A62625A5A5A625A5A5A5A5A625A5A5A62625A5A5A5A5A62625A62A25A6262",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A5A625A5A625A625A6262",
      INIT_2C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A",
      INIT_2F => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5959595959595959",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A25A5A5A5A",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_36 => X"635A5A5A636363A45A5A63635A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5A5A",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A45A63A3A4A4",
      INIT_38 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3C => X"6262A26262626262626262626262626262626262626262625A5A5A625A625A5A",
      INIT_3D => X"5A5A62626262625AA2625A6262626262625A626262A262626262626262626262",
      INIT_3E => X"A2A2A2A2A2A262A262A262A262A2A2A2A2A26262626262625A626262A262625A",
      INIT_3F => X"A262A262626262A262A262A2A2A2A2A2A2A2A2A2626262A262A2A2A26262A2A2",
      INIT_40 => X"A2A2A2A2A2A262A262A26262A2A2A2A2A2A2626262A2A2A2A2A2A2A2A2626262",
      INIT_41 => X"62A2A2626262A2625A62A2626262A26262625A626262A26262A2626262A2A2A2",
      INIT_42 => X"5A62626262625A5A6262625A62625A5A625A6262625A625A62626262625A6262",
      INIT_43 => X"5A5A5A5A5A625A5A625A5A5A5A5A5A62625A5A62625A5A5A5A5A5A5A6262625A",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A625A5A5A5A5A625A62625A5A5A5A",
      INIT_45 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A",
      INIT_46 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_47 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_48 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_49 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5959595959595959",
      INIT_4B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4F => X"A35B5A5AA3A4A4A45A6363635A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5A5A5A5B5A",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5AA4A4A4A45B63A4A4",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"626262625A5A625A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"62626262626262625A62626262626262A262625A625A62626262626262626262",
      INIT_56 => X"6262A26262626262626262626262626262625A6262A2626262A2626262626262",
      INIT_57 => X"A26262A262626262A2A2A2A2A2A2A2625A626262626262626262A262A2A2A25A",
      INIT_58 => X"A2A262A2A26262A2A2A26262A2A2A2A2A2A26262A26262A262A2A2A26262A2A2",
      INIT_59 => X"A2A262A2A2A262A2A2A262A2A2A2A2A2A2A2A2A262A2A2A2A2A2A262A26262A2",
      INIT_5A => X"62A262626262626262A262A2626262A262626262A262A2A262A2A2A262A2A262",
      INIT_5B => X"62626262626262626262626262625A6262626262626262626262626262626262",
      INIT_5C => X"625A625A5A5A625A5A5A625A625A62626262625A62625A5A5A5A625A5A5A625A",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A625A5A5A5A5A5A",
      INIT_5E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_60 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_64 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A25A5A5A5A",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_68 => X"A45B5B5BA3A4A4A45B6363A35A5A5A5A5A5A5A5A5B5B5A5A5B5B5A5A5B5B5A5A",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA45A5A5AA4A4A4A46363A3A4",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"626262626262A2625A5A62625A5A6262625A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6E => X"626262A2626262625A626262625A625A6262625A626262625A6262625A625A5A",
      INIT_6F => X"62626262626262626262625A6262626262625A625A62A262626262626262625A",
      INIT_70 => X"A2A2A2A262A2A2A2A2A2A2626262A262626262626262626262626262A2626262",
      INIT_71 => X"A2A2A2A2A2A262A2A2626262A2A2A2A2A262A2A2A262A2A26262A2A2A26262A2",
      INIT_72 => X"A2A262A2A262A262A2A2A262A262A2A2A2A262A2A2A2626262626262A2A262A2",
      INIT_73 => X"A262A2626262626262A2626262626262A26262626262A2A2A2A2A2A2A2A2A262",
      INIT_74 => X"6262625A6262625A6262626262626262A2A2626262A262626262626262626262",
      INIT_75 => X"5A62625A5A625A6262625A5A625A5A5A5A625A5A62625A5A5A5A625A5A62625A",
      INIT_76 => X"5A5A5A625A5A5A5A625A5A5A5A5A625A62625A5A62625A5A5A5A5A5A5A5A5A5A",
      INIT_77 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_79 => X"5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7A => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7B => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959",
      INIT_7D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7F => X"ABABABABABABABABABABABABA2AAABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized60\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized60\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D7D7D7D7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE7E7DFDFE7E7E7E7E7E7E7E7",
      INIT_01 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_02 => X"5A5A5AAC5A5A5A5AD4D4D49BD5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D7D6D6D6",
      INIT_03 => X"5B5B5B63A3625A5B5A5A5A625B5A5AA35AA362A36362625A626262A3A2A26262",
      INIT_04 => X"A3A3A3A362A3ABA3A2625A5A5AA2A25A5A595A5A5A5A5A5A5B5B5A625B5B5B5B",
      INIT_05 => X"A3A3A3A35A5A5AA25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A3625A5A",
      INIT_06 => X"A36262A2A362A25AA2A2A3A2A2A2A262A3A3A2A3A2A2A2A3A3A2A2A2A3A3A3A2",
      INIT_07 => X"ACACACAD9AACACACA4A4A4A45A5A5A515A5A5A5A5A5A5A5A5A5A5A5A6262625A",
      INIT_08 => X"B5B5B6B6B5B5B5B59292ADB592929292A4929292ADADADADADADADADADADADAD",
      INIT_09 => X"9292929292929292F6F6F6A4A4F6F6F69292929292929292B6A49292B6B6B6B6",
      INIT_0A => X"9292929292929292929292929292929292ADF592929292929A9A9A9A92929292",
      INIT_0B => X"51515151515151515151515151515151A3515151ACACACAB92929292929292A3",
      INIT_0C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A2A29999A1A1999999995999999959595959",
      INIT_0E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"A2ABABA3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3",
      INIT_11 => X"6262A2A262626262A2626262626262A3A3A262A2626262A2A3A362A262626262",
      INIT_12 => X"A262A3A3A3A3A362A3A2A3A3A3A2A3A2A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3",
      INIT_13 => X"62A35A5AA2A2A2A3A2A2A2A3A2A3A2A2A2A3A2A362A2A3A2A2A2A2A262A2A2A3",
      INIT_14 => X"A2A3A2A2A3A2A2A25A5A5AA35A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A595A5AA3",
      INIT_15 => X"5C5C5C5C5C5C5C5C5B5B5B5C535B5B5BA2A3A35BA3A2A2A3A3A2A3A3A3A3A2A3",
      INIT_16 => X"ADADADADADADADADADADADADA5A5ADADA5A5A5A5A5A5A5A5A4A4A4A45C5C9CA4",
      INIT_17 => X"F6EEEEEEF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6B6B6B6B6ADADAEB6",
      INIT_18 => X"E7E7E7E7E7E7E7E7EFEFEFE7EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEEEEFEF",
      INIT_19 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_1A => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_1B => X"636363629B635B5BD5D4D4D4D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D7D7D7D6",
      INIT_1C => X"5A5A5A5AA3A25A5A625A5A6263625AA3A2A2A363A3A3A3A362A2A2A2A3A3A3A2",
      INIT_1D => X"A3A3A3A3A3A3A3A3A3A3A3A35A5A5A625A5A5A5AA3A35A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"A3A3A3A35A5A5AA3A3A3A25AA3A3A3A3A3A3A3A35A5A62A3A3A3625AA3A3A3A3",
      INIT_1F => X"62A26262A25A6262A2A2A2A3A2A2A2A2A2A2A2A3A3A2A2A3A2A3A2A2A3A3A3A3",
      INIT_20 => X"ACACACAD9BACACACA4A4A4A35A5A5A525A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_21 => X"B5B5B6B6B5B5B5B59292ADB5929292929B929292A3ACADADACA39A9BADADADAD",
      INIT_22 => X"92929292AC9A9292F6F6F6F69AB5F6F69292929292929292B6A49292B6B6B6B6",
      INIT_23 => X"9292929292929292929292929292929292ACB59A929292929A9A9A9A92929292",
      INIT_24 => X"51515151515151515151515151515151A3A35151A3ACACAB92929291929292AC",
      INIT_25 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A2A2999999A1999999995999999959595959",
      INIT_27 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"A2A2A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2A => X"A362A2A26262626262A262A26262A2A2626262A3626262A26262626262626262",
      INIT_2B => X"A262A3A2A3A3A362A3A3A3A3A3A3A3A3A2A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"A2A35A5AA2A3A2A2A2A2A2A2A2A2A2A2A2A3A2A2A3A3A3A2A2A3A3A2A2A2A2A2",
      INIT_2D => X"A2A3A2A2A3A3A2A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3",
      INIT_2E => X"5C5C5C5C5C5C5C5C535B5B5C53535353A3A3A353A3A2A2A2A2A2A2A3A2A3A3A3",
      INIT_2F => X"ADADADADADADADADA5A5ADADA5A5A5A5A5A5A5A5A4A5A5A55C9CA4A45C5C5C5C",
      INIT_30 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6AEB6B6B6ADADADAE",
      INIT_31 => X"E7E7E7E7EFEFEFE7EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFF6F6F6F7",
      INIT_32 => X"DFDFDFDFDFDFDFDFDFDFDFDFE7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_33 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFD7",
      INIT_34 => X"5A5A5A5AD49A5A5AD5D5D5D4D5D5D5D5D6D6D6D6D6D6D6D6D7D7D6D6D7D7D7D7",
      INIT_35 => X"5A5A5A5AA35A5A5A6262A25A5A5A5AA3A2AB625AA2A2A262A2A2A262A2A3A2A3",
      INIT_36 => X"A3A3A3A3A3A3A3A3A3A3A3A35A5AA3A35A5A5A5A5AA2A3A35A626262625A5A5A",
      INIT_37 => X"A3A3A3A35A5A5A5AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_38 => X"A262A26262A262626262A2A3A2A262A3A3A2A3A3A3A2A2A2A3A2A2A2A3A3A2A2",
      INIT_39 => X"ACACACADA3ACACACA3A4A49A5A5A5B525A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_3A => X"B5B5B6B6B5B5B5B5929AADB592929292929292929292929B92929292ADADAC9B",
      INIT_3B => X"92929292F6ADA49AF6F6F6F6929BF6F69292929292929292B6A49292B6B6B6B6",
      INIT_3C => X"9292929292929292929292929292929292A3B592929292929A9A9A9A92929292",
      INIT_3D => X"51515151515151515151515151515151A3A351519AACACAC9192929192929BAC",
      INIT_3E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A29999A1A1999999995999999959595959",
      INIT_40 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"A2A3AAABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_43 => X"A362A3A3626262A36262626262626262A262626262A362A36262626262626262",
      INIT_44 => X"A2A2A262A3A3A3A3A3A3A3A3A2A2A2A26262A2A2A362A3A3A3A3A3A3A3A3A3A3",
      INIT_45 => X"A3A35A5AA3A3A3A3A3A2A2A3A2A2A2A3A3A2A2A2A3A3A3A2A2A2A2A3A3A2A3A3",
      INIT_46 => X"A3A3A2A3A3A2A3A25A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3",
      INIT_47 => X"5C5C5C5C5C5C5C5C5353535453535353A3A35353A2A3A2A2A2A2A3A3A3A2A2A2",
      INIT_48 => X"ADADADADADADADADA5A5A5A5A5A5A5A5A5A5A5A5A4A5A5A55C5C5C9C5C5C5C5C",
      INIT_49 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6F6F6F6B6B6B6B6AEAEAEAEADADADAE",
      INIT_4A => X"EFEFEFE7EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFF7F7EFEFF7F7F7F7F6F6F6F6",
      INIT_4B => X"DFDFDFDFDFDFDFDFE7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_4C => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDF",
      INIT_4D => X"62625AA2D49CA362D5D5D5D5D6D6D5D5D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7",
      INIT_4E => X"5A625A5AA35AA25AA3A25A5A62A2A26262A3A3A26262A262A3A2A262A2A262A2",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A35AA3A3A3625A5A5A5A5A5AA25A5A5A5A62625A5A",
      INIT_50 => X"A3A3A3A3A362A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_51 => X"6262A262626262A2A262A262A262A262A2A2A2A2A2A3A2A2A2A3A2A2A3A3A2A2",
      INIT_52 => X"ACACACADA4ACACACA3A4A4925A5AA3525A5A5A5A5A5A5A5A5A5A5A5A5A626262",
      INIT_53 => X"B5B5B5B6B5B5B5B592A4B5B592929292929292929292929292929292A39B9292",
      INIT_54 => X"ADA49A9AF6F6F6B5F6F6F6F69292A4B59292929292929292B6AD9292B6B6B6B6",
      INIT_55 => X"92929292929292929292929292929292929BB592929292929292929A9A929292",
      INIT_56 => X"51515151515151515151515151515151A3A3515192ACACAC929292929292ACAC",
      INIT_57 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A2A1A1999999A1999999995999999959595959",
      INIT_59 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5C => X"62A3A3A36262A262626262A262626262A2626262A3A26262626262A3626262A2",
      INIT_5D => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A362A2A3A262A3A362A2A3A3A3A3A3A3",
      INIT_5E => X"A3A35A5AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5F => X"A3A3A2A2A3A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5AA3",
      INIT_60 => X"5C5C5C5C5454545C5353535453535353A25B5353A2A3A3A3A2A3A2A3A3A3A3A2",
      INIT_61 => X"ADADADADA5A5ADADA5A5A5A5A5A5A5A5A5A5A5A55C5D9DA55C5C5C5C5C5C5C5C",
      INIT_62 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6B6AEAEB6B6AEAEAEAEADADADAD",
      INIT_63 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFF7F7F7EFF7F7F7F7F6F7F7F7F6F6F6F6",
      INIT_64 => X"DFDFDFDFE7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFEFE7",
      INIT_65 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDF",
      INIT_66 => X"A2A2A262D5D59C62D5D5D5D5D6D6D6D6D6D6D6D6D7D7D6D6D7D7D7D7D7D7D7D7",
      INIT_67 => X"5A5A5A62A35A5A5AA35A5A5AA25A595A625A5AA36262A2A2A3A3A2A2A2A262A2",
      INIT_68 => X"A3ABA3A3A3A3A3A3A3A3A3A3A2A3A3A35A5A5A5A62A2A3A25A5A6262625A625A",
      INIT_69 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6A => X"A2A26262A262A2A2A2A2A362A36262A2A2A2A262A2A3A3A3A3A3A3A2A3A3A3A3",
      INIT_6B => X"ACACADACACACACACA4A4A4525A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"B5B5B5B5B5B5B5B592ADB5B59292929292929292929292929292929289919292",
      INIT_6D => X"F6F6B5ADF6F6F6F6ADB5F6F6929292A39292929292929292B6AD9292B6B6B6B6",
      INIT_6E => X"92929292929292929292929292929292929AAD9292929292A39B9A92ACA4A4A3",
      INIT_6F => X"51515151515151515151515151515151A3A3525192ACACAC929292929AACACAC",
      INIT_70 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A199999999999999995999999959595959",
      INIT_72 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"A2A2A3ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_75 => X"A3A3A3A362A2A2A362A3A2A26262A2A2A2626262626262626262626262626262",
      INIT_76 => X"A3A3A3A35A5AA3A35A5A5A5AA3A35A5AA363A3A3A3A362A3A2A3A2A3A3A3A3A2",
      INIT_77 => X"5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A",
      INIT_78 => X"A3A2A3A35AA3A2A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3",
      INIT_79 => X"54545C5C5454545453535354535353535B535353A3A2A2A2A3A2A2A2A2A3A3A3",
      INIT_7A => X"A5ADADADA5A5A5A5A5A5A5A5A5A5A5A59DA5A5A55C5C5D5D5C5C5C5C5C5C5C5C",
      INIT_7B => X"F6F6F6F6F6F6F6F6F6F6F6F6B6B6B6F6B6B6B6B6AEAEAEAEAEAEAEAEADADADAD",
      INIT_7C => X"EFEFEFEFEFEFEFEFEFEFEFEFF7F7F7F7F7F7F7F7F7F7F7F7F6F6F7F7F6F6F6F6",
      INIT_7D => X"DFDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFEFE7EFEFEFEF",
      INIT_7E => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFD7D7D7DFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_7F => X"5A5AA2A2D5D5D5A4D6D6D5D5D6D6D6D6D7D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__110_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_17_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized61\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized61\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addrb_17_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addrb_17_sp_1 <= addrb_17_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6262625AA362A2A2A362625AA2AB595A62A26262A2A26262ABABA3A3A262A2A3",
      INIT_01 => X"A362A2A3A3A3A3A3A3A3A3A3A3A3A3A35A5A5AA259AC62625A5A5A5A5A5A5A5A",
      INIT_02 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_03 => X"62A2625A62A262A262A2A262A2A2626262A2A2A2A2A362A2A3A3A3A2A3A3A3A3",
      INIT_04 => X"ACACACACACACACACA4A4A49A5A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"B5B5B5B5B5B5B5B5A4B5B5B592929292929292929292929292929292A49B9292",
      INIT_06 => X"ACA4A4A3ADADADAD929BA4AD929292929292929292929292B6B59B92B6B6B6B6",
      INIT_07 => X"91919AA3929292929292929292929292929AAD929B919292ADB5F5AC9BA3A4AC",
      INIT_08 => X"51515151515151515151515151515151ABA3A35191ACACAC92929292ACADACA3",
      INIT_09 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A2A1A199A199999999995999999959595959",
      INIT_0B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"A2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABABA3",
      INIT_0E => X"6262A3A26262A2626262A2626262A2A3626262A3626262626262626262626262",
      INIT_0F => X"5A5A5A5A5A5A5A5A595A5A5A5A59595AA3A35A5AA2A3A3A3A26262A3A3626262",
      INIT_10 => X"5AA3595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"A2A3A3A35AA3A3A25A5A5A5A5A5A5A5AA35A5A5AA3A3A3A3A3A3A3A3595A5AA2",
      INIT_12 => X"5454545454545454535353545353535353535353A3A2A2A3A2A3A3A3A3A2A2A3",
      INIT_13 => X"A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A55D5D5D9D5C5C5D5D5C5C5C5C545C5C5C",
      INIT_14 => X"F6F6F6F6F6F6F6F6B6B6F6F6B6B6B6B6AEAEAEB6AEAEAEAEAEAEAEAEADADADAD",
      INIT_15 => X"EFEFEFEFF7F7EFEFF7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F6F6F6F7F6F6F6F6",
      INIT_16 => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFEFE7EFEFEFEFEFEFEFEF",
      INIT_17 => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_18 => X"A3A3A262D5D5D5D5D6D6D6D5D6D6D6D6D7D7D7D6D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_19 => X"5A625A5AA35A5A62625A626262A2ABAC62A26262A3A2626262A3A2A262A3A3A2",
      INIT_1A => X"A262A2A3A3A3A3A3A3A3A3A3A3A3A3A35A595AA35AA25A5A5A625A5A625A5AA2",
      INIT_1B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1C => X"62626262A2A2A2A2A2A2A2A362A2A35AA2A2A262A2A2A3A2A3A2A2A2A3A3A3A3",
      INIT_1D => X"9292929BACACA49AA4A4A4A35A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A625A625A",
      INIT_1E => X"B5B5B5B6B5B5B5B5ADADB5B59292929B929292929292929292929292A4ACA49B",
      INIT_1F => X"929292929A9A9A9292929292929292929292929292929292B6B6A492B5B6B6B6",
      INIT_20 => X"A3ACACAD9B9B9BA392929B9B929292929292AC9AF5AD9B929A9B9BAD92929292",
      INIT_21 => X"51515151515151515151515151515151ABA3A35191A3ACAC92929292ADACA392",
      INIT_22 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A29999A1A1999999995999999959595959",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"A2A3A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2A3ABA2",
      INIT_27 => X"A262A3A362A262626262A262A36262A262626262626262A26263626262626262",
      INIT_28 => X"595A5A595A5A5A5A5A5A59595959595A5A595959A3A3625AA2A2A2A3A2A26262",
      INIT_29 => X"5AA2595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_2A => X"A3A3A3A35AA3A3A25A5A5A5A625A5A5A5AA2A3A25A5A5A5A625A5A5A5A5A5A5A",
      INIT_2B => X"5454545454545454535353545353535353535353A2A2A35BA2A3A3A2A2A2A2A2",
      INIT_2C => X"A5A5A5A5A5A5A5A5A5A5A5A55D5D9D9D5D5D5D5D5C5C5D5D545C5C5C54545454",
      INIT_2D => X"F6F6F6F6F6F6F6F6B6B6B6B6AEAEB6B6AEAEAEAEAEAEAEAEADADAEAEA5A5ADAD",
      INIT_2E => X"F7F7EFEFF7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F6F6F6F6F6F6F6F6",
      INIT_2F => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFE7E7EFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_30 => X"D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFD7DFDFDFDFDFDFDFDFDFDFDFDFE7E7E7DF",
      INIT_31 => X"9C62A3A3D6D5D5D5D6D6D6D6D7D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_32 => X"62626262A2A26262625A5A5A62A262A3A362A262A3A3A3A3A2A3A2A2A3A262A2",
      INIT_33 => X"6262A2A2A3A3A3A2A3A3A3A3A3A3A3A35A5AA3A3A2A25A5A5A5A5AA362626262",
      INIT_34 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_35 => X"A2A26262A2A2A2A362A2A262A2A262A2A262A2A2A3A2A2A2A3A3A3A2A3A3A3A3",
      INIT_36 => X"929A9291ACA49292A4A49AA45AA3A4A45A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_37 => X"B5B5B5B5B5B5B5B5ADADB5B59292A4AD92929292929292929B929292929AA4AD",
      INIT_38 => X"929292929292929292929292929292929292929292929292B6B6AD9AB5B6B6B6",
      INIT_39 => X"ACACACA4ACACACACACADADAD9292929B9292AC929BF5F5A39292929A92929292",
      INIT_3A => X"51515151515151515151515151515151ABA3A352919AACAC92929292A39A9292",
      INIT_3B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A2A29999A199999999995999999959595959",
      INIT_3D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"A2A2A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABAB",
      INIT_40 => X"A3A2A3A2A26262A36262A36262626262626262A262626262626262A362626262",
      INIT_41 => X"595959595A5A5959595959595A595A595A5A5A5AA3A35A5AA3A3A2A3A3A36262",
      INIT_42 => X"A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A",
      INIT_43 => X"A2A2A3A2A3A3A2A2625A5A5A6262A3A35A5A5A5A5A5A5A5AA35A5A5A5A5A5A5A",
      INIT_44 => X"5454545454545454535353544B5353534B4B4B4BA2A3634BA2A2A2A2A3A3A3A3",
      INIT_45 => X"A5A5A5A5A5A5A5A59D9D9DA55D5D5D5D5D5D5D5D5C5C5C5D5454545454545454",
      INIT_46 => X"F6F6F6F6B6B6F6F6AEB6B6B6AEAEAEAEAEAEAEAEAEAEAEAEA5A5AEAEA5A5A5A5",
      INIT_47 => X"F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F6F7F7F7F6F6F6F7F6F6F6F6",
      INIT_48 => X"E7E7E7E7E7E7E7E7E7E7E7E7EFEFE7E7EFEFEFEFEFEFEFEFEFEFEFEFF7F7F7EF",
      INIT_49 => X"D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDFDFDFDFDFE7E7E7DFE7E7E7E7",
      INIT_4A => X"D59BA2A2D6D6D5D5D6D6D6D6D7D7D7D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_4B => X"A2A3A2A2A2A26262625A5A5AA2A262A3A3A3A262A2A2A2A262A3A2A2A2626262",
      INIT_4C => X"62626262A3A3A362A3A3A3A3A3A3A3A35A62A3A35A5A5A5A62A3A3A2A262A2A2",
      INIT_4D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4E => X"62625A5A5A62A25AA3A3A362A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3",
      INIT_4F => X"ACACA492A49292A4A4A451A45AA3A4A45A5A5A5A5A5A5A5AA3A3A3635A62A3A3",
      INIT_50 => X"B5B5B5B6B5B5B5B5ADB5B5B592A4ADAD9292929292929292AD9A9292929292A4",
      INIT_51 => X"929292929292929292929292929292929292929292929292B6B6B6ACB6B6B6B6",
      INIT_52 => X"9292929292929292B5A4A39AA3A3ACB5A49BADA4929AB5F5929A9A9A92929292",
      INIT_53 => X"51515151515151515151515151515151ACA3A3A39192ACAC9292929292929292",
      INIT_54 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A2999999A1999999995999999959595959",
      INIT_56 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2A3ABAB",
      INIT_59 => X"A2A3A36262A262A3A3A26262A262626262626262626262626262626262636262",
      INIT_5A => X"5959595A5A5A5A595959595A595959595A595959A35A5A59A3A3A3A3A3A36262",
      INIT_5B => X"A35A5A595A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A",
      INIT_5C => X"A3A3A3A3A3A3A3A3A2A3A3625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"54545454545454544B5353544B4B4B4B4B4B4B4BA2A3534BA3A3A3A3A2A2A2A2",
      INIT_5E => X"A5A5A5A59D9DA5A55D5D5D9D5D5D5D5D5D5D5D5D545454555454545454545454",
      INIT_5F => X"B6F6F6F6B6B6B6B6AEAEAEB6AEAEAEAEAEAEAEAEAEAEAEAEA5A5A5A6A5A5A5A5",
      INIT_60 => X"F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F6F6F6F6F6F6F6F6",
      INIT_61 => X"E7E7E7E7E7E7E7E7EFEFE7E7EFEFEFEFEFEFEFEFEFEFEFEFF7F7F7EFF7F7F7F7",
      INIT_62 => X"D7D7D7D7DFD7D7D7DFDFDFDFDFDFDFDFDFDFDFDFE7E7DFDFE7E7E7E7E7E7E7E7",
      INIT_63 => X"D5D59AA2D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_64 => X"A2A3A3A35AA3A2A35A5A5A5A62A2A3A2A2A2A3A2A3A3A2A2A2A3A2A2A262A2A2",
      INIT_65 => X"A262A2A2A3A3A3A2A3A3A3A3A3A3A3A3A2A3A3A35A5A5A5AA2625A5AA3A3A3A3",
      INIT_66 => X"A3A3A3A3A3A3A3A3A2A3A3A362A3A362A25A5A62A3A3A3A3A2A3A3A3A2A3A362",
      INIT_67 => X"A2626262A2A2A2A2A2A2A2A2A262A2A3A3A3A2A2A3A3A3A3A3A3A3A3A3A2A2A2",
      INIT_68 => X"ACACADA49A92A4ACA4A452AC5AA3A4A4A35A5A5A5A5A5A5A5A5A5A5AA3A3A25A",
      INIT_69 => X"B5B5B5B6B5B5B5B5ADB5B5B5929BADAD9292929292929292A4AD929292929292",
      INIT_6A => X"92929292929292929292929292929292929292929B929292B6B6B6B5B6B6B6B6",
      INIT_6B => X"9292929292929292AD899192F5B5F5F5F5B5F5F5929AF5F69292929292929292",
      INIT_6C => X"51515151515151515151515151515151ACA3A3A39292ACAC9292929292929292",
      INIT_6D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A2A299A19999999999995999999959595959",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_70 => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2ABABAB",
      INIT_72 => X"626262A362A262A3A36262A3626262626262626262626262A362626262626262",
      INIT_73 => X"5959595A5959595959595959595959595A5A595A5A595959A3A3A3A3A363A3A3",
      INIT_74 => X"595AA3A359595A595A5A5A5A5A5A5A5A5A5A5A5A5A5A595A595A5A5A595A595A",
      INIT_75 => X"A3A3A3A3A3A3A3A35A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5A",
      INIT_76 => X"54545454545454544B4B4B534B4B4B4B4B4B4B4BA25B4B4BA2A2A2A3A3A3A2A2",
      INIT_77 => X"A5A5A5A55D5D9D9D5D5D5D5D5D5D5D5D5555555D545454545454545454545454",
      INIT_78 => X"B6B6B6F6AEAEB6B6AEAEAEAEAEAEAEAEAEAEAEAEA6A6A6AEA5A5A5A5A5A5A5A5",
      INIT_79 => X"F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FFFFF7F7F6FEFFFFF6F6F6F6F6F6F6F6",
      INIT_7A => X"E7E7E7E7EFE7E7E7EFEFEFEFEFEFEFEFEFEFEFEFF7F7F7EFF7F7F7F7F7F7F7F7",
      INIT_7B => X"D7D7D7D7DFDFDFDFDFDFDFDFDFDFDFDFE7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_7C => X"D6D59C62D6D6D6D6D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_7D => X"5A625A5A5AA3A35A5A625A5AA25AA2A3A2A262A3A2A35AA262ABABA35A5AA2A2",
      INIT_7E => X"6262A2A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A35A5A62625A5A5A5A62625A5A",
      INIT_7F => X"A3A3A3A2A3A3A2A3A35AA3A35A5AA3625A5A5A6262A3A35AA3626262A2A3625A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(10),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__103_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(12),
      I4 => addrb_17_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__106_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addrb(17),
      I1 => addrb(13),
      I2 => addrb(15),
      O => addrb_17_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized62\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized62\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"62A3A3A362A3A262A3626262A2A2A2A2A3A2A3A2A3A3A3A3A3A3A2A3A3A3A3A3",
      INIT_01 => X"ADACADAD51A3ACACA4A3A4A363A3A4A45A5A5A5A5A5A5A5A5A5A5A5AA3625A5A",
      INIT_02 => X"B5B5B6B5B5B5B5B5ADB5B5B59292ADAD929292929292929292A4AD92A3929292",
      INIT_03 => X"929292929292929292929292929292929292929292929292B6B5ADA4B5B6B6B6",
      INIT_04 => X"9292929292929292B5B5A492F5A3A4ADF6F5F5F5A3F5F6F692929A9A92929292",
      INIT_05 => X"51515151515151515151515159515151ACA3A3A39292ACAC9292929292929292",
      INIT_06 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A2999999A1999999995999999959595959",
      INIT_08 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2ABA3AB",
      INIT_0B => X"A2A262A3626262A2A2A3A36262626262626262626262626262A2A26262626262",
      INIT_0C => X"5A5959595A5A595A595A59595A59595A59595A5A5A595959A35A5A59A3A3A3A3",
      INIT_0D => X"5A5959595A5A595959595A595A5A5A5A5A5A5A5A5959595A595959595A595959",
      INIT_0E => X"5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"545454544C4C4C544B4B4B4B4B4B4B4B4B4B4B4B624B4B4BA3A3A2A3A3A3A3A3",
      INIT_10 => X"5D9D9D9D5D5D5D5D5D5D5D5D55555D5D55555555545454545454545454545454",
      INIT_11 => X"AEB6B6B6AEAEAEAEAEAEAEAEAEAEAEAEA6A6AEAEA6A6A6A6A5A5A5A5A5A5A5A5",
      INIT_12 => X"F7F7F7F7F7F7F7F7FFF7F7F7FFFFFFFFFFFFFFFFF6F6F7FFF6F6F6F6B6B6F6F6",
      INIT_13 => X"EFE7E7E7EFEFEFEFEFEFEFEFEFEFEFEFF7F7F7EFF7F7F7F7F7F7F7F7F7F7F7F7",
      INIT_14 => X"DFDFDFD7DFDFDFDFDFDFDFDFE7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_15 => X"D6D6D59BD6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_16 => X"5A5A5A5A5A62625A5A5A625A6262A2A3A2A2A3ABA2A3A2A262A2A2A25A626262",
      INIT_17 => X"A2625A62A3A3A362A3A3A3A3A3A3A3A3A3A3A3A36262A3A35A5A5A5A5A5A5A5A",
      INIT_18 => X"A3A2A3A2A3A3A2A35A5AA3A35A5AA3A3A262626262A36262A362625A62A362A2",
      INIT_19 => X"A2A2A3A3A2A2A2A3A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_1A => X"ACACADAD9AACACACA492AC525AA3A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"B5B5B5B5B5B5B5B5ADB5B5B59292ADAD92929292929292929292ACA4AC929292",
      INIT_1C => X"929292929292929292929292929292929292929292929292A49B9A92B5ADACA4",
      INIT_1D => X"929292929B92929292A3ACADB5929292F6F5F5F5F5ADADF69BACADF692929292",
      INIT_1E => X"5151515151515151515151515A515151ACABA3A39291ACAC9292929292929292",
      INIT_1F => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A2A1999999A1999999995999999959595959",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A2ABAB",
      INIT_24 => X"A3A3625A62A3A3A36262A3A3A262A2A262A26262626262626262626262626262",
      INIT_25 => X"595A59595959595A59595A5A59595959595A595A5A59595A59595A595A5A5A5A",
      INIT_26 => X"5A595A5A595A5A5959595A5A5A5A59595A5A5A5A5A595A5A5959595959595959",
      INIT_27 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"4C4C54544C4C4C4C4B4B4B4B4B4B4B4B4B4B4B4B534B4B4B5A62A3A35A5A625A",
      INIT_29 => X"5D5D5D5D5D5D5D5D555D5D5D5555555554555555545454545454545454545454",
      INIT_2A => X"AEAEAEAEAEAEAEAEAEAEAEAEA6AEAEAEA6A6A6A6A6A6A6A6A5A5A5A59D9D9DA5",
      INIT_2B => X"F7F7F7F7FFFFFFF7FFFFFFFFFFFFFFFFF7F7FFFFF6F6F6F7B6F6F6F6B6B6B6B6",
      INIT_2C => X"EFEFEFEFEFEFEFEFEFEFEFEFF7F7F7EFF7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7",
      INIT_2D => X"DFDFDFDFDFDFDFDFDFDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_2E => X"D6D6D6D5D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFD7D7",
      INIT_2F => X"5A5A5A5A5A5A625A5A5A5A5A625A62A3A3A3A2A2A2A3A3A3A2A2A2A26262625A",
      INIT_30 => X"5A62625AACABACA2ACACACACACACACACABABACACABACABABA3A3A3AB5A5AA2A3",
      INIT_31 => X"A3A3A3A3A3A3A2A25A5A5AA35A5A5A5A5A5A5A5A5AA36262A362A262A3ACA3A3",
      INIT_32 => X"A3A3A3A2A3A2A262A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_33 => X"ACADADADA4ACACACA4529A9263A3A4A45A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_34 => X"B5B5B5ADB5B5B5B5ADB5B5B59292ADAD929292929292929292929BADAD929292",
      INIT_35 => X"929292929292929292929292929292929292929292929292929292929B9A9292",
      INIT_36 => X"92929292AD9B9292929292A4F5AC9A92F5F5F5F59B92ACF6B5F6F6AC929292A4",
      INIT_37 => X"515151515151515151515151A3515151ACABA3A39291ACAC9292929292929292",
      INIT_38 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A19999A1A1999999995999999959595959",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"A2A2A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2A3ABAB",
      INIT_3D => X"5A5A5A5AA3A35A5A62A3A3A36262A2A262626262626262626262626262626262",
      INIT_3E => X"5959595A5959595959595A59595A59595A5A5A595A5A5A595A5A595A5A595A5A",
      INIT_3F => X"59595A5A5A5A59595A5A5A5A595959595A5A5959595A59595959595A5A595A5A",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_41 => X"4C4C4C4C4C4C4C4C4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5A5A5A5A5A5A5A5A",
      INIT_42 => X"5D5D5D5D5D5D5D5D55555555555555555455555554545454545454544C4C5454",
      INIT_43 => X"AEAEAEAEAEAEAEAEAEAEAEAEA6A6A6A6A6A6A6A6A5A6A6A69D9DA5A55D5D5D9D",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F6F6F6F6B6B6B6F6AEAEB6B6",
      INIT_45 => X"EFEFEFEFEFEFEFEFF7F7F7EFF7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7",
      INIT_46 => X"DFDFDFDFDFDFDFDFE7E7E7DFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFEFEF",
      INIT_47 => X"D6D6D6D6D7D7D7D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFDF",
      INIT_48 => X"5A5A5A625A5A5A5A5A5A5A5A5A6262A362626262A2A2A3A35A5A62629C5A5A5A",
      INIT_49 => X"62A2626262A2A3A3A3A3A35AA3A262A3A3A3A3A3ABA3ACACACACACAB62A2A3A3",
      INIT_4A => X"A3A3A3A3A3A3A3A35AA262A35AA3A3A362625A5A6262A362A3A3A3A2A3ACA3A3",
      INIT_4B => X"A362A262A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_4C => X"ACADADADACACACACA39A51A4A3A4A4A45A5A5A5A5A5A5A5A5A5A5A5AA25A5A5A",
      INIT_4D => X"B5B5AD9AB5B5B5B5ADB5B5B59292ADAD92929292A3929292929292A3ADA39292",
      INIT_4E => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_4F => X"92929292A3AD9A9292929292ADB5AD9BF5F5F5F5929BF5B5F6B59B929292ACB5",
      INIT_50 => X"515151515151515151515151A3515151ACACA3A39291ACAC9292929292929292",
      INIT_51 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A2999999A1999999995999999959595959",
      INIT_53 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"A2A2A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABAB",
      INIT_56 => X"5A5A5A595A5A5A59A3A3A362A3A3A3A3626262626262626262626262A3A3A362",
      INIT_57 => X"5959595A5A59595A5A5A5959595959595A5A5A595A5A595A5A595A5A5A5A5A5A",
      INIT_58 => X"5A5A5A5A5A5A595A5959595959595959595A5959595A595959595959595A5A59",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"4C4C4C4C4C4C4C4C4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5A5A5A4B5A5A5A5A",
      INIT_5B => X"5D5D5D5D5555555D555555555555555554545555545454544C5454544C4C4C4C",
      INIT_5C => X"AEAEAEAEAEAEAEAEA6A6A6AEA6A6A6A6A6A6A6A69DA6A6A65D5D9D9D5D5D5D5D",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFF6F7F7F7B6F6F6F6AEB6B6B6AEAEAEAE",
      INIT_5E => X"EFEFEFEFF7F7EFEFF7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FFF7F7F7FFFFFFFF",
      INIT_5F => X"DFDFDFDFE7E7DFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFEFE7EFEFEFEF",
      INIT_60 => X"D7D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFD7DFDFDFDF",
      INIT_61 => X"626262A25A5A5A5A5A5A5A5A6262A2A36262A262ABA3A3A262A3A3A3D69B5A5A",
      INIT_62 => X"A2A2A2A362A2A3ABA362A2A3A3A3A3ACA3A3A3A3A2A2A3A3A3A362A2A3ABA3A3",
      INIT_63 => X"A3A3A3A3A3A3A3A3A262A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_64 => X"A3A26262A3A36262A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_65 => X"ACACADADACACACAC9A5192ACA3A4A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_66 => X"B5AD9A92B5B5B5B5ADB5B5B592A3ADAD92929292A492929292929292ADA49292",
      INIT_67 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_68 => X"9292929292A3AD929A929292AC92ACADACB5F5F59AF5A492AC929A9A9AACB5B5",
      INIT_69 => X"515151515151515151515151A3515151A3ABA3A392919BA39292929292929292",
      INIT_6A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A2999999A1999999995999999959595959",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"A2A2AAABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A2ABAB",
      INIT_6F => X"5A5A595A59595A5AA3A35A5A63A3A3A362A363A362A362A362A262626262A362",
      INIT_70 => X"5A5A59595A595A5A5959595A5A59595A59595A59595959595959595959595A5A",
      INIT_71 => X"5A5A5A5A595A5A5A595A5A5959595959595A5A595A5A5A5959595A5A59595959",
      INIT_72 => X"5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"4C4C4C4C4C4C4C4C4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5A5A524B5A5A5A5A",
      INIT_74 => X"555D5D5D55555555555555555555555554555555545454544C4C4C4C4C4C4C4C",
      INIT_75 => X"AEAEAEAEA6A6AEAEA6A6A6A6A6A6A6A6A6A6A6A65D9E9D9E5D5D5D5D5D5D5D5D",
      INIT_76 => X"FFFFFFFFFFFFFFFFF7F7FFFFF7F7F7F7F6F7F7F7B6B6B6B6AEAEAEB6AEAEAEAE",
      INIT_77 => X"F7F7EFEFF7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FFFFF7F7FFFFFFFFFFFFFFFF",
      INIT_78 => X"E7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFE7E7EFEFEFEFEFEFEFEF",
      INIT_79 => X"D7D7D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDF",
      INIT_7A => X"5A5A5AAB5A625A5A595A5A5AA3ABA3ABA262A2A2ABA362A262ABA3A3D6D6A2A2",
      INIT_7B => X"A3ABA3A3A3A3A3A3A3A3A2ACA3A3A3A3A3A3A3A3ABABA3A3A3ABA3ABA3A3A3A3",
      INIT_7C => X"A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ABA3A3",
      INIT_7D => X"62A3A35A62A3A3A2A2A3A2A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7E => X"ACACADADACACACAC5152ACACA3A4A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"AD9A9292B5B5B5B5ADB5B5B592ADADAD92929292A39B929292929292ADAC9292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__102_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized63\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized63\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_01 => X"929292929292A3ACAD929292AC9A92ACB59BA4ACADF5929292929A92ADB5ADA3",
      INIT_02 => X"515151515151515151515151A35A515192A3A3A3929191919292929292929292",
      INIT_03 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A2A2A29999A1A1999999995999999959595959",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_06 => X"A2ABA2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABA3AB",
      INIT_08 => X"5A59595A59595A595A5A5A5A625A5A5AA3A3A3A3A362A3A363A3A363A3A3A363",
      INIT_09 => X"595A5959595A59595A595959595A5A595A5959595A59595A595A595A595A5959",
      INIT_0A => X"5A5A5A5A5A5A5A5A595959595959595959595959595959595959595959595959",
      INIT_0B => X"5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"4C4C4C4C4B4C4C4C4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5A5A4B4B5A5A5A5A",
      INIT_0D => X"55555555555555555555555555555555545455554C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_0E => X"A6AEAEAEA6A6A6A6A6A6A6A6A6A6A6A69E9E9EA65D5D5D5E5D5D5D5D5D5D5D5D",
      INIT_0F => X"FFFFFFFFF7FFFFFFF7F7F7F7F7F7F7F7B6B6B7F7AEAEAEB6AEAEAEAEAEAEAEAE",
      INIT_10 => X"F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFE7E7E7EFEFEFEFEFEFEFEFF7F7EFEF",
      INIT_12 => X"D7D7D7D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_13 => X"5A5AA3A35AA26262A25A5A5AA3A3A3A3A262A2ABA2626262A3A3ABA3D6D69B62",
      INIT_14 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_15 => X"A2A2A3A3A3A2A2A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_16 => X"A25A625AA2A2A2A2A2A2A262A2A26262A3A3A2A2A3A2A3A3A2A3A3A3A3A3A3A3",
      INIT_17 => X"ACADADADACACACAC519BACACA3A4A49B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"9B929292B5B5B5ADADADB5B5ADADADAD9292929A9BAD9A9292929292ADAC9292",
      INIT_19 => X"929292AC92929292929292929292929292929292929292929292929292929292",
      INIT_1A => X"9B929292929292ACA3AC929292AC9A92AD929BA3F5AC929A929A9A9BB5AD9A92",
      INIT_1B => X"515151515151515151515151A35A5151919AA3A3929291919292929292929292",
      INIT_1C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A2999999A1999999995999999959595959",
      INIT_1E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"A2A2A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_21 => X"595A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A62625A62625A5A6262",
      INIT_22 => X"59595959595A59595959595959595959595959595959595A595A59595A5A5A5A",
      INIT_23 => X"5A5A5A5A5A5A5A5A595A5A5A59595959595959595959595959595A595959595A",
      INIT_24 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_25 => X"4C4C4C4C4B4C4C4C4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5A524B4B5A5A5A5A",
      INIT_26 => X"555555555555555555555555555555554C4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_27 => X"A6A6A6AEA6A6A6A6A6A6A6A69E9E9EA65D5E5E9E5D5D5D5D5D5D5D5D5555555D",
      INIT_28 => X"FFFFFFFFF7F7F7FFF7F7F7F7B7F7F7F7AEAEB7B7AEAEAEAEAEAEAEAEAEAEAEAE",
      INIT_29 => X"F7F7F7F7F7F7F7F7F7F7F7F7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7EFEFEFEFEFEFEFEFF7EFEFEFF7F7F7F7",
      INIT_2B => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFD7DFDFDFDFDFDFDFDFE7E7DFDF",
      INIT_2C => X"A3A3A3A35A6262A2A35A5A5AA3A3A3A3A2A3A3A3A2626262A3ABA3A2D6D6D6A3",
      INIT_2D => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2E => X"A2A2A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2F => X"62A26262A3A3A2A2A2A2A2A2A2A2A262A2A2A3A2A2A3A3A3A2A3A2A2A2A2A2A3",
      INIT_30 => X"ACA4ADADACACACAC52ACACACA4A4A49A5A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_31 => X"92929292B5B5B5A4ADADB5B5ADADADAD9A9BA4AD9AADADA392929292ADAD9292",
      INIT_32 => X"9292A4B592929292929292929292929292929292929292929292929292929292",
      INIT_33 => X"AC9292929292929292AD9B9292A3A392A3929AA4F69B92AC929292A4AD929292",
      INIT_34 => X"515151515151515151515151A3A251519151A3A3929291919292929292929292",
      INIT_35 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A2999999A1999999995999999959595959",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_39 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABABA3",
      INIT_3A => X"5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5A595959595A5959595A595959595959595A59595A59595A5A595A5A59595A5A",
      INIT_3C => X"5A5A5A5A5A5A5A5A595A5A5A595A595959595959595959595959595959595959",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"4C4C4C4C4B4C4C4C4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5A534B4B5A5A5A5A",
      INIT_3F => X"5555555555555555555555554D4D4D554C4C4C4D4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_40 => X"A6A6A6A6A6A6A6A69E9EA6A65E5E9E9E5D5E5E5E5D5D5D5D55555D5D55555555",
      INIT_41 => X"F7F7FFFFF7F7F7F7F7F7F7F7B7B7B7B7AEAEAEAEAEAEAEAEAEAEAEAEA6A6A6AE",
      INIT_42 => X"F7F7F7F7F7F7F7F7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"E7E7E7E7E7E7E7E7E7E7E7E7EFEFEFEFEFEFEFEFEFEFEFEFF7F7F7F7F7F7F7F7",
      INIT_44 => X"D7D7D7D7D7D7D7D7D7D7D7D7DFD7D7D7DFDFDFDFDFDFDFDFE7DFDFDFE7E7E7E7",
      INIT_45 => X"A3A3A3A35A625AA3A25A5A5AA3A3A3A3ABA3A3A362A2A2A3ABA3A2A2D7D6D69D",
      INIT_46 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_47 => X"A3A2A3A2A3A3A3A2A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_48 => X"625AA3A2A2A26262A262A2A3A2A3A3A2A2A2A2A2A2A3A3A2A3A3A2A3A3A3A3A3",
      INIT_49 => X"9B9BADADACACACAC9BACACACA4A4A4525A5A5AA35A5A5A5A5A5A5A5AA3625A5A",
      INIT_4A => X"92929292B5B5AD9AADADB5B5ADADADADADADADAD92ADADAD92929292ADAD9292",
      INIT_4B => X"929BB5AD92929292929292929292929292929292929292929292929292929292",
      INIT_4C => X"9BA4929292929292929AAC9292929B929B929AA3AD9292B5929292B59B929292",
      INIT_4D => X"515151515151515151515151A3A3515191519AA3929291919292929292929292",
      INIT_4E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A2999999A1999999995999999959595959",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_52 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A2ABAB",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"595A5959595959595A595959595A595A5A5959595A5A59595A595A5A5A5A5A5A",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A59595A5A59595959595959595959595959595A59",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"4C4C4C4C4B4C4C4C534B4B4B535353535353535353535353524B53535A5A5A5A",
      INIT_58 => X"55555555555555554D4D4D554D4D4D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_59 => X"A6A6A6A69EA6A6A65E9E9E9E5E5E5E5E5D5E5E5E555D5D5D5555555555555555",
      INIT_5A => X"F7F7F7F7F7F7F7F7B7B7B7B7AEAFAFB7AEAEAEAEAEAEAEAEA6AEAEAEA6A6A6A6",
      INIT_5B => X"F7F7F7F7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"E7E7E7E7E7E7E7E7EFEFE7E7EFEFEFEFEFEFEFEFF7F7F7F7F7F7F7F7F7F7F7F7",
      INIT_5D => X"D7D7D7D7D7D7D7D7D7D7D7D7DFDFDFDFDFDFDFDFDFDFDFDFE7E7E7E7E7E7E7E7",
      INIT_5E => X"A3A3A3A35A6262A35A5A5A5AA3A3A3A3A3A3A3A3A2A3ABA3A362A2A2D7D7D6D6",
      INIT_5F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_60 => X"A3A3A3A3A3A3A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_61 => X"A262625A6262626262A262A2A2A36262A2A2A2A2A2A2A2A3A2A2A2A2A2A2A3A3",
      INIT_62 => X"92A3ADADACACACA4ACACACACA4A49B525A5A5AA35A5A5A5A5A5A5A5A5A625A5A",
      INIT_63 => X"92929292B5B5B59BADADADB5ADADADADADADADAD92ADADAD92929292ADAC9292",
      INIT_64 => X"9AADB5A492929292929292929292929292929292929292929292929292929292",
      INIT_65 => X"92AC9A92929292929292AC9A929292929292929AA49292AD929292F692929292",
      INIT_66 => X"515151515151515151515151A3A35151915151A3929291919292929292929292",
      INIT_67 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A199999999999999995959999959595959",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3ABABABABA3A3AB",
      INIT_6C => X"59595A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"5959595959595A5A5A595A59595959595A5959595A59595A5A5A59595A5A5A5A",
      INIT_6E => X"5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A59595A595959595A5A595A5959595959",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"545454545354545453535353535353535353535353535353535353535A5A5A5A",
      INIT_71 => X"555555554D4D55554D4D4D4D4D4D4D4D4C4C4C4C4C4C4C4C4C4C4C4C544C4C4C",
      INIT_72 => X"A6A6A6A69E9E9E9E5E5E5E5E5E5E5E5E5D5D5E5E555555555555555555555555",
      INIT_73 => X"F7F7F7F7B7B7F7F7AFAFB7B7AEAEAFAFAEAEAEAEAEAEAEAEA6A6A6A6A6A6A6A6",
      INIT_74 => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FF",
      INIT_75 => X"E7E7E7E7EFE7E7E7EFEFEFEFEFEFEFEFF7F7F7EFF7F7F7F7F7F7F7F7F7F7F7F7",
      INIT_76 => X"D7D7D7D7D7D7D7D7DFDFD7D7DFDFDFDFDFDFDFDFE7E7E7DFE7E7E7E7E7E7E7E7",
      INIT_77 => X"A3A3A3A35A5AA3A3595A5A5AA3A3A3A3A3A3A3A3A3A3A3A395A2A262D7D7D7D6",
      INIT_78 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_79 => X"A2A3A3A3A3A2A3A2A3A3A2A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7A => X"62A2A36262A262A262A3A2A262A262A2A3A2A262A2A3A2A3A3A3A262A3A2A2A3",
      INIT_7B => X"92A4ADADACACAC92ACACACACA4A4529B5A5A5AA35A5A5A5A5A5A5A5A62625A5A",
      INIT_7C => X"92929292B5B5B5ADADADB5B5ADADADADADADADAD92ADADAD92929292ADA49292",
      INIT_7D => X"ADB6A49292929292929292929292929292929292929292929292929292929292",
      INIT_7E => X"929AAC929292929292929BA492929292929292929B92929B929292F692929292",
      INIT_7F => X"515151515151515151515151A3A35A51915151A3929291919292929292929292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(15),
      I2 => addra(14),
      I3 => ena,
      I4 => addra(12),
      I5 => addra_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(13),
      I1 => addra(11),
      I2 => addra(16),
      O => addra_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized64\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized64\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A299999999999999995999999959595959",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"A2A2A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2ABABA3",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"59595959595959595A595A595A59595959595A595959595A5A595A595A5A5A5A",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595959595A5959595A5959595A5959",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"545454545353545453535353535353535353535353535353535353535A5A5A5A",
      INIT_0A => X"4D4D55554D4D4D4D4D4D4D4D4C4D4D4D4C4C4C4C4C4C4C4C5454544C54545454",
      INIT_0B => X"9E9E9EA65E5E5E9E5E5E5E5E5E5E5E5E5555565E555555555555555555555555",
      INIT_0C => X"B7F7F7F7AFB7B7B7AFAFAFAFAEAEAEAEAEAEAEAEA6A6A6AEA6A6A6A6A6A6A6A6",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFF7F7F7F7",
      INIT_0E => X"EFE7E7E7EFEFEFEFEFEFEFEFF7F7EFEFF7F7F7F7F7F7F7F7F7F7F7F7FFFFFFF7",
      INIT_0F => X"D7D7D7D7D7D7D7D7DFDFDFDFDFDFDFDFE7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_10 => X"A3A3A3A35A62A2A35A5A5A5AA3A3A3A3A3A3A3A3A3A3A3A3D662A2A3D7D7D7D7",
      INIT_11 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_12 => X"A3A3A2A3A3A3A3A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_13 => X"62626262A3625A62A3A3A3A2A2A25AA3A2A2A2A2A3A3A3A2A2A2A2A2A3A2A2A2",
      INIT_14 => X"92A4ADADACACA492ACACACACA4A451A45A5A5AA35A5A5A5A5A5A5A5A625A5A5A",
      INIT_15 => X"A4929292B5B5B5B5ADADADB5ADADADADADADADAD92ADADAD92929292AD9B9292",
      INIT_16 => X"B5AD9292929292A3929292929292929292929292929292929292929292929292",
      INIT_17 => X"9292A49292929292929292AC92929292929292929A9292929292A3F592929292",
      INIT_18 => X"515151515151515151515151A3A35A5191515152929291919292929292929292",
      INIT_19 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A299999999999999995959999959595959",
      INIT_1B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2A2A2A3",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"595A595A595A5959595959595A595A59595A59595A5A59595A595A5A5A5A5A5A",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A595A59595959595A59595959595959595A5A5959",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"545454545353545453535353535353535353535353535353535353535A595A53",
      INIT_23 => X"4D4D4D4D4D4D4D4D4D4D4D4D4C4C4D4D544C4C4C545454545454545454545454",
      INIT_24 => X"5E5E9E9E5E5E5E5E5E5E5E5E5656565E5555555655555555555555554D555555",
      INIT_25 => X"B7B7B7F7AFAFAFB7AEAFAFAFAEAEAEAEA6A6AEAEA6A6A6A6A6A6A6A69E9EA6A6",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7F7F7F7F7F7F7F7",
      INIT_27 => X"EFEFEFE7EFEFEFEFF7EFEFEFF7F7F7F7F7F7F7F7F7F7F7F7FFFFF7F7FFFFFFFF",
      INIT_28 => X"D7D7D7D7DFDFDFD7DFDFDFDFDFDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_29 => X"A3A3A3A35A62A3A35A5A5A5AA3A3A3A3A3A3A3A3A3A3A3A3D79DABA3D7D7D7D7",
      INIT_2A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2B => X"A2A3A3A3A3A3A3A3A3A3A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"6262A25A6262626262626262A2626262A2A2A2A2A2A362A3A2A2A2A3A3A3A2A2",
      INIT_2D => X"92A4ADADACACA392ACACACACA49B9BAC5A5A5BA35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2E => X"B5A49292B5B5B5B5ADADADB5ADADADADADADADAD9AADADAD92929292AD929292",
      INIT_2F => X"B59B929292929BB5929292929292929292929292929292929292929292929292",
      INIT_30 => X"92929AACA3929292929292A49292929292929292929292929292ACAD92929292",
      INIT_31 => X"515151515151515151515151A3A39A5191515151929291919292929292929292",
      INIT_32 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A199999999999999995999599959595959",
      INIT_34 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABABAB",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"595A5A5A595A5A595A59595A595A5959595959595A595A595A5A59595A5A5A5A",
      INIT_39 => X"5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5959595A595959595A5A5959",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"54545454535354545353535353535353535353535353535353535353595A5A53",
      INIT_3C => X"4D4D4D4D4D4D4D4D4D4D4D4D54544D4D54545454545454545454545454545454",
      INIT_3D => X"5E5E5E5E5E5E5E5E56565E5E5656565655555555555555554D5555554D4D4D4D",
      INIT_3E => X"AFAFB7B7AFAFAFAFAEAEAFAFA6AEAEAEA6A6A6A6A6A6A6A69E9EA6A65E9E9E9E",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7B7B7F7F7",
      INIT_40 => X"EFEFEFEFEFEFEFEFF7F7F7F7F7F7F7F7F7F7F7F7FFFFF7F7FFFFFFFFFFFFFFFF",
      INIT_41 => X"DFD7D7D7DFDFDFDFDFDFDFDFE7E7DFDFE7E7E7E7E7E7E7E7E7E7E7E7EFEFE7E7",
      INIT_42 => X"A3A3A3A35A5AA3A3595A5A5AA3A3A3A3A3A3A3A3A3A3A3A3D7D7A3A3D7D7D7D7",
      INIT_43 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_44 => X"A3A2A2A2A3A3A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_45 => X"62A35A5A625A62A262626262A2A2A2A2A2A2A2A2A2A3A2A2A2A3A3A2A3A3A2A3",
      INIT_46 => X"929AACADACAC9292ACACACACA451A4AC5A5A63A35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_47 => X"B5B5AD9BB5B5B5B5ADADADADADADADADADADADAD92ADADAD929292929B929292",
      INIT_48 => X"A49292929292ACB6929292929292929292929292929292929292929292929292",
      INIT_49 => X"929292ACAC9292929292929B9292929292929292929292929292ADA492929292",
      INIT_4A => X"5151515151515151515151519AA3A35191515151929291919292929292929292",
      INIT_4B => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A299A1A1A199999999999999995959595959595959",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABAB",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5A5A59595A5A5A5A5A5A595A595A595A5A5959595A5959595A59595A5A5A5A5A",
      INIT_52 => X"5A5A5A5A5A5A5A5A59595A5A5A5A5A5A5A5A5959595A5A5A5A5A5A5A595A595A",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"545454545353535453535353535353535353535353535353535353535A5A5253",
      INIT_55 => X"4D4D4D4D4D4D4D4D5555554D5454555554545454545454545454545454545454",
      INIT_56 => X"5E5E5E5E565E5E5E565656565556565655555555555555554D4D4D4D4D4D4D4D",
      INIT_57 => X"AFAFAFAFAFAFAFAFAEAEAFAFA6A6A6A6A6A6A6A69EA6A6A69E9E9E9E5E5E5E5E",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFF7F7F7F7B7F7F7F7AFB7B7B7",
      INIT_59 => X"EFEFEFEFF7F7F7EFF7F7F7F7F7F7F7F7FFF7F7F7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"DFDFDFD7DFDFDFDFDFDFDFDFE7E7E7E7E7E7E7E7E7E7E7E7EFE7E7E7EFEFEFEF",
      INIT_5B => X"A3A3A3A35AA2A3A35A5A5A5AA3A3A3A3A3A3A3A3A3A3A3A3D7D79DA3D7D7D7D7",
      INIT_5C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5D => X"A3A3A2A2A2A2A3A2A3A3A2A3A2A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5E => X"62A26262626262A2A2A2A262A2A3A262A2A262A2A2A3A2A3A2A2A3A2A2A3A3A2",
      INIT_5F => X"92929A9BACAC9292ACACACACA352A4A45A5AA3A35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_60 => X"B5B5B5ADB5B5B5B5ADADADADADADADADADADADAD929AADAD9292929292929292",
      INIT_61 => X"9292929292A3B5AD9292929292929292929292929292929292929292AC9B9292",
      INIT_62 => X"9292929AAD9292929292929A9292929292929292929292929292ADA392929292",
      INIT_63 => X"5151515151515151515151519AA3A351915151519292919192929292A4929292",
      INIT_64 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A2A29999A1A199999999999999995959595959595959",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_68 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2ABA3AB",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"59595A5A59595959595A5A5A5A5A5A595A595A5A5A5959595A5A595A5A5A5A5A",
      INIT_6B => X"5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A595A5959595A59",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A",
      INIT_6D => X"545454545353535453535353535353535353535353535353535353535A5A5353",
      INIT_6E => X"4D4D4D4D55555555555555555454545554545454545454545454545454545454",
      INIT_6F => X"5E5E5E5E565656565656565655565656555555554D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_70 => X"AFAFAFAFAFAFAFAFA6A6A6AFA6A6A6A6A6A6A6A69E9E9E9E5E5E5E9E5E5E5E5E",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7F7F7F7F7F7F7F7B7B7B7F7AFAFAFAF",
      INIT_72 => X"F7F7EFEFF7F7F7F7F7F7F7F7FFF7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"DFDFDFDFDFDFDFDFE7E7E7DFE7E7E7E7E7E7E7E7E7E7E7E7EFEFEFEFEFEFEFEF",
      INIT_74 => X"A3A3A3A35A5AA3A3595A595AA3A3A3A3A3A3A3A3A3A3A3A3D7D7D7A3DFD7D7D7",
      INIT_75 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_76 => X"A2A3A3A2A3A2A2A3A2A2A2A2A2A2A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2",
      INIT_77 => X"5A62625AA3A2A25AA262A2A262A262A3A262A262A2A3A2A3A362A3A2A2A2A2A3",
      INIT_78 => X"92929292ACA49292ACACACAC5AA4ACAC5A5AA3A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_79 => X"B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADAD929292AD9292929292929292",
      INIT_7A => X"929292929AADB5A4929292929292929292929292929292929B9B9A92B5B5ADA4",
      INIT_7B => X"92929292AC9B9292929292929292929292929292929292929292AD9A92929292",
      INIT_7C => X"51515151515151515151515151A3A351919151519292929192929292AC929292",
      INIT_7D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_7E => X"A2A2A2A2A2A2A2A2A1A2A2A29999A1A199999999999999995959999959595959",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized65\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized65\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_01 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABAB",
      INIT_02 => X"5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A595A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"545454545353535453535353535353535353535353535353535353535A525353",
      INIT_07 => X"5555555555555555555555555454545454545454545454545454545454545454",
      INIT_08 => X"5656565E5656565656565656555555564D4D4D554D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_09 => X"AFAFAFAFA7A6AFAFA6A6A6A6A6A6A6A69E9E9EA65E9E9E9E5E5E5E5E5E5E5E5E",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7B7B7F7F7AFAFAFB7AFAFAFAF",
      INIT_0B => X"F7F7F7F7F7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"DFDFDFDFE7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7EFEFEFE7EFEFEFEFF7EFEFEF",
      INIT_0D => X"A3A3A3A35A62A3A35A5A5A5AA3A3A3A2A3A3A3A3A3A3A3A3D7D7D79DDFDFD7D7",
      INIT_0E => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0F => X"A2A2A2A2A3A3A2A2A3A2A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A2A3A3A3",
      INIT_10 => X"5A625A5A62A362626262A26262A2A362A2A2A262A2A362A2A2A2A2A2A3A2A2A2",
      INIT_11 => X"92929292AC9B9292ACACACAC52A4ACAC5A5AA3A35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_12 => X"B5B5B5B5B5B5B5B5ADADADADADADADADADADADAD9292929B9292929292929292",
      INIT_13 => X"92929292ACB5AD9292929292929292929292929292929292B5ADAD9BB5B5B5B5",
      INIT_14 => X"92929292A4AC9292929292929292929292929292929292929292AD9B92929292",
      INIT_15 => X"5151515151515151515151519A52A351919151519292929192929292A3A39292",
      INIT_16 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_17 => X"A2A2A2A2A2A2A2A299A2A2A29999A19999999999999999995959599959595959",
      INIT_18 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABABAB",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A59",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"545454545353535353535353535353535353535353535353535353535A535353",
      INIT_20 => X"5555555555555555545555555454545454545454545454545454545454545454",
      INIT_21 => X"5656565656565656565656564D4D4D564D4D4D4D4D4D4D4D4D4D4D4D55555555",
      INIT_22 => X"A7AFAFAFA6A6A7A7A6A6A6A69E9EA6A69E9E9E9E5E5E5E5E5E5E5E5E56565E5E",
      INIT_23 => X"FFFFFFFFFFFFFFFFF7F7FFFFF7F7F7F7B7F7F7F7AFAFB7B7AFAFAFAFAFAFAFAF",
      INIT_24 => X"F7F7F7F7F7F7F7F7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"DFDFDFDFE7E7E7DFE7E7E7E7E7E7E7E7EFE7E7E7EFEFEFEFEFEFEFEFF7F7F7F7",
      INIT_26 => X"A3A3A3A35AA2A3A35A5A5A5AA3A3A35AA3A3A3A3A3A3A3A3D7D7D7D7DFDFDFDF",
      INIT_27 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_28 => X"A3A3A2A2A2A2A3A3A2A2A2A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3",
      INIT_29 => X"62A35A5A62625AA26262625A625AA2A2A2A2626262A2A2A2A2A262A2A2A3A2A3",
      INIT_2A => X"92929292AC9B9292ACACACAC9BA4A4AC5A5AA39A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"B5B5B5B5B5B5B5B5ADADADADADADADADA4ADADAD929292929292929292929292",
      INIT_2C => X"92929292B5B5A3929292929B929292929292929292929292B5B5AD9AB5B5B5B5",
      INIT_2D => X"929292929BAD9292929292929292929292929292929292929292B59B92929292",
      INIT_2E => X"515151515151515151515151A35151519191519A929292919292929292AC9292",
      INIT_2F => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_30 => X"A2A2A2A2A2A2A2A299A2A1A29999A19999999999999999995959595959595959",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_33 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAA",
      INIT_34 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"545454545353535353535353535353535353535353535353535353535A535353",
      INIT_39 => X"5555555555555555545555555454545454545454545454545454545454545454",
      INIT_3A => X"56565656565656564E4E56564D4D4D4E4D4D4D4D554D4D4D5555555555555555",
      INIT_3B => X"A7A7A7A7A6A6A6A79E9EA6A69E9E9E9E5E5E9E9E5E5E5E5E565E5E5E56565656",
      INIT_3C => X"FFFFFFFFF7FFFFFFF7F7F7F7F7F7F7F7AFB7B7B7AFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3D => X"F7F7F7F7FFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"E7DFDFDFE7E7E7E7E7E7E7E7E7E7E7E7EFEFEFEFEFEFEFEFF7F7F7EFF7F7F7F7",
      INIT_3F => X"A3A3A3A35A62A3A35A5A5A5AA3A25A5AA3A3A3A39DA3A3A3DFDFD7D7DFDFDFDF",
      INIT_40 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_41 => X"A3A2A3A2A2A3A2A2A2A2A2A2A3A3A3A3A3A2A3A2A2A3A3A3A3A3A3A3A2A3A3A3",
      INIT_42 => X"5A5A5A5A5A625A5A5A625A5A62A2A2A2A2A262A262A262A2A262A262A3A2A3A3",
      INIT_43 => X"92929292AC929292ACACACACA4A4ACAC5A5AA3525A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_44 => X"B5B5B5B5ADB5B5B5ADADADADADADADADA4ADADAD929292929292929292929292",
      INIT_45 => X"92929292B6AD9292929292AD929292929292929292929292B5AD9B92B5B5B5B5",
      INIT_46 => X"929292929BB59292929292929292929292929292929292929292AD9B92929292",
      INIT_47 => X"515151515151515151515151A35151519A9A9AA39292919A9292929292A49B92",
      INIT_48 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A1A2A2999999A299999999999999995959595959595959",
      INIT_4A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A3A3A3",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"5354545453535353535353535353535353535353535353535353535353535353",
      INIT_52 => X"5555555555555555545555555454545454545454545454545454545454545454",
      INIT_53 => X"565656564E5656564E4E4E4E4D4D4D4D4D4D4D4D555555555555555555555555",
      INIT_54 => X"A7A7A7A7A6A6A6A79E9E9E9E5E5E9E9E5E5E5E5E5E5E5E5E5656565656565656",
      INIT_55 => X"FFFFFFFFF7F7F7F7F7F7F7F7B7B7B7F7AFAFAFB7AFAFAFAFAFAFAFAFA7A7A7AF",
      INIT_56 => X"FFF7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"E7E7E7DFE7E7E7E7E7E7E7E7EFEFE7E7EFEFEFEFF7F7EFEFF7F7F7F7F7F7F7F7",
      INIT_58 => X"A3A3A3A35AA2A3A35A5A5A5A5A5A5A5A625A5A5AD659625ADFDFDFD7DFDFDFDF",
      INIT_59 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5A => X"A2A2A25AA2A2A2A2A2A262A2A2A2A3A3A3A3A3A2A3A3A3A3A2A3A3A3A2A3A3A2",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A5A625A62A25A5A5A5A625A5A5A5A62625A6262A262A2A2",
      INIT_5C => X"92929292AC929292ACACACACA4A4ACAC5A635A9B5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"B5B5B5B5ADADB5B5ADADADADADADADADA3ADADAD929292929292929292929292",
      INIT_5E => X"92929292B6A392929292A4B6929292929292929292929292B5A49292B5B5B5B5",
      INIT_5F => X"929292929AB59B92929292929292929292929292929292929292AD9B92929292",
      INIT_60 => X"515151515151515151515151A39A519AACACA3AC929291A392929292929BAC92",
      INIT_61 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_62 => X"A2A2A2A2A2A2A2A2A199A1A1999999A199999999599999995959595959595959",
      INIT_63 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_65 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABA3ABABABABABAB",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"5B545C5C53535353535353535353535353535353535353535353535353535353",
      INIT_6B => X"5555555555555555545555555C5454545C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_6C => X"4E5656564E4E4E4E4D4E4E4E554D4D4D55555555555555555555555555555555",
      INIT_6D => X"A7A7A7A79E9E9E9E9E9E9E9E5E5E5E9E5E5E5E5E5656565E5656565656565656",
      INIT_6E => X"F7F7F7FFF7F7F7F7B7F7F7F7AFAFB7B7AFAFAFAFAFAFAFAFA7A7AFAFA7A7A7A7",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"E7E7E7E7E7E7E7E7EFE7E7E7EFEFEFEFEFEFEFEFF7F7F7F7F7F7F7F7F7F7F7F7",
      INIT_71 => X"A3A3A3A35AA2A3A35A5A5A5A5A5A5A5A5A5A5A62D79B5A5ADFDFDFDFE7DFDFDF",
      INIT_72 => X"A2A3A2A2A2A3A3A2A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A2A3A3A3A3A3A3A3A3",
      INIT_73 => X"625A62A2A262625A62A2A2626262A2A2A2A2A2A2A3A2A2A3A2A3A2A2A2A3A3A3",
      INIT_74 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A62626262A25A5A626262A2A2",
      INIT_75 => X"92929292AC929292ACACACACA4A4ACAC5AA352A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_76 => X"B5B5B5B5ADB5B5B5ADADADADADADADADA4ADADAD929292929292929292929292",
      INIT_77 => X"92929292B5929292929AB5F6929292929292929292929292AD929292B5B5B5B5",
      INIT_78 => X"929292929BB5A492929292929292929292929292929292929292ADA392929292",
      INIT_79 => X"515151515151515151515151A3A351A3ACACACAC9292929B929292929292AC9A",
      INIT_7A => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_7B => X"A2A2A2A2A2A2A2A2A1A1A2A1999999A199999999595999995959599959595959",
      INIT_7C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"A2A3A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABAB",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized66\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized66\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"5A5A5A535A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"5B5C5C5C5B5B5B5B5B5B5B5B53535B5B53535353535353535353535353535353",
      INIT_04 => X"555555555D5D5D555C5C5C5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_05 => X"4E4E4E4E4E4E4E4E554D4D4E5555555555555555555555555555555555555555",
      INIT_06 => X"9E9F9FA79E9E9E9E5E5E5E9E5E5E5E5E5656565E565656565656565656565656",
      INIT_07 => X"F7F7F7F7F7F7F7F7AFB7B7B7AFAFAFAFAFAFAFAFA7AFAFAFA7A7A7A7A7A7A7A7",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFF",
      INIT_09 => X"E7E7E7E7E7E7E7E7EFEFEFE7EFEFEFEFF7F7F7EFF7F7F7F7F7F7F7F7FFFFFFF7",
      INIT_0A => X"A3A3A3A35AA2A3A35A595A5AA3A3A25AA2A3A3A3DF9E5A62DFDFDFDFE7E7E7DF",
      INIT_0B => X"A2A2A2A2A2A2A2A2A3A3A2A2A3A2A3A3A2A2A2A2A3A3A3A3A3A3A3A2A3A3A3A2",
      INIT_0C => X"6262A2A262A25A6262A2A2A2A262A262A262A262A2A262A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A625A5A5A6262625A5A5AA262625A5A",
      INIT_0E => X"92929292A4929292ACACACACA4A4ACAC5A639BA45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"B5B5B5B5ADADB5B5ADADADADADADADADA4ADADAD929292929292929292929292",
      INIT_10 => X"92929292A492929292A4B5B6929292929292929292929292A4929292B5B5B5B5",
      INIT_11 => X"929292929BB5AC92929292929292929292929292929292929292A4A492929292",
      INIT_12 => X"515151515151515151515151A3A351A3ACACACAC92929292929292929292A3A4",
      INIT_13 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_14 => X"A2A2A2A2A2A2A2A299A1A1A19999999999999999595999995959595959595959",
      INIT_15 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"A2A2A2ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_17 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"5A5A5A535A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"5B5B5C5C5B5B5B5B5B5B5B5B5B5B5B5B5353535B535353535353535353535353",
      INIT_1D => X"5D5D5D5D5D5D5D5D5C5C5C5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_1E => X"4E4E4E4E4E4E4E4E55555555555555555555555555555555555555555D555555",
      INIT_1F => X"9E9E9F9F5E5E9E9E5E5E5E5E565E5E5E5656565656565656565656564E4E4E4E",
      INIT_20 => X"F7F7F7F7B7B7B7F7AFAFAFAFAFAFAFAFAFAFAFAFA7A7A7A7A7A7A7A79F9FA7A7",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7",
      INIT_22 => X"E7E7E7E7EFE7E7E7EFEFEFEFF7EFEFEFF7F7F7F7F7F7F7F7FFFFF7F7FFFFFFFF",
      INIT_23 => X"A2A2A2A25AA2ABA25A5A5A5AA2A25A5AA3A2A2A2DFDF6262DFDFDFDFE7E7E7E7",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2",
      INIT_25 => X"625A5A62626262A35A5A5AA2A2626262A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5AA2625A5A",
      INIT_27 => X"92929292AC929292ACACACACA4A4ACAC5A52A3A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"B5B5B5B5ADADADB5ADADADADADADADADA3ADADAD929292929292929292929292",
      INIT_29 => X"929292929B9292929BB5B6B692929292929292929292929292929292B5B5B5AD",
      INIT_2A => X"929292929BB5AC92929292929292929292929292929292929292A3AD92929292",
      INIT_2B => X"515151515151515151515151A3A39A5AA4ACACAC929292919192929292929AAC",
      INIT_2C => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_2D => X"A2A2A2A2A2A2A2A29999A1A29999999999999999595999995959595959595959",
      INIT_2E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_30 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABAB",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"5B5B5C5C5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_36 => X"5D5D5D5D5D5D5D5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_37 => X"4E4E4E4E55565656555555555555555555555555555555555D5D5D555D5D5D5D",
      INIT_38 => X"5E9E9E9E5E5E5E5E565E5E5E5656565656565656565656564E4E4E564E4E4E4E",
      INIT_39 => X"B7B7F7F7AFAFAFB7AFAFAFAFAFAFAFAFA7A7A7AFA7A7A7A79FA7A7A79F9F9F9F",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFF7F7F7F7",
      INIT_3B => X"E7E7E7E7EFEFEFEFEFEFEFEFF7F7F7F7F7F7F7F7FFF7F7F7FFFFFFFFFFFFFFFF",
      INIT_3C => X"A2A2A2A25AA2A3A25A5A5A5A5A5A5A5A626262A2DFDF9D62E7E7DFDFE7E7E7E7",
      INIT_3D => X"A2A2A2A2A3A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"5A5A625A62625A62A25A625AA2625A5AA2A2A2A2A2A26262A2A2A2A2A2A2A2A2",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_40 => X"92929292AC929292ACACACACA4A4ACAC5A5AA4A45A5A5A595A5A5A5A5A5A5A5A",
      INIT_41 => X"B5B5B5B5ADADADB5ADADADADADADADADA4ADADAD929292929292929292929292",
      INIT_42 => X"9292929292929292ADB6B5B592929292929292929292929292929292B5B5B5A4",
      INIT_43 => X"929292929BB5AC929292929292929292929292929A92929292929BF692929292",
      INIT_44 => X"51515151515151515A515151A3A3A3499BACACAC929292919B929292929292AD",
      INIT_45 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_46 => X"A2A2A2A2A2A2A2A29999A1A19999999999999999595959995959595959595959",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2A3ABAB",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"5B5B5C5C5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_4F => X"5D5D5D5D5D5D5D5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_50 => X"56565656565556565555555555555555555555555D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_51 => X"5E5E5E9E5E5E5E5E5656565656565656565656564E4E56564E4E4E4E4E4E4E4E",
      INIT_52 => X"AFB7B7B7AFAFAFAFAFAFAFAFA7A7AFAFA7A7A7A7A7A7A7A79F9F9F9F9F9F9F9F",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFF7F7F7F7B7F7F7F7",
      INIT_54 => X"EFEFE7E7EFEFEFEFF7F7EFEFF7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"A2A2A2A25AA2A3A25A5A5A5A5A625A5AA262625ADFDFDF9AE7E7E7DFE7E7E7E7",
      INIT_56 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"62625A6262625A6262A2A2625A625A62A26262A2A262A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_59 => X"92929292AC9B9292ACACACACA4A4ACAC5A9BA4A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"B5B5B5B5ADADADB5ADADADADADADADADACADADAD929292929292929292929292",
      INIT_5B => X"9292929292929292B5B5B6AD929292AC929292929292929292929292B5B5AD9A",
      INIT_5C => X"92929292A3B5A4929292929292929292929292929B929292929292F692929292",
      INIT_5D => X"51515151515151515A515151A3A3A3529AACACAC92929291AC929292929292AC",
      INIT_5E => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_5F => X"A2A2A2A2A1A2A2A2999999A19999999999999999595959595959595959595959",
      INIT_60 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_62 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2ABABABA2A3ABAB",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"5B5B5C5C5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_68 => X"5D5D5D5D5C5D5D5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_69 => X"5656565655555656555555555D5555555D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_6A => X"5E5E5E5E5656565E56565656565656564E4E56564E4E4E4E4E4E4E4E56565656",
      INIT_6B => X"AFAFAFAFAFAFAFAFA7AFAFAFA7A7A7A7A7A7A7A79F9F9FA79F9F9F9F5E5E9F9F",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7F7F7F7F7F7F7F7B7B7B7B7",
      INIT_6D => X"EFEFEFEFF7EFEFEFF7F7F7F7F7F7F7F7FFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"A2A2A2A25AA2A3A25A5A5A5AA3A3A25AA3A3A3A3E7DFDFA4E7E7E7E7E7E7E7E7",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2A2A2A2A2A2A2A2A2A2A2A3A2A2A2",
      INIT_70 => X"625A5A5A625A5A62A25AA262A2A25AA2A25AA262A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5AA25A5A5A5A5A5A5A625A5A5A",
      INIT_72 => X"92929292ACA39292ACACACACA4A4ACAC51A3A4A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"ADB5B5B5B5ADADB5ADADADB5ADADADADADADADAD929292929292929292929292",
      INIT_74 => X"9292929292929292B6B6B5A49292A4B5929292929292929292929292B5B5AD92",
      INIT_75 => X"92929292ACB5A392929292929292929292929292AD929292929292F592929292",
      INIT_76 => X"515151515151515151515151A3A3A3A392ACACAC92929291AC929292929292A3",
      INIT_77 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_78 => X"A2A2A2A2A1A2A2A2999999999999999959999999595959595959595959595959",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3ABABABA2ABABAB",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized67\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized67\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5B5B5B5C5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_01 => X"5D5D5D5D5C5D5D5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_02 => X"56565656555556565D5D55555D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_03 => X"56565E5E56565656565656564E5656564E4E4E4E4E4E4E4E5656565656565656",
      INIT_04 => X"AFAFAFAFAFAFAFAFA7A7A7A7A7A7A7A79F9FA7A79F9F9F9F5F9F9F9F5E5E5E5E",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7B7B7F7F7AFAFAFB7",
      INIT_06 => X"EFEFEFEFF7F7F7EFF7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"A2A3A3A35AA2A3A25A5A5A5AA3A3A35AA3A3A3A3E7E7DFA6E7E7E7E7EFEFE7E7",
      INIT_08 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3",
      INIT_09 => X"6262A25A626262626262626262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62A25A5A6262626262A262625A625A62",
      INIT_0B => X"92929292ACA49292ACACACACA4A4ACAC51A3A4A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"ADADADB5F5F5ADADADB5B5F5ADADADADADADADAD929292A39292929292929292",
      INIT_0D => X"9292929292929292B6B6B59B92A4B5B6929292929292929292929292B5ADA492",
      INIT_0E => X"92929292ADB59A92929292929292929292929292F69B9292929292AD92929292",
      INIT_0F => X"515151515151515151515151A3A3A3A391A3ACAC92929291AD9B92929292929A",
      INIT_10 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_11 => X"A2A2A2A299A1A2A2999999999999999959599999595959595959595959595959",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_14 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2A3A3A2",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_16 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5A5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"5B5B5B5C5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_1A => X"5D5D5D5D5C5C5C5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_1B => X"565656565D5D5D565D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_1C => X"5656565656565656565656564E4E4E4E4E4E4E4E5656564E5656565656565656",
      INIT_1D => X"AFAFAFAFA7A7A7AFA7A7A7A79FA7A7A79F9F9F9F9F9F9F9F5E5F5F5F565E5E5E",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFF7F7F7F7B7F7F7F7AFAFB7B7AFAFAFAF",
      INIT_1F => X"F7EFEFEFF7F7F7F7F7F7F7F7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"A3A3A3A25AA3A3A35A5A5A5AA3A2A35AA3A3A2A3E7E7E7DFE7E7E7E7EFEFEFEF",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A6262AB",
      INIT_22 => X"5AA2A262625A5A625A5A5A6262A2625AA2A26262A2A2A2A2A2A2A2A2A2A2A3A2",
      INIT_23 => X"5A5A5A5A62625A5A5A5A5A62A25A626262625A5A62625A6262625A62A2625A62",
      INIT_24 => X"92929292ACAC9B92ACACACACA4A4ACAC529BA4A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"ADADB5B5F5F5B5ADADB5B5F5ADADADADADADADAD929292AD9292929291A49A92",
      INIT_26 => X"9292929292929292B6B6B592A4B5B5B6929292929292929292929292B5ADA492",
      INIT_27 => X"92929292B5B592929292929A9292929292929292F6AC9292929292A392929292",
      INIT_28 => X"515151515151515152515151A3A3A3A3919AACAC92929291ACAC929292929292",
      INIT_29 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_2A => X"A2A2A2A2A2A2A2A2999999999999999959599999595959595959595959595959",
      INIT_2B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABA2A3A2A3",
      INIT_2E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_31 => X"5A5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_33 => X"5D5D5D5D5C5C5C5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_34 => X"5D5E5E565D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_35 => X"56565656565656564E4E4E564E4E4E4E5656564E565656565656565656565656",
      INIT_36 => X"A7A7AFAFA7A7A7A7A7A7A7A79F9F9F9F9F9F9F9F5F5F5F9F5E5E5E5F56565656",
      INIT_37 => X"FFFFFFFFFFFFFFFFF7FFFFFFF7F7F7F7F7F7F7F7AFB7B7B7AFAFAFAFAFAFAFAF",
      INIT_38 => X"F7F7F7EFF7F7F7F7FFF7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"A3A3A3A35AA3A3A35A5A5A5AA3A3A35AA4A3A3A2E7E7E7E7EFEFE7E7EFEFEFEF",
      INIT_3A => X"A2A2A2A262A2A2A262A2A2A2A26262A2A26262A2A2A2A2A2A3A2A2A35A5A62A2",
      INIT_3B => X"5A625A625A5A5A5A5A5A5A5A5A5A5A5A62625A5A62626262A2A2A262A2A262A2",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A625A5AA2A2A2625A5A6262A3A2A262",
      INIT_3D => X"91929292ACACAC92ACACACACA4A4ACAC5B5AA4A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"ADADADB5F5F5F5B5ADADB5F5ADADADADADADADAD9292A4AD92929292A4ADAC9A",
      INIT_3F => X"9292929292929292B5B5AD92B5B5B5B592929BAD9292929292929292B5ADA492",
      INIT_40 => X"92929292B5AD9292929292A39292929292929292F6F69A929292929A92929292",
      INIT_41 => X"5151515151515151A3515151ACA3A3A39192ACAC92929291ACAC9A9292929292",
      INIT_42 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_43 => X"A2A2A2A2A2A2A2A2999999999999999959999999595959595959595959595959",
      INIT_44 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2ABABABA2A3A3A2",
      INIT_47 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_48 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_49 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4A => X"5A5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4B => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_4C => X"5D5D5D5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_4D => X"5D5D5E5E5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_4E => X"565656564E4E56564E4E4E4E56564E4E5656565656565656565656565E5E5E56",
      INIT_4F => X"A7A7A7A7A7A7A7A79F9FA7A79F9F9F9F5F9F9F9F5F5F5F5F5656565E56565656",
      INIT_50 => X"FFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7B7B7F7F7AFAFAFAFAFAFAFAFA7AFAFAF",
      INIT_51 => X"F7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"A3A3A3A35AA2A3A35A5A5A5A5A5A5A62A5A25A5AE7E7E7E7EFEFEFEFF7EFEFEF",
      INIT_53 => X"62A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A2A2625A625A",
      INIT_54 => X"5A5A5A5A625A5A5A5A5A62625A5A5A5A625A5A5AA262625A62A262A2A2A2A2A2",
      INIT_55 => X"5A5A5A5A5A625A5A5A625A5A625A5A62A2A25A5A5A6262A262625AA262626262",
      INIT_56 => X"9B9B9BACACACACA4ACACACACA4A4ACACA352A4A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"ADADADB5F5F5F5F5ADADB5B5ADADADADADADADAD92A4ADAD9A929292ADADADAC",
      INIT_58 => X"9292929292929292B5B6AD92B5B5B5B692A4ADB59292929292929292ADADA492",
      INIT_59 => X"92929292B5AC9292929292AC9292929292929292ADF6AD929292929292929292",
      INIT_5A => X"5151515151515151A3515151A4A3A3A39192ACAC92929291A4ACA39292929292",
      INIT_5B => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_5C => X"A2A2A2A29999A2A2999999999999999959599999595959595959595959595959",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5F => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3ABABABA3ABA2AB",
      INIT_60 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_63 => X"5A5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_64 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_65 => X"5C5D5D5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5C5C5C",
      INIT_66 => X"5D5D5D5E5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_67 => X"4E5656564E4E4E4E56564E4E5656565656565656565656565E5E5E5E5E5E5E5E",
      INIT_68 => X"A7A7A7A79FA7A7A79F9F9F9F9F9F9F9F5F5F5F5F57575F5F5656565756565656",
      INIT_69 => X"FFFFFFFFF7F7F7FFF7F7F7F7B7B7F7F7AFAFAFB7AFAFAFAFAFAFAFAFA7A7A7A7",
      INIT_6A => X"F7F7F7F7FFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"A3A3A3A25A5A62A2A25A5A5A625A5A5AE7625A5AEFE7E7E7EFEFEFEFF7F7F7EF",
      INIT_6C => X"62A2A26262A2A2A2A3A2A2626262A3A3A3A3A3A2A2A2A3A35AA3A2A25A625A62",
      INIT_6D => X"5A5A5A5A5A625A625A5A5A5A625A5A5A62625A6262626262A2A262A2A262A2A2",
      INIT_6E => X"5A5A5A5A5A5A5A5A625A5A5A62625A6262625A626262A2A25A5AA2625A5A5A5A",
      INIT_6F => X"ACACADADACACACACACACACACA4A4A4ACA351A4A45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"B5ADADADB5F5F5F5ADADADB5ADADADADADADADADACADADADADA4A3A3ADADADAD",
      INIT_71 => X"9292929292929292B5B5A492B5B5B5B5B5B5B5B59A9BA3AD91919192B5ADAD92",
      INIT_72 => X"92929292B5A3929292929AB59292929292929292A4F6F6A39292929292929292",
      INIT_73 => X"5151515151515151A3515151A4A3A3A39191ACAC929292929BACAC9292929292",
      INIT_74 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_75 => X"A2A2A2A29999A2A2999999999999999959599999595959595959595959595959",
      INIT_76 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_78 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABA3ABABA2A2ABAB",
      INIT_79 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7C => X"5B5B5B5B5A595A595A5A5A5A5A5A5A5A595A5A5A5A5A5A595A5A5A5A5A5A5A5A",
      INIT_7D => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_7E => X"5C5D5D5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5C5C5C",
      INIT_7F => X"5D5D5D5E5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized68\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized68\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4E4E4E4E56564E4E5656565656565656565656565E5E5E565E5E5E5E5E5E5E5E",
      INIT_01 => X"A7A7A7A79F9F9F9F9F9F9F9F5F5F5F9F575F5F5F565657575656565656565656",
      INIT_02 => X"F7FFFFFFF7F7F7F7B7F7F7F7AFAFB7B7AFAFAFAFAFAFAFAFA7A7A7AFA7A7A7A7",
      INIT_03 => X"F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"6262625A5A595A5A5A5A5A5A5A5A5A5AE7A4625AEFEFE7E7F7EFEFEFF7F7F7F7",
      INIT_05 => X"A4A4A4A4A4A4A4A4A3A4A4A4A3A362625A5AA3A3A2A2A35AA3A3A2A25A5A5A62",
      INIT_06 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A3A3A3A4A4A3A3A4A4A3A4A4A4A4A4",
      INIT_07 => X"6363635B6363A3636363A363A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_08 => X"ACADADADACACACACACACACACA4A4A4ACA352A3A45A5A5A5A5B5B5B5A5B5B5B5B",
      INIT_09 => X"F5ADADADB5F5F5F5ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0A => X"9292929292929292B6B59A92B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADAD",
      INIT_0B => X"92929292AD9A92929292ACB5929292929B9292929BF6F6F59292929292929292",
      INIT_0C => X"5151515151515151A3595151ACA3A3A39191A3AC9292929192ACAC9A92929292",
      INIT_0D => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_0E => X"A2A2A2A29999A2A2999999999999999959599999595959595959595959595959",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABA3A2A2A3AB",
      INIT_12 => X"595A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A59595A5A595A5A5A5A5A5A5A59",
      INIT_13 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_14 => X"5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_15 => X"5B5B5B5B595A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A595A5A5A595A5A595A59",
      INIT_16 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_17 => X"5C5C5D5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5C5C5C",
      INIT_18 => X"5D5D5D5E5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_19 => X"56564E4E5656565656565656565656565E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_1A => X"9F9F9F9F9F9F9F9F5F5F9F9F5F5F5F5F5757575756565757565656564E4E4E56",
      INIT_1B => X"F7F7F7F7F7F7F7F7B7B7B7F7AFAFAFAFAFAFAFAFA7A7AFAFA7A7A7A7A7A7A7A7",
      INIT_1C => X"FFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AE7A55A5AEFEFEFEFF7F7F7EFF7F7F7F7",
      INIT_1E => X"A4A4A4A46363A4A4A3ADA4A45A5A5A5A5A5A5A62A2A3A35AA3A3A3A35AA2A3A3",
      INIT_1F => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_20 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5A5A5A5A5A5A5A5646464A5",
      INIT_21 => X"ACADADADACACACACACACACACA4A4A4ACA352A3A45C5B5B636464646464646464",
      INIT_22 => X"F5ADADADADB5F5F5ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_23 => X"9292929292929292B5AD9292B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADADADAD",
      INIT_24 => X"92929292AD929292929AB5B592929292B59B929292F5F6F69292929292929292",
      INIT_25 => X"5151515151515151A35A5151A4A3A3A391919AAC9292929192ACACA492929292",
      INIT_26 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_27 => X"A2A2A2A2999A99A2999999999999999959595999595959595959595959595959",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2A => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABABA2A2A2A2",
      INIT_2B => X"5A5A59595959595A5959595A595A59595A5A59595A5A5A59595A595959595A5A",
      INIT_2C => X"5A5A5A59595A5A595A5A5A5A5A5A595A595A5A5A5A5A595A595A5A5A5A595A59",
      INIT_2D => X"5A5A59595A5A59595A595A595A595A595A595A5A5A59595A5A5A5A595A595A59",
      INIT_2E => X"5B5B5B5B5A5A5A5A6262625A626262625A6262625A5A5A5A5A5A5A5A595A5A5A",
      INIT_2F => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_30 => X"5C5C5C5D5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5B5C5C",
      INIT_31 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D655D655D65656565",
      INIT_32 => X"5656565656565656565656565E5E5E565E5E5E5E5E5E5E5E5E5E5E5E5D5E5E5E",
      INIT_33 => X"9F9F9F9F5F9F9F9F5F5F5F5F5757575F57575757565656564E56565656564E4E",
      INIT_34 => X"F7F7F7F7B7B7F7F7AFAFAFB7AFAFAFAFAFAFAFAFA7A7A7A7A7A7A7A79F9FA7A7",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FF",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AEFE65A5AEFEFEFEFF7F7F7F7F7F7F7F7",
      INIT_37 => X"A4A4A4A45A5A5AA4A3A4A4A35A5A5A5A5A5A5A5AA3A35A5AACA4ACA462ACACAC",
      INIT_38 => X"64646464A464646464A4A464A46464A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_39 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5A4A4A4A5A5A5A5A5A5A5A564A4A5A5",
      INIT_3A => X"ACADADADACACACACACACACACA4A4A4ACA35A9BA45B5B5B5B635B5B5BA4646363",
      INIT_3B => X"F5ADADADADADADF5ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"9292929292929292B5AC9292B5B5B5B5ADADB5B5B5B5B5B5B5B5B5B5ADB5ADB5",
      INIT_3D => X"92929292A492929292ADB5B592929292F6AD9B9292ADF6F69292929292929292",
      INIT_3E => X"51515151515151519A5A5151A4A3A3A3919151AC9292929192ACACAC92929292",
      INIT_3F => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_40 => X"A2A2A2A299999AA2999999999999999959595999595959595959595959595959",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2ABABABA3A2A2A3",
      INIT_44 => X"59595A59595A5A595A59595A5A595A5A5A595A5A595A5A5A5A595A5959595959",
      INIT_45 => X"5A5A5A595A5A59595A5A595A5A5A5A5959595A595A5A5A5A5A5A595A5A595A5A",
      INIT_46 => X"5A59595A595A5A595A5A59595A5A5A595A5A5A595A5A59595A5A5A5A595A5A5A",
      INIT_47 => X"5B5B5B5BA3A3A35BA3A3A3A3A2A3A3A3A3A2A2A2A3A3A3A3A3A3A3A362A3A3A3",
      INIT_48 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_49 => X"64646464646464645C64645C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5B5C5C",
      INIT_4A => X"5D5D5D5D5D5D5D5D5D5D5D5D65655D5D65656565656565656565656565656565",
      INIT_4B => X"56565656565656565E5E5E565E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5D5D5D5E",
      INIT_4C => X"9F9F9F9F5F5F5F9F57575F5F575757575757575756565656564E565656565656",
      INIT_4D => X"B7F7F7F7AFAFB7B7AFAFAFAFAFAFAFAFA7A7A7AFA7A7A7A79FA7A7A79F9F9F9F",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFF7F7F7F7",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AEFEFA35AF7EFEFEFF7F7F7F7FFFFF7F7",
      INIT_50 => X"A4A4A4A45A5A5A5A62A2625A5A5A5A5A5A5A5A5AAC625A5AA4A4A4A45AA2A4A4",
      INIT_51 => X"A4A4A4A4A4A4A4A4A46464A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_52 => X"5A5B5A5A63635B5BA3A3A363A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5A4",
      INIT_53 => X"ACADADADACACACACACACACACA4A4A4ACA49B9BA45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"EDEDADADADADADEDADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_55 => X"9292929292929292B5A49292B5B5B5B5929BADB5B5B5ADA4B5B5B5B5ADADADAD",
      INIT_56 => X"92929292A3929292A3B5B5B592929292F6F5B59B92ACF6F69292929292929292",
      INIT_57 => X"5151515151515151529A5151ACA3A3A3919151ACA392929192A4ACAC92929292",
      INIT_58 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_59 => X"A2A2A2A2999999A2999999999999999959595959595959595959595959595959",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3ABABABA3A2A3AB",
      INIT_5D => X"595A59595A595A5A595A5A5A5A5A5A5A5A595A5A5A5A5A5A5A59595A59595A59",
      INIT_5E => X"595A59595A595A59595A595A5A5A595A5A5A595A5A5A5A5A5A5A595A5A595A59",
      INIT_5F => X"A3A3A3A359595A5A5A5A595A59595A5A5A5A5A5A5A5A5959595959595A5A5A5A",
      INIT_60 => X"5B5B5B5BA262A25B6262A26262A262626262A2A26262625A625A5962A3626262",
      INIT_61 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_62 => X"6464646464646464646464645C6464645C5C5C5C5C5C5C5C5C5C5C5C5B5B5C5C",
      INIT_63 => X"5D5D5D5D655D655D656565656565656565656565656565656565656565656565",
      INIT_64 => X"565656565E5E5E565E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5D5D5E5D",
      INIT_65 => X"5F5F9F9F575F5F5F575757575757575756565657565656565656565656565656",
      INIT_66 => X"B7B7B7B7AFAFAFAFAFAFAFAFA7A7AFAFA7A7A7A7A7A7A7A79F9F9F9F9F9F9F9F",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7",
      INIT_68 => X"5A62A3A35A5A5A5A5A5A5A5A625A5A5AEFEFA55AF7F7F7EFF7F7F7F7FFFFFFFF",
      INIT_69 => X"A3A4A4A45A5A5A5A5A5A625A5A5A5A5A5A5A5A5AA45A5A5AA4ACA4A4A3625A5A",
      INIT_6A => X"A4A4A3A3A4A464A46464A4A4A4A4A4A4A464A464A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6B => X"5A5A5A5A625A5A5A5A5A5A5A625A5A62625A5A5A635A6262A3636363A3635B63",
      INIT_6C => X"ACADADADACACACACACACACACA4A4ACACA4A49AA45A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"EDEDADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6E => X"9292929292929292B59B9292B5B5B5B59292ADB5B5AD9B92B5B5B5B5ADADB5B5",
      INIT_6F => X"929292929A929292B5B5B5B5A492929BF6F5F5B592A4F6F69292929292929292",
      INIT_70 => X"515151515151515151A35151ACA3A3A3919151ACAC92929192A3ACAC92929292",
      INIT_71 => X"5959595959595959595959595959595959595959595959595151595951515151",
      INIT_72 => X"A2A2A2A299A1A1A2999999995999999959599999595959595959595959595959",
      INIT_73 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_75 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABABA2A2ABAB",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A595A5A5A5A595A5A595959595A5A5A59",
      INIT_77 => X"5A59595A5A5959595A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"A2A2A262A3A3A3A359A3A3A35A5A5A595A5A5959595A5A5A5A5A595A5A5A595A",
      INIT_79 => X"5B5B5B5B6262635B626262626262626262626262A2626262626262A2625A6262",
      INIT_7A => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_7B => X"646464646464646464646464646464645C6464645C5C5C5C5C5C5C5C5B5B5C5C",
      INIT_7C => X"6565656565656565656565656565656565656565656565656565656564656565",
      INIT_7D => X"5E5E56565E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E655D5D5D",
      INIT_7E => X"5F5F5F5F57575757575757575757575756565657565656565656565656565656",
      INIT_7F => X"AFAFAFAFAFAFAFAFA7AFAFAFA7A7A7A7A7A7A7A79F9F9FA79F9F9F9F5F9F9F9F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized69\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized69\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFF7F7F7F7B7B7F7F7",
      INIT_01 => X"5A5AA3A35A5A5A5A5A5A5A5A625A5A5AEFEFEE5AF7F7F7F7FFFFF7F7FFFFFFFF",
      INIT_02 => X"63A4A4A45A5A5A5A5A5A5A5A5A625A5A5A5A5A62625A5A5A5A5AA2A2A4A4A362",
      INIT_03 => X"A4A4A4A4A4A4A4A464A4A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_04 => X"5A5A5A5A62625A625A62625A62625A5A5A5B5A5AA3A3A363A4A4A4A3A4A4A4A4",
      INIT_05 => X"ACADADADACACACACACACACACA4A4A4ACA4A45AA45A5A5A5B5A5A5A5A5A5A5A5A",
      INIT_06 => X"EDEDADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_07 => X"9292929292929292AD929292B5B5B5B5929BB5B5AD9B9292ADB5B5B5ADADADAD",
      INIT_08 => X"929292929A929292B5B5B5B5B59B92ADF6F5F5F592A4F6F69292929292929292",
      INIT_09 => X"5151515151515151519A5151A4A3A3A3919151A4ACAC9292929AACAC92929292",
      INIT_0A => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_0B => X"A2A2A2A299A2A2A2999999999999999959595999595959595959595959595959",
      INIT_0C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABA3ABA2ABA3AB",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5AA3A3A363A3A3A3A3A3A3A3A3A3A3A3A363A3A3A3",
      INIT_10 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"626262626262625AA3A3A3625A5A62A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_12 => X"5B5B5B5B62625A5BA262626262626262626262626262625A6262626262626262",
      INIT_13 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_14 => X"64646464646464646464646464646464646464645C6464645C5C5C645B5B5B5C",
      INIT_15 => X"6565656565656565656565656565656565656565656565656565656564656565",
      INIT_16 => X"5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E65665E5E65656565",
      INIT_17 => X"5757575F5757575757575757565757575656565656565656565656565E5E5656",
      INIT_18 => X"AFAFAFAFAFAFAFAFA7A7A7A7A7A7A7A79FA7A7A79F9F9F9F9F9F9F9F5F5F5F5F",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFF7F7F7F7B7F7F7F7AFAFB7B7",
      INIT_1A => X"5A625A5A5A5A5A5A5A5A5A5AA25A5A5AF7EFEF5AF7F7F7F7FFFFFFF7FFFFFFFF",
      INIT_1B => X"A4A4A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5AA4A4A4A4",
      INIT_1C => X"A4A4A4A564A4A4A46464A4A4A4646464A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1D => X"5A5A5A5A5A5A5A5A635A5A5AA4A36363A4A4A4A4A5A4A4A4A5A5A5A5A5A5A5A5",
      INIT_1E => X"ACADADADACACACACACACACACA4A4A4ACA4A452A45A5A5A635A5A5A5A5A5A5A5A",
      INIT_1F => X"EDEDADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_20 => X"9292929292929292A4929292B5B5B5B592A4B5B5A4929292ADB5B5ADADADADAD",
      INIT_21 => X"929292929A929292B5B5B5ADB5A392B5F6F5F5F592A4F6F69292929292929292",
      INIT_22 => X"5151515151515151515A5151A4A3A3A3919151A4ACACA3929291ACAC92929292",
      INIT_23 => X"5959595959595959595959595959595959595959595959595951595951515159",
      INIT_24 => X"A2A2A2A299A299A2999999999999999959595959595959595959595959595959",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3ABABABA2A2A3A2",
      INIT_28 => X"5A5A5A5A5A5A5A5AA3A35A5AA362A3A363A3A36363626362A2A2A362A3A4A4A3",
      INIT_29 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"626262626262626262626262A3A3A3625A62A3A35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"5B5B5B5BA2625B5B626262A26262626262626262626262626262626262626262",
      INIT_2C => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_2D => X"6464646464646464646464646464646464646464646464645C6464645B5B5B5C",
      INIT_2E => X"6565656565656565656565656565656565656565656565656565656564646465",
      INIT_2F => X"5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E666666666565656665656565",
      INIT_30 => X"5757575757575757575757575656565756565656565656565E5E56565E5E5E5E",
      INIT_31 => X"AFAFAFAFA7A7A7AFA7A7A7A79FA7A7A79F9F9F9F9F9F9F9F5F5F5F9F57575F5F",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7F7F7F7F7F7F7F7AFB7B7B7AFAFAFAF",
      INIT_33 => X"5A5A5A625A5A5A5A5A5A5A5A62A25A5AF7F7EFA3FFF7F7F7FFFFFFFFFFFFFFFF",
      INIT_34 => X"5AA4A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A35A5AA4A4A4A4",
      INIT_35 => X"A4A4A5A5646464A4646464646464A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_36 => X"5A5A5A5A5B5A5A5AA4A4A463A4A4A4A4A5A4A4A4A5A5A5A5A5A5A5A5A5A5A5A5",
      INIT_37 => X"ACADADADACACACACACACACACA4A4ACACA3A452A45A5A5AA35A5A5A5A5A5A5A5A",
      INIT_38 => X"EDEEEEADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_39 => X"92929292929292929A929292B5B5B5AD92A4B5B592929292B5B5ADADADADADAD",
      INIT_3A => X"9292929292929292B5B5B5ADB5A392ADF6F5F5F592ACF6F69292929292929292",
      INIT_3B => X"515151515151515152515151ACA3A3A3929191A4ACACACA39291ACAC92929292",
      INIT_3C => X"5959595959595959595959595959595959595959595959595151595951515151",
      INIT_3D => X"A2A2A2A29999A2A2999999995999999959595959595959595959595959595959",
      INIT_3E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABABA2A2A3A3",
      INIT_41 => X"5A5A5A5A6362625A63A3A36363A3A36363636363636363636363A363A4A4A4A4",
      INIT_42 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"62626262A36262626262626262626262A3A36262A3A3A3A362A3A3A35A5A5A5A",
      INIT_44 => X"5B5B5B5B62625B5B62626262626262626262626262626262A2626262626262A3",
      INIT_45 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_46 => X"646464646464646464646464646464646464646464646464636464645B636363",
      INIT_47 => X"6565656565656565656565656565656565656565656565656565656564646465",
      INIT_48 => X"5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E66666666666666666565656665656565",
      INIT_49 => X"57575757575757575657575756565657565656565E5656565E5E5E5E5E5E5E5E",
      INIT_4A => X"A7A7AFAFA7A7A7A7A7A7A7A79F9F9FA79F9F9F9F5F5F9F9F575F5F5F57575757",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFF7F7F7F7B7B7B7F7AFAFAFAFAFAFAFAF",
      INIT_4C => X"62625AA35A5A5A5A5A5A5A5A62625A5AF7F7F7AEFFFFF7F7FFFFFFFFFFFFFFFF",
      INIT_4D => X"63A4A4A45A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5AA4A4A4A4A4A4A4A4",
      INIT_4E => X"A5A5A5A564A5A5A5A464A464A464A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_4F => X"5A5A5A5AA4635A5AA4A4A4A4A5A5A4A4A5A5A4A4A5A5A5A5A5A5A5A5A5A5A5A5",
      INIT_50 => X"ACADADADACACACACACACACACA4A4ACACA4A452A45A5A5AA35A5A5A5A5A5A5A5A",
      INIT_51 => X"AEEEEEADADADADAEADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_52 => X"929292929292929292929292B5B5B59B9292ADB592929292ADADADA4ADADADAD",
      INIT_53 => X"9292929292929292B5B5B5ADB59B92ADF6F5F5F59AADF6F69292929292929292",
      INIT_54 => X"51515151515151515A495151A4A3A3A3A4A3A3ACACA3ACAC9292A3AC92929292",
      INIT_55 => X"5959595959595959595959595959595959595959595959595151595951515151",
      INIT_56 => X"A2A2A2A29999A2A2999999995959999959595959595959595959595959595959",
      INIT_57 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_59 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3ABABABA2A2A2A2",
      INIT_5A => X"A3A3A3A362A3A3A3636362A36363636362636363636363A35A6263635A5B6363",
      INIT_5B => X"A2A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_5C => X"A2626262A36262626262626262A2626262A26262626262A36262626262626262",
      INIT_5D => X"5B5B5B5B62635B5B5A6262A2626262635A5A5A5AA36263626262A36262626262",
      INIT_5E => X"5B5B63635B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_5F => X"6464646464646464646464646464646464646464646464646364646463636363",
      INIT_60 => X"6565656565656565656565656565656565656565656565656465656564646464",
      INIT_61 => X"5E5E5E5E5E5E5E5E66665E5E6666666666666666666666666565656565656565",
      INIT_62 => X"575757575757575756565757565656565E5656565E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_63 => X"A7A7A7A7A7A7A7A79F9FA7A79F9F9F9F5F9F9F9F5F5F5F5F5757575757575757",
      INIT_64 => X"FFFFFFFFFFFFFFFFF7F7FFFFF7F7F7F7B7F7F7F7AFAFAFB7AFAFAFAFAFAFAFAF",
      INIT_65 => X"5A63A3A45A5A5A5A5A5A5A5A5A5A5A5AF7F7F7F6FFFFFFF7FFFFFFFFFFFFFFFF",
      INIT_66 => X"A5A4A4A45A5AA4AD5A5A5A5A5A5A5A5AA4A3A35AA4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_67 => X"A5A5A5A564A5A5A564A46464A464A464A4A4A464A4A4A4A4A4A4A464A4A4A4A4",
      INIT_68 => X"5B5A5A5AA4A4A4A4646464A4A4A4A4A4A5A4A4A4A5A5A5A565A5A5A5A5A5A5A5",
      INIT_69 => X"ACADADADACACACACACACACACA4A4A4A4A4A45AA45A5A5AA35A5A5A5A5A5A5A5A",
      INIT_6A => X"EEEEEEADADADAEAEADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6B => X"929292929292929292929292B5AD9B9292929BAD92929292ADADAD9AADADADAD",
      INIT_6C => X"929292929A929292B5B5B5ADB59B92ADF6F5F5F5ACF6F6F69292929292929292",
      INIT_6D => X"5151515151515151A3495151A4A3A3A3ACACACACAC9192AC92929BAC92929292",
      INIT_6E => X"5959595959595959595959595959595959595959595959595151595951515151",
      INIT_6F => X"A2A2A2A29999A2A2999999995999999959595959595959595959595959595959",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_72 => X"ABABABABABABABABABABABABABABABABABABABABABA3ABABA3A2ABABA2A2A2A2",
      INIT_73 => X"A2A3A262626262A362626262626262A262626262626262625A6262635A5A5A62",
      INIT_74 => X"625A62625A5A626259595A5A595A5A5AA2A25A62A3A3A3A3A2A362A36262A262",
      INIT_75 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_76 => X"5B5B5B5B62625A5AA4A46262A363A363A4A4A4A3A3A4A4A46363636362626262",
      INIT_77 => X"5B5B63635B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_78 => X"6464646464646464646464646464646464646464646464646363646463636363",
      INIT_79 => X"6565656565656565656565656565656565656565656565656465656564646464",
      INIT_7A => X"5E5E5E5E66665E5E666666666666666666666666656666666565656565656565",
      INIT_7B => X"575757575757575756565756565656565E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_7C => X"A7A7A7A79FA7A7A79F9F9F9F9F9F9F9F5F5F5F9F5757575F5757575757575757",
      INIT_7D => X"FFFFFFFFF7FFFFFFF7F7F7F7F7F7F7F7AFB7B7B7AFAFAFAFAFAFAFAFA7A7A7AF",
      INIT_7E => X"A4A4A4A45A5A5AA3625A5A5AA25A5A62FFF7F7F6FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"ADA5A4A4A3A4A5AD5A5A5A62A4A3A35AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_01 => X"A4635B5BA3A4A4A4A3A3A4A45A5A5B635B5A5A5A5B5A5A5A5A5A5A5A5B5A5A5B",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4635A5AA4A4A4A463A363A4",
      INIT_03 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"5A6262626262625A5A625A5A62A26262A262A26262626262625A5A625A5A5A5A",
      INIT_07 => X"625A5A6262A26262625A5A62626262625A5A6262626262625A62626262626262",
      INIT_08 => X"626262A262A26262A26262A262626262A2626262626262626262A26262626262",
      INIT_09 => X"626262A26262A2A262626262A2A262A2626262A2626262A2626262626262A2A2",
      INIT_0A => X"62A2A2A262A2A2A2A2A2A2A262A2A2A2A2A262625AA2A262A2A2A262A262A2A2",
      INIT_0B => X"A2A262A2A2A2A262A2A2A262A2A2A2A2A262A2A262A2A2A2A2A262A2A2A2A2A2",
      INIT_0C => X"62A26262626262A262A26262625AA262A26262A2A26262A26262A2A26262A2A2",
      INIT_0D => X"6262625A625A5A6262626262625A6262626262626262A2626262626262626262",
      INIT_0E => X"5A5A62625A62625A6262625A5A625A5A5A625A625A62625A5A5A625A5A625A62",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A625A5A5A62625A625A625A625A5A5AA25A5A5A625A5A",
      INIT_10 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_12 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_13 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_14 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_1A => X"A4A35B5BA3A4A4A463A3A4A45B6363635A5A5A5A5A5A5A5A5A5A5A635A5B5A5A",
      INIT_1B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A45A5AA4A4A4A45A63A3A3",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1F => X"62626262626262626262625A6262625A5A625A62625A5A5AA262626262A26262",
      INIT_20 => X"625A62A26262626262A2A262A2626262625A62626262625A6262626262626262",
      INIT_21 => X"626262A2A26262A2A2A2626262626262626262625AA262625A62A2A26262A2A2",
      INIT_22 => X"A2A262A2A2A2A2A262A2A262A2A26262A262A2A2A2A2626262626262A2626262",
      INIT_23 => X"626262A2A26262A2A2A2A2A2A2A262A2A2A2A26262A2A2A2A2A2A2A2626262A2",
      INIT_24 => X"A2A262A2A2A2A2A2A2A2A2A2A262A2A2A2A2A262A2A2A262A2A26262A2A2A262",
      INIT_25 => X"6262A262A2A26262626262626262A2A2626262A2A2626262A2A2A2A2A2A2A262",
      INIT_26 => X"625A62626262626262626262625A626262625A6262A2626262626262A2A26262",
      INIT_27 => X"5A625A626262625A625A5A6262625A5A62625A5A62626262625A5A5A62626262",
      INIT_28 => X"5A5A5A625A5A5A5A5A5A5A5A625A5A6262626262626262625AA2625A6262625A",
      INIT_29 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2C => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2D => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_2E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A59595959",
      INIT_2F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_30 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_33 => X"A4A45B5BA3A4A4A4A3A3A4A45B6363635A5A5A5B5A5A5A5A5A5A5B5B5B5A5A5A",
      INIT_34 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A45A5AA4A4A4A45A6363A4",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"625A5A62A26262626262A2625A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"6262625A62625A625A62625A62625A5A62626262626262626262625A625A6262",
      INIT_39 => X"6262626262A262A2626262626262626262A2625AA2A25A62626262625A626262",
      INIT_3A => X"6262A26262A262A26262A2A26262A2A262626262626262626262626262A26262",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A26262626262A2A2A262A2626262A262625A6262626262",
      INIT_3C => X"A2A262A26262A262A2A2A2A262A2A262A2A2A2A2A2A2A2A2A2A2A2A2A26262A2",
      INIT_3D => X"A2A2A262A2A262A2A2A2A2A2A2A2A2A2A262A2A2A2A262A2A262A262A2A2A2A2",
      INIT_3E => X"62A26262A262A262A2A2A2A25A5A62A2626262A262A2A2A2A2A2A2A262A2A2A2",
      INIT_3F => X"62625A626262626262626262626262626262626262626262626262626262A262",
      INIT_40 => X"5A62625A5A625A5A62625A5A625A5A626262625A6262625A625A625A62625A5A",
      INIT_41 => X"5A5A5A5A62625A625A5A5A5A6262625A5A625A5A5A6262625A625A5A5A62625A",
      INIT_42 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A",
      INIT_43 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_45 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_46 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_47 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_4C => X"A4A4635BA3A4A4A4A3A3A4A4636363A35A5A5B5B5A5A5A5A5A5B5B5A5B5A5A5A",
      INIT_4D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A45A5AA4A4A4A45A6363A3",
      INIT_4E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"6262625A5A62625A5A5A5A5A5A5A5A62625A625A5A5A5A625A5A5A5A5A5A5A5A",
      INIT_51 => X"6262625A6262625A626262626262625A62625A5A5A5A626262625A5A5A5A625A",
      INIT_52 => X"62625A625A6262626262625A5A625A6262626262625AA2626262625A6262625A",
      INIT_53 => X"625A6262A2A26262A26262626262A2A2626262A2626262626262626262A26262",
      INIT_54 => X"A2A2A2A262A262A2A2A262A26262A2A2A26262A262A262A2A2A2626262A2625A",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2",
      INIT_56 => X"A262A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_57 => X"A26262A26262A262A2A2A2A26262A262A262A2A2A2A26262A2A262A2A2A262A2",
      INIT_58 => X"62625A62626262A262626262626262625A6262626262626262626262A2A262A2",
      INIT_59 => X"5A6262625A625A6262A25A5A5A5A5A62625A5A5A5A6262626262626262626262",
      INIT_5A => X"5A5A5A5A5A5A625A625A5A5A6262625A625A5A5A5A5A62625A62625A5A62625A",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5E => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5F => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_60 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_61 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_62 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_65 => X"A4A4A45BA4A4A4A4A4A3A4A4636363635A5A5A5B5A5A5A5A5A5B5A5A5A5A5A5A",
      INIT_66 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A45A5AA4A4A4A45A6363A3",
      INIT_67 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_69 => X"625A625A5A625A5A5A62625A5A5A62625A5A5A5A5A5A5A5A625A5A5A5A5A6262",
      INIT_6A => X"6262626262626262626262625A62626262626262626262626262625A6262625A",
      INIT_6B => X"625A62626262A26262A2626262626262626262A2625AA262626262A25A625A62",
      INIT_6C => X"6262A2A2626262A2A26262626262626262626262A2A2A2A26262A26262A26262",
      INIT_6D => X"A262A262A262A2A2A2A2A2A26262A2A2A262A2A262A26262A2A262A262A2A262",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"A262A2A2A262A2A2A2A2A2A2A2A2A2A2626262A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_70 => X"A26262A26262A262A2A2A262A2626262A2A262A2A26262A262A26262A2A262A2",
      INIT_71 => X"62625A62A262626262626262626262626262626262625A626262626262626262",
      INIT_72 => X"5A62626262625A5A5A6262626262625A5A6262625A5A626262626262625A6262",
      INIT_73 => X"5A5A5A5A5A5A62625A5A5A5A625A625A5A5A5A5A625A5A62625A626262626262",
      INIT_74 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_75 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_77 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_79 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_7B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7E => X"A4A4A463A4A4A4A4A4A3A4A4636363A35A5A5B635A5A5A5A5B5B5A5A5A5A5A5A",
      INIT_7F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A45A5AA4A4A4A45A6363A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized70\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized70\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A5A5A5A564A4A5A5646464646464A464A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_01 => X"A4A4635BA46464A46464646464646464A5A5A5A4A5A5A5A5A5A5A5A5A5A5A5A5",
      INIT_02 => X"ACACADADACACACACACACACACA4A4A4A4A4A45A9B5B5B5BA45B5B5B5B5B5B5B5B",
      INIT_03 => X"EEEEEEADADADAEAEADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_04 => X"9292929292929292929292929B9292929292929292929292ADADAD92ADADADAD",
      INIT_05 => X"929292929B929292B5B5B5B5B59A92ADF5F5F5F5F6F6F6F692A4ADB592929292",
      INIT_06 => X"5151515151515151A3495151A4A3A3A3ACACACACAC91919A929292AC92929292",
      INIT_07 => X"5959595959595959595959595959595959595959595959595151515951515151",
      INIT_08 => X"A2A2A2A2999999A2999999995999999959595959595959595959595959595959",
      INIT_09 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0B => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2A2ABABA2A2A2A2",
      INIT_0C => X"6262A2A3626262A3626262A36262A36262636262A3636362636363A362635A62",
      INIT_0D => X"62626262626262625A62626262626262A25A6262A363A362A26262A3A26262A3",
      INIT_0E => X"63636262A3A36262626262A36262626262626262626262626262626262626262",
      INIT_0F => X"5A5A5A5B635B5A5AA3625AA3A3A3A2A2A3A362A3A3A3A363A4A4A3A362636263",
      INIT_10 => X"636363635B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_11 => X"6464646464646464646464646464646464646464646464646363646463636363",
      INIT_12 => X"6565656565656565656565656565656565656565656565656464656564646464",
      INIT_13 => X"66665E5E66666666666666666666666666666666656566666565656565656565",
      INIT_14 => X"5757575756575757565656575E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_15 => X"A7A7A7A79F9F9F9F9F9F9F9F5F5F5F9F57575F5F575757575757575757575757",
      INIT_16 => X"FFFFFFFFF7F7F7FFF7F7F7F7B7B7B7F7AFAFAFAFAFAFAFAFA7A7AFAFA7A7A7A7",
      INIT_17 => X"A4A4A4A4625AA3A45A5A5A5AA35A5A5AFFF7F7F7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"ADADADAD5A5AA4ADA4A3625AA4ADADA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_19 => X"A5A5A5A5A4A5A5A5646464A4A4A46464A4A4A4A4A5A4A4A4A4A5A5A5A5A4A4A4",
      INIT_1A => X"646464646464646464646464A4646464A5A5A4A4A5A565A5A5A5A5A5A5A5A5A5",
      INIT_1B => X"ACACADADACACACACACACACACA4A4A4A4A4A45A9B5B5B5BA45B5B5B5B64646464",
      INIT_1C => X"AEEEEEAEADAEAEAEADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1D => X"929292929292929292929292929292929292929292929292ADADAD92ADADADAD",
      INIT_1E => X"92929292A3929292B5B5B5B5B59A92ACF5F5F5B5F6F6F6F692B5F6F692929292",
      INIT_1F => X"5151515151515151A3495151A4A3A3A3A3ACACACAC929291929292A392929292",
      INIT_20 => X"5959595959595959595959595959595959595959595959595151515951515151",
      INIT_21 => X"A2A2A2A2999999A2999999995959999959595959595959595959595959595959",
      INIT_22 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_24 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2ABABABA2A2A2A2",
      INIT_25 => X"A262A26262A262A3A2626262A362A262626262A3A4A4A363A4A4A4A4A4A4A4A4",
      INIT_26 => X"6262A262626262625A626262626262625A5A6262A3A3A262A3A3A3A262A362A3",
      INIT_27 => X"62636362636363A3626262626262626262626262626262626262626262626262",
      INIT_28 => X"5A5A5A5AAD5B5A5AA3A4ACADA3A3A3A3A2A3A3A2A3A3A3A3A36262A3626262A2",
      INIT_29 => X"636363635B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5B5B5B",
      INIT_2A => X"6464646464646464646464646464646464646464646464646363646463636363",
      INIT_2B => X"6565656565656565656565656565656565656565656565656464646564646464",
      INIT_2C => X"6666666666666666666666666666666666666666656566656565656565656565",
      INIT_2D => X"57575757565757575E5E5E565E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E66665E5E",
      INIT_2E => X"9F9F9FA79F9F9F9F5F9F9F9F575F5F5F57575757575757575757575757575757",
      INIT_2F => X"F7F7FFFFF7F7F7F7B7B7F7F7AFAFAFB7AFAFAFAFA7AFAFAFA7A7A7A7A7A7A7A7",
      INIT_30 => X"A4A4A4A46262A4A45A5A5A62A35A625AFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"ADADADAD62A4ADA5ADADACA3A4A4A5ADA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_32 => X"A5A5A5A5A5A5A5A5A4646464A4A4A4646464A4A4A5A5A5A4A5A5A5A5ADA5A5A5",
      INIT_33 => X"64646464A4A4646464A46464A4646464A4A4A4A4A56565A4A5A5A5A5A5A5A5A5",
      INIT_34 => X"ACACADADACACACACACACACACA4A4A4A4A4A49B9B5B5A5BA45B5B5B5B64645B5B",
      INIT_35 => X"AEEEEEEEADADAEAEADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_36 => X"929292929292929292929292929292929292929292929292ADADAC92ADADADAD",
      INIT_37 => X"92929292AD929292B5B5B5B5B59292ADF5F5F5B5F6F6F6F692ADF6F692929292",
      INIT_38 => X"5151515151515151A3515151A4A3A3A392ACACACA49292919292929A92929292",
      INIT_39 => X"5959595959595959595959595959595959595959595959595151595151515151",
      INIT_3A => X"9AA2A2A299A29AA2999999995959599959595959595959595959595959595959",
      INIT_3B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3D => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3A3A3ABA2A2A2A2",
      INIT_3E => X"62A36262626262A362A3A362A3626262A36262626363A362A4A4A4A3A4A4A4A4",
      INIT_3F => X"62626262626262625A62626262A2626262626262A362A262A36262A262A2A3A3",
      INIT_40 => X"62626262A36363625A6263A35A625A6262626262626262626262626262626262",
      INIT_41 => X"5A5A5A5AA55A5A5AADADADA5A4ACACADA3A3A3A3A3A2A2A2A2A3A3A262625AA2",
      INIT_42 => X"5B6363635B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5B5B",
      INIT_43 => X"6464646464646464646464646464646464646464646464646363636463636363",
      INIT_44 => X"6565656565656565656565656565656565656565656565656464646464646464",
      INIT_45 => X"6666666666666666666666666666666666666666656565666565656565656565",
      INIT_46 => X"575757575E5E56575E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E6666665E66666666",
      INIT_47 => X"9F9F9F9F9F9F9F9F5F5F5F5F5757575757575757575757575757575757575757",
      INIT_48 => X"F7F7F7F7F7F7F7F7AFAFB7B7AFAFAFAFAFAFAFAFA7A7A7A7A7A7A7A79FA7A7A7",
      INIT_49 => X"6262A3A45A62A2A25A5A5A62F6625A5AFFFFFFF7FFFFFFFFFFFFFFFFF7F7FFFF",
      INIT_4A => X"A5ADADADACA5A5A5A4A4ADADA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A3",
      INIT_4B => X"A5A5A5A5A5A5A5A56464A4646464A4A4A5A5A464A5A5A5A5A5A5A5A5ADADA5AD",
      INIT_4C => X"646464646464646464646464A464A464A56464A4646565A565A5A5A5A5A5A5A5",
      INIT_4D => X"ACACADADACACACACACACACACA4A4A4A4A4A49B5A5A5A5AA45B5B5A5A64645C5B",
      INIT_4E => X"AEEEEEF6ADADAEAEADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4F => X"929292929292929292929292929292929292929292929292ADADAC92ADADADAD",
      INIT_50 => X"A3929292B5ADA39BB5B5B5B5AD9292ACF5F5B5B5F6F6F6F692A4B5F692929292",
      INIT_51 => X"5151515151515151A3514951A4A3A3A391A3ACAC929192919292929292929292",
      INIT_52 => X"5959595959595959595959595959595959595959595959595151515151515151",
      INIT_53 => X"A2A2A2A299999AA2999999995959999959595959595959595959595959595959",
      INIT_54 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_56 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3ABA2ABA2A2A2A2",
      INIT_57 => X"626262A262626262A362A362A3626262A362A36262626262A3636263A4A4A4A4",
      INIT_58 => X"626262626262626262626262626262625A626262A2A3A3A262A3A3A2A2A2A3A2",
      INIT_59 => X"62626262A2A36259A2A3A3A3A2A2A2A35A5A61626262595962A2A26262626262",
      INIT_5A => X"5A5A5A5AA45A5A5AACADADADACACACACA4ACACACA2A26263A362A3A2626262A3",
      INIT_5B => X"5B5B63635B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5A5A",
      INIT_5C => X"6464646464646464646464646464646464646464646464646363636363636363",
      INIT_5D => X"6565656565656565656565656565656565656565656565656464646464646464",
      INIT_5E => X"6666666666666666666666666666666666666666656565656565656565656565",
      INIT_5F => X"5F5F57575E5E5E5F5E5E5E5E5E5E5E5E5E5E5E5E66665E5E6666666666666666",
      INIT_60 => X"9F9F9F9F5F5F5F9F57575F5F5757575757575757575757575757575757575757",
      INIT_61 => X"F7F7F7F7B7B7B7F7AFAFAFAFAFAFAFAFA7A7AFAFA7A7A7A7A7A7A7A79F9F9F9F",
      INIT_62 => X"5A5A625A5A5A5A5A5A5A5A5AF6A35A5AFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7",
      INIT_63 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A45A5A5A5A",
      INIT_64 => X"A565A5A5A5A5A5A5A4A4A5A5A5A5A5A4A5A5A5A5A5A5A5A5A5A5A5A5A4A4A5A5",
      INIT_65 => X"645C5B5B64646464A4646464A4A4A4646464646465A5A5A4A565A5A5A5A5A5A5",
      INIT_66 => X"ACACADADACACACACACACACACA4A4A4ACA4A4A35A5A5A5AA45A5A5A5A5B5A5A5A",
      INIT_67 => X"AEEEF6F6ADADAEAEADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_68 => X"929292929292929292929292929292929292929292929292ADADAC92ADADADAD",
      INIT_69 => X"AC929292B5B5ADADB5B5B5B5A49292A3F5B5B5B5F6F6F6F5929BB5F692929292",
      INIT_6A => X"5151515151515151A3524951A4A3A3A39192ACAC929292919292929292929292",
      INIT_6B => X"5959595959595959595959595959595959595959595959595151515151515151",
      INIT_6C => X"A2A2A2A299999A9A999999995959595959595959595959595959595959595959",
      INIT_6D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6F => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3ABA2A3A2A2A2A3",
      INIT_70 => X"A3A2A2A2626262A36362A362A3A36263626362A36262626262A2636363636363",
      INIT_71 => X"62625A5A625A625A626262625A596262A3626262A2A3A2A3626262A362A3A2A2",
      INIT_72 => X"62626262A2A2626262A2A2A3A2A2A3A3A2A2A2A262A262A25A62626262626262",
      INIT_73 => X"5A5A5A5A635A5A5AA3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A2A2A3A2626262A2",
      INIT_74 => X"5B5B5B635B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5B5B5A5A5A5A",
      INIT_75 => X"6464646464646464646464646464646464646464636464646363636363636363",
      INIT_76 => X"6565656565656565656565656565656565656565646565656464646464646464",
      INIT_77 => X"6666666666666666666666666666666665656666656565656565656565656565",
      INIT_78 => X"5E5F5F5F5E5E5E5E5E5E5E5E5E5E5E5E66665E5E666666666666666666666666",
      INIT_79 => X"5F9F9F9F575F5F5F57575757575757575757575757575757575757575F575757",
      INIT_7A => X"B7B7F7F7AFAFAFB7AFAFAFAFA7AFAFAFA7A7A7A7A7A7A7A79F9F9FA79F9F9F9F",
      INIT_7B => X"5A5A5A625A625A5A5A5A5A5AFEA35A5AFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7",
      INIT_7C => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A45AA4A4A45A625A5A",
      INIT_7D => X"A5A565A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A4A5A5A4A4A4A4A4A4A4A4",
      INIT_7E => X"64645B5A64646464A4A4A464A4A46464A5A46464A564A5A5A5A5A4A5A5A5A5A5",
      INIT_7F => X"ACADADADACACACACACACACACA4A4ACACA4A4A4525A5A5AA45A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized71\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized71\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AEB6F6F6ADADADAEADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_01 => X"929292929292929292929292929292929292929292929292ADADAC92ADADADAD",
      INIT_02 => X"A4929292B5B5B5ADB5B5B5B59A92929AF5B5B5B5F6F6F6F5929BB5B692929292",
      INIT_03 => X"5151515151515151A35A5151A4A3A3A39192ACAC929292919292929292929292",
      INIT_04 => X"5959595959595959595959595959595959595959515959595151515151515151",
      INIT_05 => X"A2A2A2A2999999A2999999995959595959595959595959595959595959595959",
      INIT_06 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_08 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2A3ABA3A2A2A2A2",
      INIT_09 => X"62A362A3626262A36262A26262A3A3A362A36262626262626262626262A3A362",
      INIT_0A => X"62A2626262626262625A5A62A262625AA3A2A2A2A3A3A2A3A362A3A362626262",
      INIT_0B => X"62626262A2A2A262A2A2A2A3A362A362A3A2A3A2A2A2A3A3A2A2A3A26262A262",
      INIT_0C => X"5A5A5A5A625A5A5AA3A262A3A2A2A3A3A2A2A2A3A2A3A2A2A2A3A26262626262",
      INIT_0D => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5A5A5A5A5A5A",
      INIT_0E => X"6464646464646464646464646464646464646464636363646363636363636363",
      INIT_0F => X"6565656565656565656565656565656565656565646465656464646464646464",
      INIT_10 => X"6666666666666666666666666666666665656566656565656565656565656565",
      INIT_11 => X"5E5F5F5F5E5E5E5E5E5E5E5E66665E5E66666666666666666666666666666666",
      INIT_12 => X"5F5F5F5F5757575757575757575757575757575757575757575757575F5F5F5F",
      INIT_13 => X"AFAFB7B7AFAFAFAFAFAFAFAFA7A7A7A7A7A7A7A79F9FA7A79F9F9F9F9F9F9F9F",
      INIT_14 => X"5A5A5A5A5A5A5A5A595A5A5AFEA35A5AFFFFFFFFF7F7FFFFF7F7F7F7B7F7F7F7",
      INIT_15 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A45A6262A3625A5A5A",
      INIT_16 => X"A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A4A5A5A4A464A4A4A4A4A4A4A4A4A4",
      INIT_17 => X"64646464A46464646464646464646464A4A464A4A5A5A4A4A5A5A4A5A5656565",
      INIT_18 => X"ADADADADACACACACACACACACA4A4A4ACA4A4A4525B5B5BA45B5B5B5B6464645B",
      INIT_19 => X"B6B6F6F6ADADADB5ADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1A => X"929292929292929292929292929292929292929292929292ADADAD92ADADADAD",
      INIT_1B => X"9A929292B5B5ADADA4B5B5B592929292B5B5B5ADF6F6F6F5929AB5B692929292",
      INIT_1C => X"5151515151515151A39A5151A4A3A3A39151A3AC929292919292929292929292",
      INIT_1D => X"5959595959595959595959595959595959595959515959595151515151515151",
      INIT_1E => X"9AA2A2A299999A9A999999995959599959595959595959595959595959595959",
      INIT_1F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_21 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2A2A3ABA2A2A2A2",
      INIT_22 => X"626262A36262626262A3A2626362A36262626263626262626262626362626262",
      INIT_23 => X"A2A36262A3A3A2A2A3A262A26262A2A362A2A3A2A2A362A262A3A3A3A362A3A3",
      INIT_24 => X"62626262A3A3A362A3A2A3A2A3A3A262A3A3A2A2A3A3A2A2A2A2A362A2A2A2A3",
      INIT_25 => X"5A5A5A5A635A5A5AA4A4A4A3A3A3A4A4A2A3A3A3A3A3A2A3A3A3A3A362625AA2",
      INIT_26 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5A5B5A5A5A5A5A5A5A5A",
      INIT_27 => X"6464646464646464646464646464646464646464636363636363636363636363",
      INIT_28 => X"6565656565656565656565656565656565656565646464656464646464646464",
      INIT_29 => X"6666666666666666666666666666666665656565656565656565656565656565",
      INIT_2A => X"5E5E5E5F5E5E5E5E66665E5E6666666666666666666666666666666666666666",
      INIT_2B => X"5757575F57575757575757575757575757575757575757575F5F5F575E5F5F5F",
      INIT_2C => X"AFAFAFAFAFAFAFAFA7A7AFAFA7A7A7A7A7A7A7A79F9F9F9F9F9F9F9F5F5F5F9F",
      INIT_2D => X"5A5A5A5A5A5A5A5A5A5A5A5AFEAB5A5AF7FFFFFFF7F7F7F7F7F7F7F7B7B7B7B7",
      INIT_2E => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A45A625A625A5A5A5A",
      INIT_2F => X"A5A5A5A5A5A5A5A5A5A5A5A5A4A5A5A5A46464A4A4A4A464A4A4A4A4A4A4A4A4",
      INIT_30 => X"646464646464646464646464A4646464A46464A4A4A4A4A464A4A4A4A5A56564",
      INIT_31 => X"ADADADADACACACACA4A4ACACA4A4A4ACA4A4A4525B5B5BA45C5C5C5B645C5C5C",
      INIT_32 => X"B6B6F6F6ADB5B5B5ADADADADADADADADADADADADADADADADADADADADACA4ACAD",
      INIT_33 => X"929292929292929292929292929292929292929292929292ADADAD9AB5ADADAD",
      INIT_34 => X"92929292B5B5ADAC9BB5B5B592929292B5B5B5A4F6B6F5B59292ADB692929292",
      INIT_35 => X"5151515151515151A3A35151A4A3A3A391519BAC929291919292929292929292",
      INIT_36 => X"5959595959595959595959595959595951595959515151515151515151515151",
      INIT_37 => X"9AA2A2A299999A9A999999995959599959595959595959595959595959595959",
      INIT_38 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2A2ABABA2A2A2A2",
      INIT_3B => X"A262A2A362A2A2A3A2A36362A363A3626262626262A3626262A263A3626262A2",
      INIT_3C => X"62A3A3A362A3A3A362A3A2A262A2A262626262A2A2A362626262626262A36262",
      INIT_3D => X"A3A3A3A3A3A3A3A363A3A3A3A3A363A3626262A3A2A3A3A3A3A2A3A2A2A3A3A3",
      INIT_3E => X"5A5A5A5A635A5A5AADADADADADADADADA4A4ACADA4A4A4A4A4A4A4A4A3A3A3A3",
      INIT_3F => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"646464646464646464646464646464646363646463636363636363635B636363",
      INIT_41 => X"6565656565656565656565656565656565656565646464656464646464646464",
      INIT_42 => X"6666666666666666666666666666666665656565656565656565656565656565",
      INIT_43 => X"5E5E5E5E665E5E5E666666666666666666666666666666666666666666666666",
      INIT_44 => X"57575757575757575757575757575757575757575F5F5F575F5F5F5F5E5F5F5F",
      INIT_45 => X"AFAFAFAFA7AFAFAFA7A7A7A7A7A7A7A79F9F9FA79F9F9F9F5F5F9F9F57575F5F",
      INIT_46 => X"5A5A5A5A5A5A5A5A5A5A5A5AF6AC5A5AF7F7F7F7F7F7F7F7B7B7F7F7AFAFAFB7",
      INIT_47 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A45A5A5A625A5A5A5A",
      INIT_48 => X"A5A5A56465A5A5A5A5A5A5A5646464A564A4A464A464A464A4A4A4A4A4A4A4A4",
      INIT_49 => X"64646464646464646464646464646464646464646464A464A464A46464A5A5A5",
      INIT_4A => X"ADADA49AACACACACA4A4ACACA4A4A4A4A4A4A4525B5B5BA45C5C5C5B5C5C5C5C",
      INIT_4B => X"B5B6F6F6ADB5B5B5ADADADADADADADADADADADADADADADADADADADAD92929A9B",
      INIT_4C => X"929292929292929292929292929292929292929292929292ADADADA3ADADADAD",
      INIT_4D => X"92929292B5B5ADA392ADB5B592929292B5B5B59BF6F6B5B59292A4B592929292",
      INIT_4E => X"5151515151515151A3A35A51A4A3A3A3515152A4929291919292929292929292",
      INIT_4F => X"5959595959595959595959595151515951515151515151515151515151515151",
      INIT_50 => X"9AA2A2A29999999A999999995959595959595959595959595959595959595959",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2ABABABA2A2A2A2",
      INIT_54 => X"A36363A3626262A3626263626363626262626262A3A262626262A2A362626262",
      INIT_55 => X"6262626262A2A2A2A3A3A2A263A3A3A3636363636363A3635A636363A3A3A363",
      INIT_56 => X"63A3A363ADACA4A4ACACACACA4ACA4ACA4A4A4A4A3A3A3A3A363A363A3626263",
      INIT_57 => X"5A5A5A5A5B5A5A5AA5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A5636363A4",
      INIT_58 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"646464646464646464646464646464646363636463636363636363635B636363",
      INIT_5A => X"6D6D6D6D6D6D6D6D6D6565656565656565656565646464646464646464646464",
      INIT_5B => X"666666666666666666666666656566666D6D6D656D6D6D656D6D6D6D6D6D6D6D",
      INIT_5C => X"665E5E5E66666666666666666666666666666666666666666666666666666666",
      INIT_5D => X"575757575757575757575757575757575F5F57575F5F5F5F5F5F5F5F5F5E5F5F",
      INIT_5E => X"AFAFAFAFA7A7A7A7A7A7A7A79F9FA7A79F9F9F9F5F9F9F9F575F5F5F57575757",
      INIT_5F => X"5A5A5A5A5A5A5A5A5A5A5A5AF6B6595AF7F7F7F7B7F7F7F7AFAFB7B7AFAFAFAF",
      INIT_60 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A45A5AA3A35A5A5A5A",
      INIT_61 => X"A5A4A5A5A5A5A5A5A4A5A5A56464646464A4A464A4A464A464646464A4A4A4A4",
      INIT_62 => X"6464646464646464646464646464646464646464A564A464A46464A465A5A4A4",
      INIT_63 => X"AD9B9292ACACACADA4A4ACACA3A4A4A4A4A4A4525B5A5BA45C5C5B5B645C5C5C",
      INIT_64 => X"B5B6B6B6ADADB5B5ADADADADADADADADADADADADADADADAD9BADADAD92929292",
      INIT_65 => X"929292929292929292929292929292929292929292929292ADADADACADADADAD",
      INIT_66 => X"92929292B5B5AD9A92A4B5B592929292B5B5AD92B6B6B5B592929AB592929292",
      INIT_67 => X"5151515151515151A3A35A51A3A3A3A3515151A4929291919292929292929292",
      INIT_68 => X"5959595959595959515959595151515951515151515151515151515151515151",
      INIT_69 => X"A2A2A2A29999999A999999995959599959595959595959595959595959595959",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3A3ABA3A2A2A2A2",
      INIT_6D => X"A3A3A4A463636363636263636363636362A36262626262626263626362636362",
      INIT_6E => X"A363636362A362A2A2A2A3A2A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6F => X"A3A3A3A3ACACA4A4ACA4ACA4A4ACACACACACA4A4ACA4ACACACACA4ACA3A3A4A4",
      INIT_70 => X"5A5A5A5A5A5A5A5AADA5A5A5ADADADA5ACACACADA4A4ACACACACACACA4A3A3A4",
      INIT_71 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"646464646464646464646464646464646363636363636363636363635B636363",
      INIT_73 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D656D6D64656D6D646464646464646464646464",
      INIT_74 => X"666666666E6666666E66666E6D6D6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_75 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_76 => X"5757575757575757575757575F5757575F5F5F5F5F5F5F5F5F5F5F5F5E5E5E5E",
      INIT_77 => X"A7A7AFAFA7A7A7A7A7A7A7A79F9F9F9F9F9F9F9F5F5F5F5F5757575F57575757",
      INIT_78 => X"5A5A5A5A5A5A5A5A5A5A5A5AF6F65A5AF7F7F7F7B7B7B7B7AFAFAFAFAFAFAFAF",
      INIT_79 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A4A3A3A4A45A5A5A5A",
      INIT_7A => X"A4A4A4A5A4A5A5A4A5A5A5A5646464646464A464A4A4A464A4A4A4A4A4A4A4A4",
      INIT_7B => X"64646464646464646464646464646464A4A4A4646464646464646464A564A5A4",
      INIT_7C => X"9B929292ACACADADA4A4ACAC5AA4A4A4A4A4A4525B5B5BA45B5B5B5B5C5C5C5C",
      INIT_7D => X"ADB6B6AEADADADADADADADADADADADADADADADADA3A4ADAD929BADA492929292",
      INIT_7E => X"929292929292929292929292929292929292929292929292ADADADADADADADAD",
      INIT_7F => X"92929292ADADAD92929AADB592929292B5B5A492B5B5B5B5929292B592929292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized72\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized72\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5151515151515151A3A35A51A3A3A3A3515151A4929291519292929292929292",
      INIT_01 => X"5959595959595959595959595151515151515151515151515151515151515151",
      INIT_02 => X"9A9AA2A259595999595959595959595959595959595959595959595959595959",
      INIT_03 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA3A3A3ABA2A2A2A3",
      INIT_06 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A4636363A363A3636363636362",
      INIT_07 => X"A3A4A4A462A2A2A2A3A3A3A2A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_08 => X"5A626362636363A3A3A363A3A3A363A3A3A3A3A3A3A3A3A3A4A4A3A3A4A4A4A4",
      INIT_09 => X"5A5A5A5A5A5A5A5AA4ACA4A4A4A4A4A4A3A3A3A46363A3A3A3A363A3A3A3A362",
      INIT_0A => X"5B5B5B5B5B5B5B5B5B5B5B5B5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"646464646464646464646464636364646363636363636363636363635B5B6363",
      INIT_0C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D646D6D6D6464646C6464646464646464",
      INIT_0D => X"6E6E6E666E6E6E6E6E6E6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0E => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_0F => X"5757575757575757575757575F5F5F5F5F5F5F5F5F5F5F5F5E5F5F5F66666666",
      INIT_10 => X"A7A7A7A7A7A7A7A79F9F9FA79F9F9F9F5F5F9F9F57575F5F5757575757575757",
      INIT_11 => X"A3A3A3A35A5A5A5A5A5A5A5AF6F65A59B7B7B7F6AFAFAFB7AFAFAFAFA7AFAFAF",
      INIT_12 => X"A4A4A4A4A4A4A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A4",
      INIT_13 => X"64A464A5A5A4A4A46564A5A5646464A464646464A4A46464A4A4A4A4A4A4A4A4",
      INIT_14 => X"6464645C64646464646464646464646464646464646464646464646464A4A4A4",
      INIT_15 => X"92929292ACACACA4A4A4ACAC52A4A4A4A4A4A4525B5B5BA45C5B5B5B5C5C5C5C",
      INIT_16 => X"ADADAEAEADADADADADADADADADADADADACADADAD9292929B9292929292929292",
      INIT_17 => X"9292929292929292929292929292929292929292A4929292ADADADADADADADAD",
      INIT_18 => X"92929292ADADAD929292ACAD92929292B5B59A92B5B5B5B5929292AD92929292",
      INIT_19 => X"5151515151515151A3A35A51A3A3A3A3515151A4929291519292929292929292",
      INIT_1A => X"5959595959595959515959595151515151515151515151515151515151515151",
      INIT_1B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A299999AA259595999",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1E => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2A2ABA3A2A2A2A2",
      INIT_1F => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_20 => X"A36363A362A3A3A3A363A362A3A3A3A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_21 => X"5962626262A3A3A2A26262626262A3A362A3A2A2A3A3A3A3636263626363A3A3",
      INIT_22 => X"5A5A5A5A5A5A5A5AA3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A2A2626262626262",
      INIT_23 => X"5B5B5B5B5B5B5B5B5B5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"646464646464646464646464636363636363636363636363636363635B5B5B5B",
      INIT_25 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6D6D646C6C6C6464646464646464",
      INIT_26 => X"6E6E6E6E6E6E6E6E6D6E6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_27 => X"666666666666666666666666666666666666666666666666666666666E6E6E6E",
      INIT_28 => X"57575757575757575F5F5F575F5F5F5F5F5F5F5F5F5F5F5F6666665F66666666",
      INIT_29 => X"A7A7A7A79F9FA7A79F9F9F9F5F9F9F9F575F5F5F575757575757575757575757",
      INIT_2A => X"63A4A4A4A3A3625A5A5A5AA2B6B6A3A2AFAFB7B6AFAFAFAFAFAFAFAFA7A7A7AF",
      INIT_2B => X"A464A4A4A4A4A4A4A4A4A464A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_2C => X"A4646464A4A4A4A464A4A5A4A4A5A5A564A4A4A4A464A464A4A4A464A4A4A4A4",
      INIT_2D => X"6464646464646464646464646464646464646464A464A46464646464A4646464",
      INIT_2E => X"92929292ACACAC92ACACACAC52A4A4A4A4A4A4525B5B5BA45C5B5B5B5C5C5C5C",
      INIT_2F => X"ADADAEAEADADADADADADADADADADADAD92A4ADAD929292929292929292929292",
      INIT_30 => X"9292929292929292929292929292929292929292AD9B9292ADADADADADADADAD",
      INIT_31 => X"92929292ADADAD929292A4AD92929292B5AC9292B5B5B5B5929292AD92929292",
      INIT_32 => X"5151515151515151A3A35A51A3A3A3A3515151A4929251519292929292929292",
      INIT_33 => X"5959595959595959515159595151515151515151515151515151515151515151",
      INIT_34 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_35 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"ABABABABABABABABABABABABABABABABABABABABA3A3ABABA2ABA3ABA2A2A2A2",
      INIT_38 => X"A3A36363A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_39 => X"62A2A3A2A2A2A362A362A3A26262626262626262A2A36262636362636363A3A3",
      INIT_3A => X"5A626262A3A2A2A26262A2A2A2A2A2A3A2A3A2A262A2A2A26262A2A2A2A2A2A3",
      INIT_3B => X"5A5A5A5A5A5A5A5AA3A4A4A4A3A3A3A3A3A3A2A2A2A2A2A362A3A2A262626262",
      INIT_3C => X"5B5B5B5B5B5B5B5B5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"6464646464646464636464646363636363636363636363635B6363635B5B5B5B",
      INIT_3E => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6464646464646464",
      INIT_3F => X"6E6E6E6E6E6E6E6E6D6E6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_40 => X"66666666666666666666666666666666666666666E6666666E6E6E6E6E6E6E6E",
      INIT_41 => X"575757575F5F57575F5F5F5F5F5F5F5F5F5F5F5F6666675F6666666666666666",
      INIT_42 => X"A7A7A7A79F9F9F9F9F9F9F9F5F5F5F9F57575757575757575757575757575757",
      INIT_43 => X"A4ADA4A4A3A3A3A3625A62A3AEB6A4A3AFAFAFAEAFAFAFAFA7A7AFAFA7A7A7A7",
      INIT_44 => X"A5A5A4A4A4A4A4A5A4A464A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4ADA5A5A5",
      INIT_45 => X"646464A4A464A464A4A4A4A4A5A5A4A5A4A5A5A464646464A4A46464A4A4A4A4",
      INIT_46 => X"6464645C64646464646464646464646464646464646464646464646464646464",
      INIT_47 => X"52929292ACACA451ACA4ACAC51A4A4A4A4A4A4525B5B5B635B5B5B5B5C5C5C5B",
      INIT_48 => X"ADADADAEADADADADADADADADADADADAD9292A4AD929292929292929292929292",
      INIT_49 => X"9292929292929292929292929292929292929292ADAD9B92ADADADADADADADAD",
      INIT_4A => X"92929292ADADAC9292929BAD92929292B5A39292B5B5B5B5929292AC92929292",
      INIT_4B => X"5151515151515151A3A35A51A3A3A3A351519AA4929151519292929292929292",
      INIT_4C => X"5959595959595959515159595151515151515151515151515151515151515151",
      INIT_4D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A29AA29AA2599AA2A25959595959595959",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"ABABABABABABABABABABABABABABABABABABABABABA3ABABA2A2A3A3A2A2A2A2",
      INIT_51 => X"6262626262A36263A4A4A363A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_52 => X"62A3A3A36263A3A36262A36262A362A362A2A2A26262A362A2A2A3A26262A262",
      INIT_53 => X"625A5A5AA2A26262A3A3A3626262A3A363636263A3626362A3626363A3A3A3A2",
      INIT_54 => X"5A5A5A5A5A5A5A5AADA4A464ACACACADA3A4A4A46363A3A3A2A3A36362625AA2",
      INIT_55 => X"5B5B5B5B5B5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"6464646464646464636363646363636363636363636363635B5B63635B5B5B5B",
      INIT_57 => X"6D6D6D6D6D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C646C6C6C6464646464646464",
      INIT_58 => X"6E6E6E6E6E6E6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_59 => X"666666666666666666666666666666666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_5A => X"5F5757575F5F5F5F5F5F5F5F5F5F5F5F67675F5F666667676666666666666666",
      INIT_5B => X"9F9F9FA79F9F9F9F5F5F9F9F57575F5F57575757575757575757575757575757",
      INIT_5C => X"ADADADADA3A3A3A3A2A3A3A3AEAEA45AAFAFAFAEA7AFAFAFA7A7A7A7A7A7A7A7",
      INIT_5D => X"A5A5A464A4A4A4A5A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5ADADA5ADADADAD",
      INIT_5E => X"6464A4A4A464646464A5646464A5A4A5A4A5A464A5A5A4A5A5A5A5A5A4A4A4A4",
      INIT_5F => X"6464645B64646464646464646464646464646464646464646464A464A46464A4",
      INIT_60 => X"52929292ACACA452A4A4ACAC525BA4A4A4A4A4525252515B5A5A52525B5B5A5A",
      INIT_61 => X"ADADADAEADADADADADADADADADADADAD929292AD929292929292929292929292",
      INIT_62 => X"92929292929292929292929292929292A49B9A92ADADADADADADADADADADADAD",
      INIT_63 => X"92929292ADADAC9292929AAD92929292B59A9292B5B5B5B5929292AC92929292",
      INIT_64 => X"5151515151515151A3A35A51A3A3A3A35151A3A4929151519292929292929292",
      INIT_65 => X"5959595959595959515159595151515151515151515151515151515151515151",
      INIT_66 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_67 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2A2A3A3A2A2A2A2",
      INIT_6A => X"62626262A26262A2A4A36362A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A4",
      INIT_6B => X"A4A4A4A4A4A4A4A4A4A4A4A4A3A3A4A463A3A3A36262A363626262626262A262",
      INIT_6C => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6D => X"5A5A5A5A5A5A5A5AA5A5A564A5A5A4A5A5A5A4A5ACA4A4A4A4A4ACACA4A4A4A4",
      INIT_6E => X"5B5B5B5B5A5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"6464646463646464636363636363636363636363636363635B5B63635B5B5B5B",
      INIT_70 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6C646464646464646464646464",
      INIT_71 => X"6E6E6E6E6D6E6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_72 => X"6666666666666666666666666E6E6E666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_73 => X"5F5F5F5F5F5F5F5F5F5F5F5F675F5F5F67676767666666666666666666666666",
      INIT_74 => X"9F9F9F9F5F9F9F9F575F5F5F5757575757575757575757575757575757575757",
      INIT_75 => X"ADADA5A5A3A3A3A45A5AA3A3AEAEA45AAFAFAEAEA7A7A7AFA7A7A7A79F9FA7A7",
      INIT_76 => X"A5A5A5A56464A4A5A4A4A4A464A4A46464A4A4A4A5A5A5A4A5ADA5A5A5ADADA5",
      INIT_77 => X"646464A46464A4A4A46464A4A4A4A4A4A4A4A5A4A5A5A5A5A5A5A5A5A464A4A5",
      INIT_78 => X"5B5A5A5A645B5B5B6464646464646464646464646464646464646464A46464A4",
      INIT_79 => X"52929292ACACA352A4A4ACAC9B51A4A4A4A4A45A5252525A5A5A5A5A5A5A5A5A",
      INIT_7A => X"ADADADADADADADADADADADADADADADAD9292929B929292929292929292929292",
      INIT_7B => X"92929292929292929292929292929292ADADA492ADADADADADADADADADADADAD",
      INIT_7C => X"92929292ADADAC92929292AC92929292AC929292B5B5B5B5929292AD92929292",
      INIT_7D => X"5151515151515151A3A35A51A3A3A3A35192A4A4929151519292929292929292",
      INIT_7E => X"5959595959595959515151595151515151515151515151515151515151515151",
      INIT_7F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized73\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized73\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599A9AA25959595959595959",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_02 => X"ABABABABABABABABABABABABABABABABABABABABABABABABA2A2ABABA2A2A2A2",
      INIT_03 => X"626262626262626262A362626262626363636362A4A4A4A46464A4A4A4A46464",
      INIT_04 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A46263A3A362A2A262",
      INIT_05 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_06 => X"5A5A5A5A5A5A5A5AA5A5A563A4A4A5A5A4A5A4A4A4A4A4A4A4A4A4A4636363A4",
      INIT_07 => X"5B5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"6464646463636464636363636363636363636363636363635B5B5B635B5B5B5B",
      INIT_09 => X"6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6D6C6C6C6C646464646464646464646464",
      INIT_0A => X"6E6E6E6E6D6E6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_0B => X"66666666666666666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_0C => X"5F5F5F5F5F5F5F5F5F5F5F5F6767676766666667666666666666666666666666",
      INIT_0D => X"9F9F9F9F5F5F5F5F57575757575757575757575757575757575757575F5F5F57",
      INIT_0E => X"A5ADADA5A3A3A3AC595AA2A3AEAEA45AA7A7AEAEA7A7A7A7A7A7A7A79F9F9F9F",
      INIT_0F => X"A5A5A5A5A4A5A5A5A4A4A4A4A5A5A5A4A5A5A4A4A5ADA5A5A5A5A5A5A5A5A5A5",
      INIT_10 => X"6464646464A464A4A464A4A4A4A4A4A4A4A4A4A4A5A5A5A5A5A5A5A5A5A5A5A5",
      INIT_11 => X"5B5A5A5A5B5B5A5A6464635B646464646464646464646464A464646464646464",
      INIT_12 => X"52529292ACAC9B52A4A4ACACA451A4A4A4A4A4525A5252525A5A5A5A5A5A5A5A",
      INIT_13 => X"ADADADADADADADADADADADADADADADAD92929292929292929292929292929292",
      INIT_14 => X"92929292929292929292929292929292ADADAD92ADADADADADADADADADADADAD",
      INIT_15 => X"92929292ADADAC92929292A492929292A4929292B5B5B5B5929292AD9A929292",
      INIT_16 => X"5151515151515151A3A35A51A3A3A3A352A3A4A4925151519292929292929292",
      INIT_17 => X"5959595959595959515151595151515151515151515151515151515151515151",
      INIT_18 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_19 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1B => X"ABABABABABABABABABABABABABABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"63A3A3A3636363A36363A363A3A36363A4A4A3A3A4A4A4A4A4A4A4A4A4A4A464",
      INIT_1D => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A4",
      INIT_1E => X"A4A4A463A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1F => X"5A5A5A5A5A5A5A5AA4A4A563A4A5A4A4A4A4A4A4A4A4A4A4A4A4A4A463636263",
      INIT_20 => X"5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"6464646463636363636363636363636363636363636363635B5B5B5B5B5B5B5B",
      INIT_22 => X"6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6C646C6C6C646464646464646464646464",
      INIT_23 => X"6E6E6E6E6D6D6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_24 => X"666666666E6E6E666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_25 => X"5F5F5F5F5F5F5F5F676767676667676766666667666666666666666666666666",
      INIT_26 => X"5F5F9F9F57575F5F575757575757575757575757575757575F5F57575F5F5F5F",
      INIT_27 => X"A5ADA5A5A3A3A3AC5A5AA2A3AEAEA55AA7A7A6A6A7A7A7A79F9F9FA79F9F9F9F",
      INIT_28 => X"A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5ADA5A5ADADA5A5",
      INIT_29 => X"A4646464646464A4A4A4A4A4A464A4A4A4A4A4A4A5A5A4A4A5A5A4A5A5A5A5A5",
      INIT_2A => X"5B5B5B5A5B5B5B5B6464635B6464646464646464646464646464646464A46464",
      INIT_2B => X"52525292ACAC9B52A4A4A4ACA4525BA4A4A4A4525A5252525A5A5A525A5A5A5A",
      INIT_2C => X"ADADADADADADADADADADADADACADADAD92929292929292929292929292929292",
      INIT_2D => X"92929292929292929292929292929292ADADAD92ADADADADADADADADADADADAD",
      INIT_2E => X"92929292ADADAC92929292A3929292929B929292B5B5B5B59292A4B5A4A49B92",
      INIT_2F => X"5151515151515151A3A35A51A3A3A3A3A3A4A4A4925151519292929292929292",
      INIT_30 => X"5959595959595959515151515151515151515151515151515151515151515151",
      INIT_31 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_32 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_34 => X"ABABABABA2A2AAABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A464A4A4",
      INIT_36 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_37 => X"A4A46362A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_38 => X"5A5A5A5A5A5A5A5AA4A4A45BA4A4A4A4A4A4A4A4A4A4A4A463A4A4A462636263",
      INIT_39 => X"5A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3A => X"63636464636363636363636363636363636363635B6363635B5B5B5B5B5B5B5B",
      INIT_3B => X"6D6D6D6D6D6D6D6D6C6C6D6D6C6C6C6C64646C6C646464646464646464646464",
      INIT_3C => X"6E6E6E6E6D6D6D6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3D => X"6E6E6E666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_3E => X"5F5F5F5F67675F5F676767676666676766666666666666666666666666666666",
      INIT_3F => X"575F5F5F57575757575757575757575757575757575757575F5F5F5F5F5F5F5F",
      INIT_40 => X"ADADA5A5A3A3A3AD5A5AA2A3A6A6A55AA7A6A6A69F9FA7A79F9F9F9F5F9F9F9F",
      INIT_41 => X"A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5ADA5A5A5",
      INIT_42 => X"64646464A46464A46464A4A4A464A4A4A4A4A4A4A4A4A4A4A5A5A5A5A5A5A5A5",
      INIT_43 => X"645C5B5B64646464646464646464646464646464646464646464646464646464",
      INIT_44 => X"52525252ACAC9B52A4A4A4ACA4A452A4A4A4A4525B5B5B525B5B5B5B5B5B5B5B",
      INIT_45 => X"ADADADB5ADADADADADADADADA4ADADAD92929292929292929292929292929292",
      INIT_46 => X"92929292929292929292929292929292ADADAD9BADADADADADADADADADADADAD",
      INIT_47 => X"92929292ADADAC929292929B929292929A929292B5B5B5B5ACACADB5ACADADAD",
      INIT_48 => X"5151515151515151A3635A51A3A3A3A39BA4A4A3915151519292929292929292",
      INIT_49 => X"5959595959595959515151515151515151515151515151515151515151515151",
      INIT_4A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599A9AA25959595959595959",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4D => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A464A4",
      INIT_4F => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_50 => X"A4636263A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_51 => X"5A5A5A5A5A5A5A5AA4A4A463A4A4A4A4A4A4A4A4A4A4A4A463A4A4A463636363",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_53 => X"63636364636363636363636363636363636363635B6363635B5B5B5B5A5B5B5B",
      INIT_54 => X"6D6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6464646C646464646464646464646464",
      INIT_55 => X"6E6E6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_56 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_57 => X"675F5F5F6767676767676767666666676666666666666666666666666E6E6E6E",
      INIT_58 => X"57575757575757575757575757575757575757575F5F5F575F5F5F5F5F5F5F5F",
      INIT_59 => X"A5ADA5A5A3A3A3AD5A5AA3A3A6A6A65A9EA6A6A69F9F9F9F9F9F9F9F5F5F5F5F",
      INIT_5A => X"A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5ADA5",
      INIT_5B => X"A464646464646464646464A4A4A4A4A4A4A4A4A4A4A4A4A4A5A5A5A4A5A5A5A5",
      INIT_5C => X"645C5C5C6464645C646464646464646464646464646464646464646464646464",
      INIT_5D => X"52525252ACAC9B52A4A4A4A4A4A4529BA4A4A4525B5B5B515B5B5B5B5C5B5B5B",
      INIT_5E => X"ADADADADADADADADADADADADACADADAD92929292929292929292929292929292",
      INIT_5F => X"92929292929292929292929292929292ADADAD9BADADADADADADADADADADADAD",
      INIT_60 => X"92929292ADADAD9A9292929A9292929292929292B5B5B5ADADADB5B5ADADADAD",
      INIT_61 => X"5151515151515151A3625A51A3A3A3A39BA4A4A3515151519292929292929292",
      INIT_62 => X"5959595959595959515151515151515151515151515151515151515151515151",
      INIT_63 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_64 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_66 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"64A4A4A4A4A4A464A4A4A4A46464A4A4A4A464A4A4A4A4A4A464A4A4A4A4A4A4",
      INIT_68 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_69 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6A => X"5A5A5A5A5A5A5A5A6363635A6363636364636363A4A4A464A4A4A4A4A4A4A4A4",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"63636363636363636363636363636363636363635B5B5B635B5B5B5B5A5A5A5B",
      INIT_6D => X"6D6D6D6D6C6D6D6D6C6C6C6C6C6C6C6C64646464646464646464646463646464",
      INIT_6E => X"6D6E6E6E6D6D6D6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_6F => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_70 => X"6767676767676767676666666666666666666666666666666E6E6E666E6E6E6E",
      INIT_71 => X"575757575757575757575757575757575F5F57575F5F5F5F5F5F5F5F675F5F5F",
      INIT_72 => X"A5A5A5A5A3A3A3AC5A5AA2A3A6A6A65A9E9E9EA69F9F9F9F5F5F5F9F57575F5F",
      INIT_73 => X"A5A4A5A5A5A5A5A5A5A5A5A4A4A5A5A5A5A5A5A5A5A5A5A4A5A5A5A5A5A5A5A5",
      INIT_74 => X"64646464A4646464A464A4A4A46464A464646464A4A4A4A4A5A4A5A4A4A4A4A5",
      INIT_75 => X"5A5A5A5A5B5B5A5A5B5B5A5A64645B5B64646464646464646464646464646464",
      INIT_76 => X"52525252A4ACA352A4A4A4A4A4A49B5263A4A4525A5A52495A5A5A5A5A5A5A5A",
      INIT_77 => X"ADADADADADADADADADADADADACADADAD92929291929292929292929252929292",
      INIT_78 => X"9292929A929292929292929292929292B5ADB5A4B5B5ADB5ADADADADADADADAD",
      INIT_79 => X"92929292ADADADAC9292929A9292929292929292B5B5B5ADADADADB5ADADADAD",
      INIT_7A => X"5151515151515151A35A5A51A3A3A3A39BA4A4A3515151519292929192A49292",
      INIT_7B => X"5959595951595959515151515151515151515151515151515151515151515151",
      INIT_7C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA29A5959595959595959",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7F => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized74\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized74\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A4A4A4A4A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A4A4A4A464",
      INIT_01 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_02 => X"63636363A4646463A4A46464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_03 => X"5A5A5A5A59595A5A6363635A6363636363636363636363636363636363636363",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"63636363636363636363636363636363636363635B5B5B635A5B5B5B5A5A5A5A",
      INIT_06 => X"6D6D6D6D6C6C6C6D6C6C6C6C64646C6C64646464646464646464646463636364",
      INIT_07 => X"6D6D6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_08 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_09 => X"67676767666767676666666766666666666666666E6E6E666E6E6E6E6E6E6E6E",
      INIT_0A => X"5757575757575757575757575F5757575F5F5F5F5F5F5F5F5F5F5F5F67676767",
      INIT_0B => X"ADA5A4A5A3A3A3A45A5AA2A39EA6A65A9E9E9E9E5F5F9F9E575F5F5F57575757",
      INIT_0C => X"A5A5A4A4A5A4A4A4A5A4A4A4A4A5A4A4A5A5A5A5A5A5A5A4A5A5A5A5A5A5A5A4",
      INIT_0D => X"64646464A46464646464A4A464646464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_0E => X"5B5B5A5B5B5B5B5B5B5B5B5B64645C5B64646464646464646464646464646464",
      INIT_0F => X"525292A4A4ACA4519AA4A4A4A4A4A452A3A4A452525252525A5A5A525A5A5A5A",
      INIT_10 => X"ADADADADADADADADADADADADADADADAD9292929B9292929252925292A3925252",
      INIT_11 => X"9292929A929292929292929292929292B5B5B5A4B5B5B5B5ADADADB5ADADADAD",
      INIT_12 => X"A3929A9BADADADAD9292929A9292929292929292B5B5B5ADADADADB5B5ADADAD",
      INIT_13 => X"5151515151515151A35A5A51A3A3A3A39BA4A4A35151515192929251ACAC9A92",
      INIT_14 => X"5959595951515959515151515151515151515151515151515151515151515151",
      INIT_15 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_16 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_18 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"A4A4A4A4A4A4A4A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4646464A4A4A4A4A4",
      INIT_1A => X"64A4646464646464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1B => X"63636363626363636363636363636363A4A46464A4A4A4A4A4A4A4A464A46464",
      INIT_1C => X"595A5A5A59595959A4A4A45BA4A4A4A463636464636363636363636363636363",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1E => X"63636363636363636363636363636363636363635B5B5B5B5A5A5A5A5A5A5A5A",
      INIT_1F => X"6C6D6D6D6C6C6C6C6C6C6C6C6464646C64646464646464646364646463636363",
      INIT_20 => X"6D6D6E6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_21 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_22 => X"676767676666666766666666666666666E666E666E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_23 => X"5757575757575757575757575F5F5F575F5F5F5F5F5F5F5F6767675F67676767",
      INIT_24 => X"ACA4ADA5A3A3A3A35A5AA2A39E9E9E5A5E9E9E9E5F5F5F5E5757575F57575757",
      INIT_25 => X"A4A4A4A4A5A4A4A4A4A5A4A5A4A4A4A5A4A4A4A5A4A5A5A5A5A5A4A4A5A5A5A5",
      INIT_26 => X"6464646464646464646464A46464646464A46464A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_27 => X"5C5C5C5C64645C5C646464646464646464646464646464646464646464646464",
      INIT_28 => X"5251A4ACA4A4A49B51A3A4A4A4A4A49B63A4A4525B5B5B5A5B5B5B5B5B5B5B5B",
      INIT_29 => X"9BADADADA4A4A49BA4A3A4A4ADACA4A3929292AC9292929252525292ACA49252",
      INIT_2A => X"929292A392929292929292929A929292B5B5B5ADADADB5B5ADF5ADADADADADAD",
      INIT_2B => X"ACACACACADADADAD9292929A9292929292929292ADADADADB5B5ADB5B5B5B5B5",
      INIT_2C => X"5151515151515151A35A5A51A3A3A3A3A3A4A3A35151515192925251ACAC9B92",
      INIT_2D => X"5959595951515959515151515151515151515151515151515151515151515151",
      INIT_2E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_30 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_31 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_33 => X"A4A4A4A464A4A4A463636363A4646463A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_34 => X"6363636363636363A3636363A3636363636363636363635BA4636363A4A464A4",
      INIT_35 => X"5959595959595959A4A4A45AA4A4A4A4A4A4A4A4A4A4A4A464A4A4A463636363",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_37 => X"63636363636363636363636363636363636363635A5B5B5B5A5A5A5A5A5A5A5A",
      INIT_38 => X"6C6C6D6D6C6C6C6C6C6C6C6C6464646C64646464646464646363646463636363",
      INIT_39 => X"6D6D6D6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_3A => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_3B => X"6767676766666667666666666E6E66666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_3C => X"57575757575757575F5F57575F5F5F5F5F5F5F5F675F5F5F6767676767676767",
      INIT_3D => X"ACA4ACA5A3A3A3A35A5AA2A39E9E9E5A5E5E5E5E57575E5E5757575757575757",
      INIT_3E => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5A5A4A4A5A4A5A5A4A4A4A4A4A5A5A5",
      INIT_3F => X"646464646464646464646464646464646464A4A4A46464A4A4A4A4A4A4A4A464",
      INIT_40 => X"5C5C5C5C5C5C5C5C6464646464645C6464646464646464646464646464646464",
      INIT_41 => X"9252A4ACA4A4A4A45251A4A4A4A4A4A463A35B525B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_42 => X"9AADADAD92929292929292929B9291929292A4AD9292929252525292ACAC9A52",
      INIT_43 => X"929292AC92929292929292929B929292ADADB6B5ADADB5B5ADF5EDADADADADAD",
      INIT_44 => X"ADACACACACACADAD9292929A9292929292929292ADAD929AB5B5B5B5B5B5B5B5",
      INIT_45 => X"5151515151515151635A5A51A3A3A3A3A3A4A3A35151515192925151ACACA392",
      INIT_46 => X"5959595951515959515151515151515151515151515151515151515151515151",
      INIT_47 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_48 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4A => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A464",
      INIT_4C => X"636363635B5B5A6363635B5B6463635AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_4D => X"A4A4A4A4A4A4A4A4636363635A5B5A6363636363636363636363636362626362",
      INIT_4E => X"5959595959595959A4A4A45AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_50 => X"636363636363636363636363636363635B6363635A5A5A5B5A5A5A5A5A5A5A5A",
      INIT_51 => X"6C6C6C6C6C6C6C6C6C6C6C6C6464646464646464646464646363636363636363",
      INIT_52 => X"6D6D6D6E6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_53 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6D6E6E6E",
      INIT_54 => X"66666767666666666E6666666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_55 => X"575757575F5757575F5F5F5F5F5F5F5F5F5F5F5F676767676767676767676767",
      INIT_56 => X"A3A3ACA4A3A3A3A3595A62A35E5E9E5A5E5E5E5E575756565757575757575757",
      INIT_57 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5A4A4ADA5",
      INIT_58 => X"646464646464646464646464646464646464A464A4A4A4A4A4A4A4A4A4A464A4",
      INIT_59 => X"5C5C5C5B645C5C5C646464646464646464646464646464646464646464646464",
      INIT_5A => X"A49BA4ACA4A4A4A4A35152A4A4A4A4A463635B525B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_5B => X"ACADADAD9292929292929292929292929BACAD929292929252529292ACACA352",
      INIT_5C => X"929292AD9292929292929292A4929292ADAEAEB6ADADB5ADADADADADADADADAD",
      INIT_5D => X"ACACACAC9B9AADAD9292929B9292929292929292ADA49292B5B5B5B5B5B5B5B5",
      INIT_5E => X"5151515151515151635A5A51A3A3A3A3A4A4A3A35151515192925151ACACA391",
      INIT_5F => X"5959595951515959515151515151515151515151515151515151515151515151",
      INIT_60 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_61 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_62 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_63 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"64A4A4A46464A4A4A4A4A4A4A4A4A464A4A4A4A4A464A4A4646464A4A4A46464",
      INIT_65 => X"636363636363636263A3636363636363636363636464635BA4A4A4A4A4A4A4A4",
      INIT_66 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A363A4A4636363A36363636363636363",
      INIT_67 => X"5959595959595959A4A4A45AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_68 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959",
      INIT_69 => X"636363636363636363636363636363635A6363635A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6A => X"6C6C6C6C6C6C6C6C646C6C6C6464646464646464636364646363636363636363",
      INIT_6B => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6D6D",
      INIT_6C => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6D6D6E6E",
      INIT_6D => X"666666676E6666666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_6E => X"575757575F5F5F575F5F5F5F5F5F5F5F6767675F676767676767676767676767",
      INIT_6F => X"A3A3A3A3A3A3A3A3625A5A625E5E5E5A56565E5E575656565757575757575757",
      INIT_70 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_71 => X"646464646464646464646464646464646464646464A464A4A4A4A464A4A4A4A4",
      INIT_72 => X"5C5C5B5B5C5C5C5C6464645C6464646464646464646464646464646464646464",
      INIT_73 => X"ACACACACA4A4A4A4A49B5152A4A4A4A46363525A5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_74 => X"ADADADAD9292929B9292929292929292ADAC9292929249A452525292ACACA452",
      INIT_75 => X"9292A3B59292929292929292AD929292ADAEAEB6ADB5B5ADADADADADADADADAD",
      INIT_76 => X"ACACACAC92929BAC929292A3929292929A929292AD929292B5B5B5B5B5B5B5B5",
      INIT_77 => X"51515151515151515B5A5151A3A3A3A3A4A4A3A35151515252525151ACACA492",
      INIT_78 => X"5959595951515951515151515151515151515151515151515151515151515151",
      INIT_79 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_7B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7C => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A46464646464A4A4A464A4A4",
      INIT_7E => X"64A464A463A46464636363636363636363636363A4A46363A4A4A4A4A4A4A4A4",
      INIT_7F => X"A4A4A4A4A4A4A4A4A4A4A4A464A4A4A46363636463636363A4A46363A4A4A4A4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized75\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized75\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5959595959595959A4A4A45AA4A4A4A4636364A463636363A4A46463A4A4A4A4",
      INIT_01 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A5959595959595959",
      INIT_02 => X"636363636363636363636363636363635A5A5A635A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_03 => X"6C6C6C6C6C6C6C6C64646C6C6464646464646464636363636363636363636363",
      INIT_04 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6C",
      INIT_05 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6D6D6D6E",
      INIT_06 => X"666666666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_07 => X"5F5F57575F5F5F5F5F5F5F5F67675F5F67676767676767676767676766666767",
      INIT_08 => X"A3A3A3A3A3A3A3A3595A5A5A565E5E5A56565656575656565757575757575757",
      INIT_09 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_0A => X"646464646464646464646464646464646464646464A4A4A4A4A4A464A4A4A4A4",
      INIT_0B => X"5C5C5B5B5C5C5C5C6464645C6464646464646464646464646464646464646464",
      INIT_0C => X"ACACACAC52A3A4A4A4A45A51A4A4A4A46363525B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_0D => X"ADADADAD92929AAC9292929292929292AD9B5292529249A452525252ACACA452",
      INIT_0E => X"9292ACB59292929292929292AD9B9292ADADADB5ADADB6B6ADADADADADADADAD",
      INIT_0F => X"ACACACAC929291AC929292A492929292A4929292A3929292B5B5B5B5B5B5B5B5",
      INIT_10 => X"51515151515151515B5A5151A3A3A3A3A4A4A3A35151519B52515151ACACAC91",
      INIT_11 => X"5959595951515159515151515151515151515151515151515151515151515151",
      INIT_12 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"A4A4A4A4A4A4A4A4A4A4A4A46464A4A464A4A46464A464A4646464A4A464A4A4",
      INIT_17 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_18 => X"A4636363A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4646363A4A4646463",
      INIT_19 => X"5959595959595959A4A4A45AA4A4A4A4626263A4626362625A62626263636363",
      INIT_1A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A595959595959595959595959",
      INIT_1B => X"636363636363636363636363626263635A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1C => X"6C6C6C6C6C6C6C6C646464646464646463646464636363636363636363636363",
      INIT_1D => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C",
      INIT_1E => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6D6E6E6E6D6D6D6D",
      INIT_1F => X"6E6E6E666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_20 => X"5F5F5F5F5F5F5F5F675F5F5F6767676767676767676767676767676766666666",
      INIT_21 => X"A3A3A3A3A2A3A3A35A5A5A5A56565E5A56565656565656565757575757575757",
      INIT_22 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACA4A4A4",
      INIT_23 => X"646464646464646464646464646464646464646464A4A464A4A4A46464A4A4A4",
      INIT_24 => X"5C5C5B5B5C5C5C5C5C5C5C5C6464646464646464646464646464646464646464",
      INIT_25 => X"A4ACACA451529BA4A4A4A452A4A4A4A35B5B49635B5B535B5B5B5B5B5B5B5B5B",
      INIT_26 => X"ADADADAD9292ACAD9292929252929292A4529292525251A452525252A4ACA452",
      INIT_27 => X"929BB5B59292929292929292B6A49292ADADADADADADB5B6ADADADADADADADAD",
      INIT_28 => X"ACACACAC929292A3929292A392929292A49B92929B929292B5B5B5ADB5B5B5B5",
      INIT_29 => X"51515151515151515A5A4951A3A3A363A4A3A3A3515151A352515151ACACAC9A",
      INIT_2A => X"5959595951515151515151515151515151515151515151515151515151515151",
      INIT_2B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_2D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"A4A4A4A4A4A4A4A4A4A464A4A4A4A4A464A46464A4A4A4A4646464A46464A4A4",
      INIT_30 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A4A4A4A4A4",
      INIT_31 => X"62625A625A5A5A5A63636362A4A36363A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_32 => X"5959595959595959A4A4A45AA4A4A4A46263A4A4626262626262626262626262",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959595959595959595959595959",
      INIT_34 => X"636363636363636363636363626262635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"6C6C6C6C6C6C6C6C646464646464646463636364636363636363636363636363",
      INIT_36 => X"6D6D75756D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6D6C6C6C6C",
      INIT_37 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6D6E6E6E756D6D6D",
      INIT_38 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_39 => X"5F5F5F5F5F5F5F5F6767675F676767676767676767676767666667676E6E6666",
      INIT_3A => X"A3A3A3A3A2A3A3A35A5A5A595656565A5656565656565656575757565F5F5757",
      INIT_3B => X"A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A4A4A4A3A4A4A3",
      INIT_3C => X"646464646464646464646464646464646464646464646464A4A4A464A4A4A4A4",
      INIT_3D => X"5C5B5B5B5C5C5C5C5C64645C64645C6464646464646464646464646464646464",
      INIT_3E => X"9BA4A4A452514952A4A4A4A4A4A4A4A35B5251635B5353525B5B5B5B5B5B5B5B",
      INIT_3F => X"ADADADAD92A4ADAD929292925252929292525252525252A452525252A4ACA452",
      INIT_40 => X"92ADB5B69292929292929292B6AD9192ADADADB6ADADB6B6ADADADADADADADAD",
      INIT_41 => X"ACACACAC9292929A9292A49A9292929292AC929292929292B5B5B5ADB5ADADB5",
      INIT_42 => X"51515151515151515A514951A3A3A363A4A3A3A3515151A351515151ACACACA3",
      INIT_43 => X"5959595951515151515151515151515151515151515151515151515151515151",
      INIT_44 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_45 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_46 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"64A4A4A46464646464A464A4A4A4A4A4A46464A4A4A4A4646464A4A46464A464",
      INIT_49 => X"A4A464A4A4A4A4A45BA46464A4646463A4A4A4A4A4A4A4A4A4A4A4A464A4A4A4",
      INIT_4A => X"6262626262636262626262625A5A62625A625A62635A5A63A4636363A4A4A4A4",
      INIT_4B => X"5959595958585959A4A4A45AA4A4A4A45AA4A4A462626262A362626262626262",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959595959595959595959595959",
      INIT_4D => X"6363636363636363626263635A6262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"6C6C6C6C646C6C6C646464646364646463636363636363636363636363636363",
      INIT_4F => X"6D6D75756D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C6C6C6C6C",
      INIT_50 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E766E766E766E7575757675757575",
      INIT_51 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_52 => X"5F5F5F5F67675F5F676767676767676767676767666767676E6E66666E6E6E6E",
      INIT_53 => X"A3A3A3A3A25A62A3A3A3A3A3565656A356565656565656565F5756565F5F5F5F",
      INIT_54 => X"A4A4A4A4A4A4A4A4A4A4A4A4A3A3A4A4A4A4A4A3ACACACA4A3A3A3ACA3A3A3A3",
      INIT_55 => X"6464646464646464646464646464646464A464646464A4A4A464A4A4A4A464A4",
      INIT_56 => X"5B5B5B5B5C5C5C5C5C5C5C5C646464645C6464646464645C6464646464646464",
      INIT_57 => X"5151519BA4525151A3A4A4A4A3A4A3A3494952635B5353535B5B5B5B5B5B5B5B",
      INIT_58 => X"ADADADADA4ADADAD9292929252525252A49B92519BA4A4AC52525252A4ACA451",
      INIT_59 => X"9BADADB59292929292929292ADADA492B6B6B6B6ADADADB5ADADADADADADADAD",
      INIT_5A => X"ACACACAC929292929292AC929292929292A4A39292929292B5B5B5A4B5B5B5B5",
      INIT_5B => X"51515151515151515A514949A3A3A35BA3A3A3A351519BA451515151ACACACA4",
      INIT_5C => X"5959595951515151515151515151515151515151515151515151515151515151",
      INIT_5D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_5F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"64A4A4A464A4A4A464A464A4A4A4A4A4A4A4A4A464A4A4646464A4646464A464",
      INIT_62 => X"63635B63A4A4A4A4A4A4A4A464A4A4A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_63 => X"626262626262626262626262626262626262626262626262626262625A5A5A5A",
      INIT_64 => X"5858585958585858A4A4A462A4A4A4A4A4A4A4A4636363635A5A636262626262",
      INIT_65 => X"5A5A5A5A5A5A5A5A59595A5A5959595959595959595959595959595959595959",
      INIT_66 => X"6363636363636363626262625A6262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"6C6C6C6C64646C6C646464646363636463636363636363636363636363636363",
      INIT_68 => X"6D6D6D756D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_69 => X"6E6E6E6E6E6E6E6E76766E6E7676767676767676757676767575757575757575",
      INIT_6A => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_6B => X"5F5F5F5F67676767676767676767676767676767666667676E6E6E6E6E6E6E6E",
      INIT_6C => X"A3A3A3A35A5A62625A5A5A5A5656565A5656564E565656565F5E5E565F5F5F5F",
      INIT_6D => X"A4A4A4A4A4A4A4A4A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6E => X"6464646464646464646464646464646464646464646464A4A4646464A4A4A4A4",
      INIT_6F => X"5B5B5B5B5C5C5C5C5C5C5C5C64646464646464646464645C6464646464646464",
      INIT_70 => X"51515252A4A49B49A3A4A4A463A3A3A349495B635B5353525B5B5B5B5B5B5B5B",
      INIT_71 => X"ADADADADADADADAD52519BA49B5252529BA4A4A4A49B9B9B529BA4A452529252",
      INIT_72 => X"ADB5B5B59292929292929292B6B6AD92B5B6B6B6ADADB5B5ADADADADADADADAD",
      INIT_73 => X"A4ACACAC9292929192AC9B9292929292929AAC9A92929292B5B5B5A4B5B5B5B5",
      INIT_74 => X"51515151515151515A494949A3A3635BA3A3A3A35151A3A49B515151ACACACAC",
      INIT_75 => X"5159595951515151515151515151515151515151515151515151515151515151",
      INIT_76 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_78 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"A4A4A4A4A4A4A464A4A46464A4646464A4A4A4A4A4A4A4A46464A4646464A464",
      INIT_7B => X"6262625A63636362A4636363A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_7C => X"5A6363635A5A5A5A62625A626262626262636262626262626262626262626262",
      INIT_7D => X"5858585858585858A4A4A463A4A4A4A4A4A4A4A463635BA46363636363636363",
      INIT_7E => X"5A5A5A5A595A5A5A595959595959595959595959595959595959595958585859",
      INIT_7F => X"6363636362626363626262625A625A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized76\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized76\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6C6C6C6C64646464636464646363636363636363636363636363636363636363",
      INIT_01 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_02 => X"6E6E6E6E766E6E6E76767676767676767676767675757676757575756D757575",
      INIT_03 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_04 => X"6767675F676767676767676767676767666766676E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_05 => X"5A62A3A3625A5A5A5A595A5A4E4E565A5656564E5E5656565E5E5E5E5F5F5F5F",
      INIT_06 => X"A4A4A4A4A4A4A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_07 => X"646464646464646464646464646464646464646464646464A4646464A464A4A4",
      INIT_08 => X"5B5B5B5B5C5C5B5B5C5C5C5C6464645C64646464646464646464646464646464",
      INIT_09 => X"52515251A4A4A4A3A3A3A4A463A3A3A3525B5B63535352525B5B5B5B5B5B5B5B",
      INIT_0A => X"ADADADADADADADAD9BA4ACADA4A4A4A351525292525252529BA4A49B52515252",
      INIT_0B => X"B5B5B5B5929292A492929292B6B5ADA4B5B6B6B6ADADB5B5ADADADADADADADAD",
      INIT_0C => X"9BACACAC929292929BAC92929292929292929BA492929292B5B5B5A3B5ADADB5",
      INIT_0D => X"51515151515151515A494949A3A3635BA3A3A3A3519BA4A3A4525151ACACACAC",
      INIT_0E => X"5159595951515151515151515151515151515151515151515151515151515151",
      INIT_0F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_11 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"A4A4A4A4A4A4A4A4A4A4A4A46464A4A4646464A464A4646464A4A4646464A464",
      INIT_14 => X"6262635A6262626363625A6263635A62A4A46463A4A4A4A4A4A4A4A4A46464A4",
      INIT_15 => X"63636363A3A363A36363A3A363636363636363635A5A636362625A5A5A5A6262",
      INIT_16 => X"5858585858585858A4A4A463A4A4A4A4A4A4A4A46363A4A45A63636363635B63",
      INIT_17 => X"5A5A5A5A59595959595959595959595959595959595959595858585958585858",
      INIT_18 => X"6363636362626262626262625A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_19 => X"646C6C6C64646464636363646363636363636363636363636363636363636363",
      INIT_1A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6D6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_1B => X"7676766E7676767676767676767676767676767675757576757575756D6D6D75",
      INIT_1C => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_1D => X"676767676767676767676767666767676E6E6F676E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_1E => X"5A5A5A5A5A5A5A5A595A5A5A564E4E5A565656565E5E5E565E5E5E5E675F5F5E",
      INIT_1F => X"A4A4A4A4A3A4A4A4A363A3A3A3A3A3A36262A3A362A3626262A2A3A25AA26262",
      INIT_20 => X"646464646464646464646464646464646464646464646464A46464A4A4A4A4A4",
      INIT_21 => X"5B5B5B5B5C5B5B5B5C5C5C5C5C5C5C5C64646464646464646464646464646464",
      INIT_22 => X"A49A5151A4A4A4A4A3A3A3A46363A3A3525B5B5B535352525B5B5B5B5B5B5B5B",
      INIT_23 => X"ADADADADADADADADACADADAD5192A3AC52525252925252525252A4A452515252",
      INIT_24 => X"B5B5B5B59292A4B5A3929292B5B5B5ADADADB5B5ADADB5ADADADADADADADADAD",
      INIT_25 => X"929BACAC92929292AC9A9292A3929292929292A492929292B5ADA392B5B5ADB5",
      INIT_26 => X"51515151515151515A494949A3635B5AA3A3A3A352A4A4A3AC9B5151ACACACAC",
      INIT_27 => X"5151595951515151515151515151515151515151515151515151515151515151",
      INIT_28 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_2A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"A464A4A4A4A4A464A464A4A4A4A4A4A4A464A4A4A464A4A464A4646464A464A4",
      INIT_2D => X"A4A3A4A4636363A36363636363636363A4A46463A4A4A4A464A4A4A4A4A4A4A4",
      INIT_2E => X"636363636363636363636363A4A4A463A4A464A4A4A4A4A4A4A4A4A463A4A4A4",
      INIT_2F => X"5858585858585858A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A363A4A4",
      INIT_30 => X"5959595A59595959595959595959595959595959585859595858585858585858",
      INIT_31 => X"6262636362626262626262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_32 => X"646C6C6C64646464636363636363636363636363636363636363636363636363",
      INIT_33 => X"6D6D6D6D6D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_34 => X"767676767676767676767676767676767576767675757575757575756D6D6D6D",
      INIT_35 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E7676766E",
      INIT_36 => X"6767676767676767666767676E6F66676E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_37 => X"625A5A5A5A5A5A5A595A5A5A56564E5A565656565E5E5E5E5E5E5E5E6767665E",
      INIT_38 => X"A4A4A464A3A4A4A4A363A3A35A5A62A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5C5C5C646464646464646464646464646464646464646464A46464A4A46464A4",
      INIT_3A => X"5B5B5B5B5B5B5C5B5C5C5C5C645C5C5C6464645C64646464646464645C646464",
      INIT_3B => X"A4A4A352A4A4A4A4A3A3A3A4636363A3525B5B5B535352525B5B5B535B5B5B5B",
      INIT_3C => X"ADADADADADADADADA4ACADAC5252529252525252A45252525252519B51525252",
      INIT_3D => X"ADADB5B592A3B5ADB5A39292B5B5B5B5ADB5B5B5ADADB5B5ADADADADADADADAD",
      INIT_3E => X"9291A3AC929292929B929292AC929AA49292929292929292AD9B9292B5B5B5B5",
      INIT_3F => X"51515151495151515A494949A3635B5AA3A3A3A3A3A4A4A3A4A49A52ACACACAC",
      INIT_40 => X"5151595951515151515151515151515151515151515151515151515151515151",
      INIT_41 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_43 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"64A4A4A464A4A464A4A4A464A4A464A4A4A464A4A4A46464A464A46464646464",
      INIT_46 => X"635B6363635B635BA4A46363A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A4",
      INIT_47 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A463A4A4A463636363",
      INIT_48 => X"5858585858585858A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_49 => X"5959595959595959595959595959595958585959585858585858585858585858",
      INIT_4A => X"62626262626262625A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_4B => X"64646C6C63636464636363636363636363636363636363636363636363636363",
      INIT_4C => X"6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_4D => X"7676767676767676767676767676767675757576757575756D6D75756D6D6D6D",
      INIT_4E => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E7676766E7676767676767676",
      INIT_4F => X"6767676767676767666766676E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_50 => X"5A5A5A5A5A625A5A5A62625A5656565A5E5E56565E5E5E5E665E5E5E66666666",
      INIT_51 => X"A4A4A4A4A3A3A4A4A35A5A5A5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"64646464646464646464646464646464646464646464646464646464A464A464",
      INIT_53 => X"5B5B5B5B5B5B5B5B5C5C5C5B5C645C5C5C5C5C5C646464645C5C64645C5C6464",
      INIT_54 => X"A4A4A4A4A4A4A4A4A3A3A3A35B5B6363525B5B5B535352525B5B5B5B5B5B5B5B",
      INIT_55 => X"ADADADADADADADAD529BACAD52525252525252529BA452525252525151525252",
      INIT_56 => X"B5B5B5B5A4B5B5B5ADADA492B5B5B5B5B5B5B5B5ADADB5B5ADADADADADADADAD",
      INIT_57 => X"925292AC929292929292929292ACAC9B929292929292929292929292B5B5B5AD",
      INIT_58 => X"51515151495151515A494949635B5B5AA3A3A3A3A4A4A3A3A4A4A4A4ACACACA4",
      INIT_59 => X"5151515951515151515151515151515151515151515151515151515151515151",
      INIT_5A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_5C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"6464646464A46464A4A4A46464A46464A46464646464A4A46464646464646464",
      INIT_5F => X"A4A4A4A463646464A4A46363A4A4A4A4A464A4A4A4A4A4A464A4A4A4A464A4A4",
      INIT_60 => X"A4A4A4A4A4A4A4A4A4A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_61 => X"5858585858585858A363636363636363A463636363636363A4A4A4A3A4A4A4A4",
      INIT_62 => X"5959595959595959595959595859595958585858585858585858585858585858",
      INIT_63 => X"62626262626262625A5A62625A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959",
      INIT_64 => X"64646C6C63636363636363636363636363636363636363636363636362626263",
      INIT_65 => X"6D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_66 => X"7676767676767676767676767676767675757575757575756D6D6D756D6D6D6D",
      INIT_67 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E76767676767676767676767676767676",
      INIT_68 => X"67676766676767676E6E6E666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_69 => X"5A5A62625A625A5A5A5A625A5656555A5E5E5E565E5E5E5E6666665E66666666",
      INIT_6A => X"A4A464A45A62A4A4A35A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"5C5C64646464646464646464646464646464646464646464A4646464A464A464",
      INIT_6C => X"5B5B5B5B5B5B5B5B5C5C5C5C5C5C5C5C5C5C5C5C5C5C645C645C5C5C645C5C64",
      INIT_6D => X"A4A4A4A4A3A4A4A4A3A3A3A35B5B6363525B5B5B535352525B5B5B5B5B5B5B5B",
      INIT_6E => X"ADADADADADADADAD52529BAD5252525252525252529BA45252525252A3525252",
      INIT_6F => X"B5B5B5B5ADADB5B5ADADADADB5B5B5B5ADADADB5ADADADADADADADADADADADAD",
      INIT_70 => X"525251A3929252929292929292929292929292929292929292929292B5ADAD9B",
      INIT_71 => X"51515151495151515A514949635B5B5AA3A3A3A3A4A4A3A3A4A4A4A4ACACACA4",
      INIT_72 => X"5151515951515151515151515151515151515151515151515151515151515151",
      INIT_73 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"64A464A4A46464A4A464A46464A4646464A4A4A464A464646464646464646464",
      INIT_78 => X"A4A4A4A4A4A464A4A464A4A4A464A4A464A4A4A4A4A4A4A464A4646464A464A4",
      INIT_79 => X"63636363A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_7A => X"585858585858585863A3A4A463A3A3A3636363635A5A62635A5A62625A5A625A",
      INIT_7B => X"5959595959595959585959595858585858585858585858585858585858585858",
      INIT_7C => X"62626262626262625A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_7D => X"6363646C63636363636363636363636363636363636363636263636362626262",
      INIT_7E => X"6D6D6D6D6D6D6D6D6C6C6C6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_7F => X"76767676767676767676767675757575757575756D6D75756D6D6D6D6D6D6D6D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized77\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized77\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6E6E6E6E6E6E6E6E6E6E6E6E76766E6E76767676767676767676767676767676",
      INIT_01 => X"666666666E6E66676E6E6E6F6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_02 => X"5A5A5A5A5A5A5A5A5A5A5A5A5E56555A5E5E5E5E5E5E5E5E6666666666666666",
      INIT_03 => X"64A4A4A45A5AA3A4A3625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"646464645C6464646464646464646464646464646464646464A4A464A4A4A4A4",
      INIT_05 => X"5B5B5B5B5B5B5B5B5C5C5B5B5C5C5C5B645C64645C5C5C5C6464645C5C5C6464",
      INIT_06 => X"52A3A4A4A3A3A3526363A3A35B5B5B5B525B5B5B535252525B5B5B535B5B5B5B",
      INIT_07 => X"ACADADADA4ADADAD9292929252525292525252525252A49B52525252A4A35252",
      INIT_08 => X"B5B5ADADADADB5B5B5B5ADB5ADADADADADADADADADADADADADADADADADADADAD",
      INIT_09 => X"5252519A525252529292925292929292929292929292929292929292ADADA392",
      INIT_0A => X"51515151494951515A4949495B5B5A5AA3A3A363A4A3A3A3A4A4A4A4ACA4A4A4",
      INIT_0B => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_0C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_0E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"A4A4A4A464A4A4A4A4A4646464646464646464A4A46464646464646464646464",
      INIT_11 => X"A4A464A4A4A4A4A4A4A4A4646464A4A4A4A4646464A464A46464A4A4A4A4A464",
      INIT_12 => X"5A62625A63625A5AA4A36363A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A4",
      INIT_13 => X"5858585859585858A4A4A4A4A4A4A4A4A4A4A4A46263A3A4626263635A626362",
      INIT_14 => X"5959595959595959585858585858585858585858585858585858585858585858",
      INIT_15 => X"62626262626262625A5A5A5A5A5A5A5A5A5A5A5A5959595A5959595959595959",
      INIT_16 => X"6363636363636363636363636363636363636363636363636262626362626262",
      INIT_17 => X"6D6D6D6D6C6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_18 => X"76767676767676767575767675757575757575756D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_19 => X"6E6E6E6E6E6E6E6E767676767676767676767676767676767676767676767676",
      INIT_1A => X"666666666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_1B => X"5A5A5A5A625A5A5A5A5A5A5A5E5E5D5A5E5E5E5E66665E5E6666666666666666",
      INIT_1C => X"A464A4A45A5A5AA3A35A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1D => X"645C5C5C645C5C646464646464646464646464646464646464646464A4A46464",
      INIT_1E => X"5B5B5B5B5B5B5B5B5C5B5B5B5C5C5C5B645C5C5C5C5C5C6464645C5C5C5C5C5C",
      INIT_1F => X"519BA4A4A3A352515B63A3A35B5B5B5B5252525B525252525B5B53535B5B5B5B",
      INIT_20 => X"ADADADAD929BA4AD92929292525292929252525252529BA452525252A4A45252",
      INIT_21 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_22 => X"52525151525252529292525292929292929292929292929292929292ADAD9292",
      INIT_23 => X"5151515149495151514949495B5B5A5AA3A36363A3A3A3A3A4A4A4A4A4A4A4A4",
      INIT_24 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_25 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_26 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_27 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_28 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"A4A464A4A4A4A4A46464A4A4646464A464646464A4A464A4A46464A464646464",
      INIT_2A => X"A4A464A4A464A4A4A4A46464A4A4A4A4A4A4A4A464A4A4A464A464A464A4A464",
      INIT_2B => X"626262626363636363636363A4A4A463A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_2C => X"585858585A585858A464A4A4A4A4A4A4A464A4A463A4A4A4626262635A5A5A62",
      INIT_2D => X"5959595958585858585858585858585858585858585858585858585858585858",
      INIT_2E => X"626262625A6262625A5A5A5A5A5A5A5A59595A5A595959595959595959595959",
      INIT_2F => X"6363636363636363636363636363636363636363626363636262626262626262",
      INIT_30 => X"6D6D6D6D6C6C6C6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C63636C6C",
      INIT_31 => X"767676767676767675757575757575756D7575756D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_32 => X"6E6E6E6E7676766E767676767676767676767676767676767676767676767676",
      INIT_33 => X"6E6E66666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_34 => X"5A625A5A5A5A5A5A5A5A5A5A5E5E5C5A5E5E5E5E6666665E6666666666666666",
      INIT_35 => X"A3A4A4A45A5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_36 => X"645C646464645C64646464646464646464646464646464646464646464A464A4",
      INIT_37 => X"5B5B5B5B5B5B5B5B5B5B5B5B5C5C5C5C5C5B5B5C5C645C5C5C5C5C5C645C5C5C",
      INIT_38 => X"51A3A4A4A35B49515B5B5BA35B5B5B5B5252525B525252525B5B5B535B5B5B5B",
      INIT_39 => X"A4A4A4A45252529B92525252525252529B525252525252A452525252A4A45A52",
      INIT_3A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADA5ADADADA5A4A5",
      INIT_3B => X"52525151525252525252525292929252929292929292929292929292ADAC9292",
      INIT_3C => X"5151515149495151494849495B5A5A5AA3A3635BA3A3A3A3A4A4A4A4A4A4A4A4",
      INIT_3D => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_3E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_40 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_41 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"6464A46464646464A464A464646464646464A46464646464A464646464646464",
      INIT_43 => X"A4A4A4A464A4A4A4A4A464A4A4A4A4A4A4A464A4646464646464A46464A4A4A4",
      INIT_44 => X"62A2626262626262625A5A62635B5A5AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_45 => X"585858585A58585864646363A4A4A4A4A4A4A4A4A4A464A462A3A3A462626262",
      INIT_46 => X"5858585958585858585858585858585858585858585858585858585858585858",
      INIT_47 => X"626262625A5A62625A5A5A5A5A5A5A5A59595959595959595959595959595959",
      INIT_48 => X"6363636363636363636363636363636363636363626262626262626262626262",
      INIT_49 => X"6C6C6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C63636B6C",
      INIT_4A => X"767676767575757675757575757575756D6D6D756D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_4B => X"7676766E76767676767676767676767676767676767676767676767676767676",
      INIT_4C => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_4D => X"5A5A5A5A625A5A5A5A5A5A5A5E5E5CA3665E5E5E666666666666666666666666",
      INIT_4E => X"5AA4A4A45A5A5A5AA35A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5B5B5C645C646464646464646463645B646464646464645B64A46464A46464A4",
      INIT_50 => X"5B5B5B5B5B5B5B5B5B5B5B5B5C5B5B5B645B5C5C5C5C5C645B5C5C5C5C5B5C5C",
      INIT_51 => X"515BA4A45B5B49515B5B5B5B5B5B5B5B52525252525252525B5B5B535B5B5B5B",
      INIT_52 => X"52525252525252525252525252525252A3525252525252A452525252A4A45252",
      INIT_53 => X"ADADADADADADADADADADADADADADADADADADADAD51499BA45B524949529B529B",
      INIT_54 => X"52525249525252525252525292525252929292929292929292929292AD9B9292",
      INIT_55 => X"5151515149495151494949495B5A5A49A363635BA3A3A3A3A4A4A4A3A4A4A4A4",
      INIT_56 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_57 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_58 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_59 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5A => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5B => X"64646464A46464A4A46464646464646464A46464646464A46464646464646464",
      INIT_5C => X"A464A4A464A464A4A464A4A4A4A464A4A4A4646464A46464A4A4A4A4646464A4",
      INIT_5D => X"626262625A5A5A625A5A625A63626262A4A464A4A4A464A4A4A464A4A4A4A4A4",
      INIT_5E => X"585858586258585863636363A3A3636363636363A4A4A36362A4A4A462626262",
      INIT_5F => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_60 => X"626262625A6262625A5A5A5A5959595A59595959595959595959595958585859",
      INIT_61 => X"6363636363636363636363636363636362626363626262626262626262626262",
      INIT_62 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6C6C63636B6B",
      INIT_63 => X"7576767675757575757575756D6D75756D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_64 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_65 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E76766E6E",
      INIT_66 => X"5A5A5A5A625A6262A35A625A5E5E5C6266665E5E66666666666666666E6E6666",
      INIT_67 => X"5AA3A4A45A5A5A5A62A25AA25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_68 => X"5B5B5C5C64645C5B645B646464646464636464646464646464646464A4A4A464",
      INIT_69 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5C5B5B5B5C5B5B645C5B5C",
      INIT_6A => X"49495BA45B5A49495B5B5B5B5B5B5B5B52525249525252525B5B53535B5B5B5B",
      INIT_6B => X"52525252525252525252525252525252A4495252525249A452525252A4A45252",
      INIT_6C => X"ADADADADADADADADADADADADADADADAD52A4ADAD525252525252525252525252",
      INIT_6D => X"52515151525252525252525252525252929292529292929292929292AD929292",
      INIT_6E => X"5151515149494951494849495B5A5A4963635B5BA3A3A3A3A4A4A3A3A4A4A4A4",
      INIT_6F => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_70 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_71 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_72 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_73 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_74 => X"6464646464646464646464646464A46464A46464646464A46464646464646464",
      INIT_75 => X"64A4A4A46464A464A4A464A4A4A464A4A4A464646464A464A464646464A464A4",
      INIT_76 => X"625A5A5A636262626363636363636363A4A4A4A4A4A4A464A4A4A4A4A4A4A4A4",
      INIT_77 => X"5858585863585858A4A4A4A4A4A4A4A4A3A3A4A4636363636363A3635A5A6262",
      INIT_78 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_79 => X"626262625A5A626259595A5A5959595959595959595959595858595958585858",
      INIT_7A => X"6363636363636363636363636363636362626262626262626262626262626262",
      INIT_7B => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6363636B",
      INIT_7C => X"7575757675757575757575756D6D6D756D6D6D6D6D6D6D6D6D6D6D6D6C6C6D6D",
      INIT_7D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7E => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E766E6E6E76767676",
      INIT_7F => X"5A62625A5A5A625AA25A5A625E5E5C5A6666665E66666666666666666E6E6E66",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized78\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized78\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5AA3645A5A5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A",
      INIT_01 => X"5B5B5B5B5B5B5B5B645B645B635B645B5B6464636464646464646464A4A46464",
      INIT_02 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5B5B5C5B5C5B5B5B5B5B5B5B5C",
      INIT_03 => X"4949525B5B5249495B5B5B5B5B5B5B5B52525249525252525B5353525B5B5B5B",
      INIT_04 => X"52525252525252525252525252525252A4515152494952A4494949495B5B4949",
      INIT_05 => X"ADADADADADADADADADADADADADADADAD525292A4525252525252525252525252",
      INIT_06 => X"52515152525252525252525252525252929292929292929292929292AD919292",
      INIT_07 => X"5151515149495151484848495A5A4949635B5B5BA3A3A363A4A4A4A3A4A4A4A4",
      INIT_08 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_09 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_0A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_0B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0C => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0D => X"A4646464A46464646464A4646464646464646464646464646464646464646464",
      INIT_0E => X"64A464A4A4646464A4646464A4A464A46464A46464A4A464646464A464646464",
      INIT_0F => X"625A6262626262626362625A64636363A4A464A4A4A4A4A4A4A4A4A4A464A4A4",
      INIT_10 => X"5858585863585858A4A4A4A4A4A4A4A4A46464A4A4A4A4A4A3A4A4A462626263",
      INIT_11 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_12 => X"6262626259595A62595959595959595959595959585959595858585858585858",
      INIT_13 => X"6363636363636363636363636262636362626262626262626262626262626262",
      INIT_14 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6C6C636B6B6B63636363",
      INIT_15 => X"7575757575757575757575756D6D6D6D6D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C",
      INIT_16 => X"7676767676767676767676767676767676767676767676767676767675757676",
      INIT_17 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E766E6E6E7676767676767676",
      INIT_18 => X"5A62625A5A625A5A625A5A5A5E5D64A366666666666666666E6666666E6E6E6E",
      INIT_19 => X"5A5AA3A45A5A5A5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5B5B5B645B5B5B5B63635B5B5B635B5B636364636464646464646464A4646464",
      INIT_1B => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_1C => X"494949495B5B49495B5B5B5B525B5B5B52525249525252525B5B52525B5B5B5B",
      INIT_1D => X"52525252525252525252525252525252A45B525249495BA44949494949494949",
      INIT_1E => X"ADADADADADADADADADADADADA4ADADAD52525252525252525252525252525252",
      INIT_1F => X"5151515A525252515252525252525252525252529292925252929292A4525252",
      INIT_20 => X"5151515149494951484848495A5149495B5B5B5BA35B5B5BA4A4A4A3A4A4A4A4",
      INIT_21 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_22 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_23 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_24 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_25 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_26 => X"A4A46464A46464A464A464646464646464646464646464646464646463646464",
      INIT_27 => X"A4A464A4A464A4A464646464646464A464A4A4A4A464A4646464646464646464",
      INIT_28 => X"625A5A626363635AA4A4A4A3A4A46363A4636464A4A46464A4A4A4A4A4646464",
      INIT_29 => X"58585858A4585858A4A4A4A46464A4A4A4A4A464A464A4A4A4A464A462626263",
      INIT_2A => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_2B => X"6262626259595959595959595959595958595959585858585858585858585858",
      INIT_2C => X"6363636363636363636363636262626262626262626262626262626262626262",
      INIT_2D => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B636B6B6B63636363",
      INIT_2E => X"75757575757575756D6D75756D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C6C6C6C6C",
      INIT_2F => X"7676767676767676767676767676767676767676767676767676767675757575",
      INIT_30 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E766E6E6E767676767676767676767676",
      INIT_31 => X"5A5A625A62625A626262625A665D636266666666666666666E6E66666E6E6E6E",
      INIT_32 => X"5A5A63A45A5A5A5A5A5AA25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5B5B5B5B5B5B5B5B5B5B5B5B635B5B5B636363636363646463646464A4A4A464",
      INIT_34 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_35 => X"494949495B5B49495B5B5B5B495B5B5B5252525152525252525252525B5B5B5B",
      INIT_36 => X"525252525252525252525252A4525152A4A4A4A449495BA44949494949494949",
      INIT_37 => X"A4A4ACADADADADACADADADAD52A4ADAD52525252525252525252525252525252",
      INIT_38 => X"515151A452525151525252A352525252525252525252525252525252A4525252",
      INIT_39 => X"515151514949494948484849514949484949525A52494949A4A4A35BA4A4A4A4",
      INIT_3A => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_3B => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_3C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_3D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3E => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"6464646464646464646464A4646464646464646464A46464646364A463646464",
      INIT_40 => X"64A4A4A464A4A4A464646464646464646464A4A4646464646464646464646464",
      INIT_41 => X"A4A3A3A36363A4A4A4A463A3A4A464A4A4A4A4A4A4A4A4A4A4A4A4A4A4646464",
      INIT_42 => X"58585858A3585858A3A4A3A3A3A3A3A46363A3A4A4A3A3A363A3A3A363A3A3A3",
      INIT_43 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_44 => X"5961616259595959595959595959595958585858585858585858585858585858",
      INIT_45 => X"6363636363636363626263636262626262626262626262626262626262626262",
      INIT_46 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6C6C6B6B6B6B63636B6B63636363",
      INIT_47 => X"75757575757575756D6D6D756D6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_48 => X"7676767676767676767676767676767676767676767676767575767675757575",
      INIT_49 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E7676766E767676767676767676767676",
      INIT_4A => X"62A26262625A5A6262625A62665D625A66666666666666666E6E6E6E6E6E6E6E",
      INIT_4B => X"5A5AA3635A5A5A5A5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A",
      INIT_4C => X"5B5B5B5B5B5B5B5B5B5B5B5B5B63635B5B63636363635B636363636363636464",
      INIT_4D => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_4E => X"494949495B5B52495B5B5B5B495B5B5B5252525252525252525252525B5B5B5B",
      INIT_4F => X"525252525252525252525252A45B4951A4A4A4A4494952A44949494949494949",
      INIT_50 => X"A4A4A4ACA4A4A4A4A5A4A4A45251A4A452525252525252525252525252525252",
      INIT_51 => X"515152A4A3495151525252A4525252525252525252A4A45152525252A4525252",
      INIT_52 => X"515151514949494948484849494949484949494949494949A4635B49A4A4A4A4",
      INIT_53 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_54 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_55 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_56 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_57 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"6464646464636464646364646463646464646464646464646463646464646464",
      INIT_59 => X"64A464A46464A4646464646464646464A46464646464A4646464646464646464",
      INIT_5A => X"625A6262625A5A62636363636363636363A36363A4A4A36364A3A4A464A4A464",
      INIT_5B => X"5858585862595858626262626262626262636262626262626262625A5A625A62",
      INIT_5C => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_5D => X"5959596159595959595959595858585958585858585858585858585858585858",
      INIT_5E => X"6363636362636363626262626262626262626262626262626262626261616262",
      INIT_5F => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6363636B63636363",
      INIT_60 => X"757575756D6D75756D6D6D6D6D6D6D6D6C6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_61 => X"7676767676767676767676767676767676767676757676767575757575757575",
      INIT_62 => X"6E6E6E6E6E6E6E6E6E6E6E6E7676767676767676767676767676767676767676",
      INIT_63 => X"62625A5A62625A5A62A2626265656262666666666E6666666E6E6E6E6E6E6E6E",
      INIT_64 => X"5A5AA3A4A3A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_65 => X"5B5B5B5B5B5B5B5B5B5B5B5B635B5B5B635B635B6363636364636363A4636464",
      INIT_66 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_67 => X"494949495B5B52495B5B5B5B49525B5B52525252525252525B5252525B5B5B5B",
      INIT_68 => X"525252524949525249525252A4A45B4964A4A4A44949495B4949494949494949",
      INIT_69 => X"A4A4A4A4A4A4A4A4A4A4A4A4525252A452525252525252525252525252525252",
      INIT_6A => X"5152A3A4A4A3524952525AA45252525252525252A4A4A4495251529BA4495252",
      INIT_6B => X"515151514949494948484849494949484949494949494949635B4949A4A4A464",
      INIT_6C => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_6D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_6E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_70 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"6363646464646364636363646464646463646464646364646363636364646364",
      INIT_72 => X"63A463A3A464A4A464A4A4A4636363A46463636364646464646464646464A464",
      INIT_73 => X"6262626263636263636362636363636362626363626262626363626263636363",
      INIT_74 => X"58585858625A5858626262626262626262626362636362626262636262626262",
      INIT_75 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_76 => X"5959596159595959585858595858585858585858585858585858585858585858",
      INIT_77 => X"6363636362626263626262626262626262626262626262626162626261616161",
      INIT_78 => X"6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6C6B6B6B6B6B6B6B6B6363636363636363",
      INIT_79 => X"757575756D6D6D756D6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_7A => X"7676767676767676767676767676767676767676757575757575757575757575",
      INIT_7B => X"6E6E6E6E6E6E6E6E76766E6E7676767676767676767676767676767676767676",
      INIT_7C => X"5A62625A62625A5A6262625A65656262666666666E6E66666E6E6E6E6E6E6E6E",
      INIT_7D => X"625AA3A35A62A3A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A",
      INIT_7E => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B636363636463636363646363",
      INIT_7F => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized79\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized79\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"494949495B5B5B525B5B5B5B525253535252525252525252525252525B5B5B5B",
      INIT_01 => X"525252525B5B524952494949A4A4A45B64646464494949524949494949494949",
      INIT_02 => X"A4A4A4A4A4A4A4A49BA4A4A45252525252515152525252525152525252525252",
      INIT_03 => X"5A5BA4A4A4A4A45B51519BA45252515152525252A4A4A4529BA4A4A4A49B5B5B",
      INIT_04 => X"5151515149494949484848484949494849494949494949495A494949A4A46363",
      INIT_05 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_06 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_07 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_08 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_09 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"6363636464646464636463636464646463646463636364636363636363636363",
      INIT_0B => X"6363635A6363636363646363636463636464636364646464646464646464A464",
      INIT_0C => X"6363635A63636362625A6263626262626362626263636363626363635A626263",
      INIT_0D => X"585858586362585863636363636363636363636363636363626263635A626262",
      INIT_0E => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_0F => X"5959596158585959585858585858585858585858585858585858585858585858",
      INIT_10 => X"6263636362626262626262626262626262626262626262626161616161616161",
      INIT_11 => X"6C6C6C6C6C6C6C6C6B6C6C6C6B6B6B6B6B6B6B6B636B6B6B6363636363636363",
      INIT_12 => X"6D7575756D6D6D6D6D6D6D6D6C6C6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_13 => X"7676767676767676767676767676767675757676757575757575757575757575",
      INIT_14 => X"6E6E6E6E6E6E6E6E767676767676767676767676767676767676767676767676",
      INIT_15 => X"5A625A626262A26262A262A265646262666666666E6E6E666E6E6E6E6E6E6E6E",
      INIT_16 => X"A35AA3635A5A5A5A5A5A5A5A625A5A5A5A5A5A625A5A5A5A5A5A5A5A6262625A",
      INIT_17 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B636363635B63636363A3636363",
      INIT_18 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_19 => X"494949495B5B5B5B53535B5B525252525252525252525252525252525B5B5252",
      INIT_1A => X"52525252A4A4A45BA464645C646464645B646464494949494949494949494949",
      INIT_1B => X"A4A4A4A4A4A4A4A452525B9B525252525B9C9B52525252529C52525152525BA4",
      INIT_1C => X"A4A4A4A4A4A4A4A45151A4A45252515152525252A4A4A452A4A4A4A4A4A4A4A4",
      INIT_1D => X"5151515149494949484848494949484849494949494949494949494964636352",
      INIT_1E => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_1F => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_20 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"6363646364646364636363646363646363636363636363636363636363636363",
      INIT_24 => X"6363635A636363636363636364636363636363A4636363646363636364646464",
      INIT_25 => X"A36363A3A3A3A3A3A363A3A3636363636363636362636363636262625A5A5A5A",
      INIT_26 => X"58585858A4635858A4A4A4A4A4A4A4A4A3A3A4A4A463A3A363A3A4636363625A",
      INIT_27 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_28 => X"5859595958585858585858585858585858585858585858585858585858585858",
      INIT_29 => X"6262626262626262626262626262626262626262616161626161616161616161",
      INIT_2A => X"6C6C6C6C6C6C6C6C6B6B6B6C6B6B6B6B6B6B6B6B636B6B6B6363636363636363",
      INIT_2B => X"6D6D75756D6D6D6D6C6C6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_2C => X"7676767676767676767676767576767675757575757575757575757575757575",
      INIT_2D => X"6E6E6E6E76766E6E767676767676767676767676767676767676767676767676",
      INIT_2E => X"5A625A5A6262A2626262625A65636262666666656E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_2F => X"5AA35A5A5A5A5A5A5A5A5A5AA35A5A5AA3A3A3A35A5A5A5A5A625A5A5A5A5A5A",
      INIT_30 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63635B5B635B5B63A3636363",
      INIT_31 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_32 => X"52494949535B5B5B52535353525152525252525252525252525252525B5B5252",
      INIT_33 => X"5B525252A4A4A4A4646464A45C6464645B5C5C5C494949494949494949494949",
      INIT_34 => X"A4A4A4A4A4A4A4A45252525BA4525252A4A4A4A45B5B9CA4A4A4A49C525BA4A4",
      INIT_35 => X"A4646464A4A4A4A4515BA4A45151515151525151A4A4A49BA4A4A4A4A4A4A4A4",
      INIT_36 => X"495151514949494948484848494948484949494949494949525B5A4963635249",
      INIT_37 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_38 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3C => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_3D => X"636363A3636363636363636363636363A3636363636363636363646363636463",
      INIT_3E => X"63A3A36363636363A3A363A4A4A4A4A4A4A3A4A4A3A4A4A4A363A3A46363A3A3",
      INIT_3F => X"5858585863A35858A3A363A3A3A3A46363A3A3A3A3A3A3A4A3A3A463A363A3A3",
      INIT_40 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_41 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_42 => X"6262626262626262626262626262626261616262616161616161616159616161",
      INIT_43 => X"6C6C6C6C6B6B6C6C6B6B6B6B6B6B6B6B6B6B6B6B63636B6B6363636362626363",
      INIT_44 => X"6D6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_45 => X"767676767676767676767676757575767575757575757575757575756D757575",
      INIT_46 => X"6E6E6E6E76767676767676767676767676767676767676767676767676767676",
      INIT_47 => X"62625A6262A2A25A626262626563625A6E6666656E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_48 => X"A3A3A3625A5A5A5A5A5A5A5A5AA35A59A35A595A5A5A5A5A62625A5A5A625A62",
      INIT_49 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B635B635BA3636363",
      INIT_4A => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_4B => X"5B5349495353535B52525353525252525252525252525252525252525B5A5B52",
      INIT_4C => X"A4A4A4A4646464A4646464645C5C5C5C5B5B5B5C494949494949494949494952",
      INIT_4D => X"A4A4A4A4A4A4A4A45BA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_4E => X"64646363A4A4646452A4A4A45151515152515151A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_4F => X"4951515149494949484848484948484849494952494949515B5B5B5B635B525B",
      INIT_50 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_51 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_52 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_53 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"6363636363636363636363636363A46363636363636363636363636363636363",
      INIT_56 => X"A3A4A4A3636363A363636363A36363636363636363A463636363636363636363",
      INIT_57 => X"A3A3A363A3A363A3A3A4A3A3A3A3A3A4A4A3A3A3A4A4A3A3A3A4A3A4A4A3A3A3",
      INIT_58 => X"58585858A3A3595863A36363A3A3A3A3A3A3A3A3A363A3A3A3A363A36363A363",
      INIT_59 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_5A => X"5860585858585858585858585858585858585858585858585858585858585858",
      INIT_5B => X"6262626262626262626262626262626261616161616161616161616158606060",
      INIT_5C => X"6B6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B63636B636363636362626262",
      INIT_5D => X"6D6D6D6D6C6C6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_5E => X"767676767676767675757676757575757575757575757575757575756D6D6D75",
      INIT_5F => X"76766E6E76767676767676767676767676767676767676767676767676767676",
      INIT_60 => X"A2625A5AA2A2A262A2626262656262626E6E65656E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_61 => X"A35A5A625A5A5AA35A5A5A5A5959A35A5A5A5A5A5A5A5AA35A5A5A625A5A5A62",
      INIT_62 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B635B5B5B5B63636363A3636363",
      INIT_63 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_64 => X"535353525253535352525252525152525252525252525252525252525B5B5A52",
      INIT_65 => X"64646464646464645C5C5C645B5C5C5C5B5B5B5B494949495B5249495252525B",
      INIT_66 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A464A4A4A4",
      INIT_67 => X"636363636464646463A464645151515252515151A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_68 => X"49515151494949494848484851484848494949525B5A5B525B5B5B5B5B5B5B5B",
      INIT_69 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_6A => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_6B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6E => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_6F => X"63A3A4A3636363A36363636363A36363636363636363A3636363636363636363",
      INIT_70 => X"A3A363A3A3A3A3A363A3A3A363A3A3A3A3A3A3A3A3636363A3A3636363A3A3A3",
      INIT_71 => X"5858585863636358A3636363A36363A363A3A3A3A3A3A3A36363A3A3A3A3A3A3",
      INIT_72 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_73 => X"6058606058585860585860585858585858585858585858585858585858585858",
      INIT_74 => X"6262626262626262626262626161616261616161616161616060606160606060",
      INIT_75 => X"6B6B6B6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B636363636262636362626262",
      INIT_76 => X"6C6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_77 => X"7676767676767676757575757575757575757575757575756D7575756D6D6D6D",
      INIT_78 => X"7676766E76767676767676767676767676767676767676767676767676767676",
      INIT_79 => X"A2A25A6262626262A2626262656262626E6D65656E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_7A => X"5A5A5A635AA3A3A35A5A5AA35A5A5AA35A5A5A5A595A62A2625A625A62625A62",
      INIT_7B => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5BA3636363",
      INIT_7C => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_7D => X"535353535252525352525252525149525252525252525252525252525B5A5A52",
      INIT_7E => X"646464645C5C5C5C5C5C5C5C5B5B5B5C5B5B5B5B494952535B5B5352535B5B5B",
      INIT_7F => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A46464A46464646464",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5A5A5A5A626262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"5A6262625A5A625A5A6262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62",
      INIT_03 => X"62626262626262626262626262626262626262626262626262625A5A62625A62",
      INIT_04 => X"6262A2A262A2A2A25AA2A2A26262626262626262625A62626262626262625A5A",
      INIT_05 => X"626262A2A26262A2A2A26262A2A2A26262625A62626262626262626262626262",
      INIT_06 => X"A2A2A262A2A262A2A2A2A2A2A262A2A262626262A26262A2A262A26262A26262",
      INIT_07 => X"62A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_08 => X"A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A262A2A2A2A2A2",
      INIT_09 => X"A2A262A262A2A2A2A26262A2A262A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2",
      INIT_0A => X"626262625A5A626262626262626262A25A62626262A25A6262626262A2A2A2A2",
      INIT_0B => X"626262626262625A626262626262626262625A626262626262626262625A6262",
      INIT_0C => X"5A5A5A5A625A5A5A5A625A62625A625A62625A5A62625A5A5A62626262626262",
      INIT_0D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_0E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_10 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_12 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959",
      INIT_13 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_15 => X"ABABABABABABABABABABABABA2ABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_17 => X"A4A4A4A3A4A4A4A4A4A3A4A46363A3A45A5A5B635A5A5A5A635A5A5A5A5A5A5A",
      INIT_18 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A45A5AA4A4A4A45B5A63A3",
      INIT_19 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5A5A5A5A5A5A5A5A625A5A5A62626262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"625A625A625A6262625A5A625A5A5A625A5A5A5A5A5A5A6262625A5A625A5A5A",
      INIT_1C => X"626262A26262625A62626262A2626262626262625A5A626262625A62625A5A62",
      INIT_1D => X"A262A26262A26262A2626262A262A262A26262626262A2626262626262626262",
      INIT_1E => X"A2A2A262626262A2A26262A2A262A2A262A2A2A26262625A62626262A2A26262",
      INIT_1F => X"A2A262A2A2A262A2A2A26262A2A2A2A2A2A2A2A2A2A26262626262A26262625A",
      INIT_20 => X"A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2A2",
      INIT_21 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_22 => X"6262A2A2A2A262A2A262A26262A2A262A2A2A2A262A262A2A2A2A2A2A2A2A2A2",
      INIT_23 => X"62626262626262A2A262A2A2625AA25A5A6262A2626262A2A2A262626262A262",
      INIT_24 => X"6262626262625A6262625A62A2A2626262626262626262A2626262626262A2A2",
      INIT_25 => X"5A5A625AA262625A5A5A5A5A6262625A6262625A5A5A625AA25A6262625A5A5A",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_2C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_2D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2E => X"ABABABABABABABABABABABABAAABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_30 => X"A4A4A4A4A4A4A4A4A4A3A4A4636363A45A5A63635A5A5A5A5B5A5A5A5A5A5A5B",
      INIT_31 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A35A5AA3A4A4A4635B6363",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_33 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A625A625A62625A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A625A5A5A5A5A5A625A5A62625A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A5A62",
      INIT_35 => X"626262626262626262625A5A62625A5A6262626262625A625A62626262626262",
      INIT_36 => X"62A262A2626262A262626262626262626262A2626262626262625A5A62626262",
      INIT_37 => X"A2A2A262A262A2A2A2A2626262A262A262626262626262A2A262626262A2A262",
      INIT_38 => X"A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A26262A26262A2A262A26262",
      INIT_39 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2626262A2A2A262A2A2A2A2A2A2A2A2A262",
      INIT_3A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3B => X"A2A2A2A2A2626262A26262A2A262A2A262626262A2A2A2A2A2A262A2A2A2A2A2",
      INIT_3C => X"626262A2626262A26262A2A262A26262626262A2A2A2626262626262A2A2A262",
      INIT_3D => X"5A62626262A2625A62625A62626262625A5A626262626262A2626262A2626262",
      INIT_3E => X"625A5A5A5A625A5A6262A2625A62626262625A5A5A626262A2A26262625A6262",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_42 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_45 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_46 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_47 => X"ABABABABABABABABABABABABAAABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_49 => X"A4A4A4A4A4A4A4A4A4A3A4A4636363A45B5B63635A5B5A5A5A5A5A5A5A5A5A63",
      INIT_4A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4635A5AA3A4A4A4635A6363",
      INIT_4B => X"5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4C => X"5A5A5A5A62625A625A62625A5A625A625A5A5A5A5A5A625A5A5A625A5A5A5A5A",
      INIT_4D => X"625A6262625A5A5A6262625A5A625A5A625A62625A5A5A5A5A625A5A5A5A5A5A",
      INIT_4E => X"6262626262A262626262A25A626262626262625A5AA26262626262A262625A62",
      INIT_4F => X"62A2A2A2626262A2626262626262626262A262626262626262625A6262626262",
      INIT_50 => X"62A26262A262A2A26262A262626262A2A26262626262A262A26262626262A262",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A262A2A262A2A2A2A2A26262A2A2A262626262A26262",
      INIT_52 => X"62A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2",
      INIT_53 => X"A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_54 => X"A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_55 => X"6262A26262626262A262A2A2A2A26262626262626262626262626262A262A262",
      INIT_56 => X"626262625A625A5A62625A626262626262625A62625A5A626262626262A26262",
      INIT_57 => X"5A5A5A5A625A5A5A5A5A5A5A5A625A5A62A262A2626262625A62625A62A26262",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5C => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_5E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A5A",
      INIT_5F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_60 => X"ABABABABABABABABABABABABAAABABABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_62 => X"A4A4A4A4A4A3A4A4A4A4A4A4636363A4635B63635A5A5A5A5A5A5A5A5A5A5A5B",
      INIT_63 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA45A5A5AA3A4A4A45B5A63A3",
      INIT_64 => X"5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_65 => X"5A5A5A5A5A625A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A",
      INIT_66 => X"5A5A5A626262626262625A62625A625A5A5A5A5A5A5A5A5A5A5A5A625A625A5A",
      INIT_67 => X"62626262626262625AA2626262626262625A6262626262625A626262625A5A62",
      INIT_68 => X"626262A262A26262A26262A2626262626262A262626262A2626262625A626262",
      INIT_69 => X"A2A2A262626262A26262A2A262626262A2626262626262A2A2A262626262A262",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A26262A2A262A2A2A2A2",
      INIT_6B => X"A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6D => X"A26262A262A2A262A2A2A2A2626262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_6E => X"62A2A2A2A2A2626262A2A2626262A2A262A262626262626262A26262A262A2A2",
      INIT_6F => X"6262A2A262625A62A262626262A262626262626262625A5A5A5A626262626262",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A6262A26262A2A2A262",
      INIT_71 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_74 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_75 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_77 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A626262",
      INIT_78 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_79 => X"ABABABABABABABABABABABABAAABABABA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_7B => X"A4A4A4A4A4A3A4A4A4A4A4A4636363A4636363635B5A5A5B5A5A5A5A5A5A5A5B",
      INIT_7C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA45A5A5AA3A4A4A4635B63A3",
      INIT_7D => X"5A5A5A5A625A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7E => X"5A5A5A5A5A5A625A5A5A5A5A625A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"625A5A625A5A62625A625A625A5A5A625A5A5A5A5A5A5A625A5A5A5A62625A62",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized80\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized80\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5B5B5B5B64646363646464644949525B5B494949A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_01 => X"49515151494949494848484804984848525252525B5B5B5A5B5B5B5B5B5B5B5B",
      INIT_02 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_03 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_06 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_07 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_08 => X"A3A3A3A36363A363636363A36363636363636363636363636363A36363636363",
      INIT_09 => X"6363636363A3636363A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3A3A3",
      INIT_0A => X"585858586363A35863A36363A3A3A3A3A3A3A3A363A3A3A3A3A3A363A363A3A3",
      INIT_0B => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_0C => X"6060606060586060585860605860605858586060585858586060585858606060",
      INIT_0D => X"6262626262626262616162626161616161616161606061616060606060606060",
      INIT_0E => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B626363636262626262626262",
      INIT_0F => X"6C6C6C6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6C6C",
      INIT_10 => X"7676767675757576757575757575757575757575757575756D6D6D756D6D6D6D",
      INIT_11 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_12 => X"A262A262625A62625A5A595A655A5A5A6E6D6D656E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_13 => X"5A5A5A63A3A3A35AA3A3A2625A5A5AA25A595A5A5A5AA25A625A5A5A625AA25A",
      INIT_14 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63636363",
      INIT_15 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_16 => X"525353535252535252525252525149495252525252525252525252525B5A5252",
      INIT_17 => X"5C5C64645C5C5C5C5B5B5B5C5B5B5B5B5B5B5B5B5B5B5B5B535B5B5B53535353",
      INIT_18 => X"A4A4A4A4A4A4A4A4A4A4A4A4646464A464646464646464646464646464646464",
      INIT_19 => X"5B5B5B5B5B5B5B5B6463636349525B646452494964646464A4A4A4A4A4A4A4A4",
      INIT_1A => X"495151514949494948484848008848485A5252515B5B5A5A5B5B5B5B5B5B5B5B",
      INIT_1B => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_1C => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_1D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_1E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1F => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_21 => X"A3A3A3A3A3A3A3A3636363A36363636363A363636363A3636363636363636363",
      INIT_22 => X"63636363636363A3A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3A3A36363",
      INIT_23 => X"58585858A363A35863A3A36363A3A363A3A3A3A363A3A3A3A3A3A3636363A3A3",
      INIT_24 => X"5858586058585858585858585858585858585858585858585858585858585858",
      INIT_25 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_26 => X"6262626261626262616161616161616160616161606060606060606060606060",
      INIT_27 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B636B636B626262636262626262626262",
      INIT_28 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6C6C6C6B6B6B6B",
      INIT_29 => X"7576767675757575757575757575757575757575757575756D6D6D6D6C6C6D6D",
      INIT_2A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2B => X"6262A25A5A5A5A5A5A595A5A635A5A5A6D6D6D656E6E6E6E6E6E6E6E766E6E6E",
      INIT_2C => X"5A5AA3A3A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625AA35A625A5A6262A25A5A",
      INIT_2D => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63635B5B",
      INIT_2E => X"52525252525B52525B5B53525B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_2F => X"5252535352525252095252520004999905249949525252525252525252525252",
      INIT_30 => X"5C5C5C5C5B5B5B5C5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5353535353535353",
      INIT_31 => X"6464646464646464646464646464646464646464646464645C6464645C5C5C5C",
      INIT_32 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B646463645B5252646464646464646464646464",
      INIT_33 => X"49515151494949494848484800884848052525285B5A5A5A5B5B5B5B5B5B5B5B",
      INIT_34 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_35 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2599AA2A25959595959595959",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_39 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_3A => X"63A36363A3636363636363A36363636363636363636363636363636363636363",
      INIT_3B => X"A3A36363A3A363A3A3A363A3A3A3A363A3A3A3A3A3A3A3A3636363A363636363",
      INIT_3C => X"58585858A3A3A359A363A36363A363A3A36363A36363636363A3A36363636363",
      INIT_3D => X"6060606058606060585858585858585858585858585858585858585858585858",
      INIT_3E => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_3F => X"6262626261616162616161616061616160606060606060606060606060606060",
      INIT_40 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B62626B6B626262626262626262626262",
      INIT_41 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6C6C6C6B6B6B6B6B6B6B6B",
      INIT_42 => X"75757575757575757575757575757575757575756D6D75756D6D6D6D6C6C6C6C",
      INIT_43 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_44 => X"5A5A5A5A5A595A625A5A5A5A625A5A596D6D6D6D6E6E6E6E6E6E6E6E766E6E6E",
      INIT_45 => X"A3A3A363A3A3A3A35A5A5A5A5A5A5A5A5A5A5A5A625AA3595A5A5A5A5A5A62A2",
      INIT_46 => X"0000AAAA012A121212121212121212121212121200AA12120121212AA3631212",
      INIT_47 => X"000A12AA001212AA0000AAAA0000AAAA000AAA120000AAAA00012AAA0000AAAA",
      INIT_48 => X"52525252525252520099525200009999000099990000A9A90000AAAA001212AA",
      INIT_49 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B535353535353535352525353",
      INIT_4A => X"646464646464646464646464646464645C5C645C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_4B => X"5B5B5B5B5B5B5B5B5B5B5B5B5C5B5B5B5C5C5B5B645C5C5C6464646464646464",
      INIT_4C => X"49515151494949494848484900884848005252885A5A52525B5B5B5B5B5B5B5B",
      INIT_4D => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_4E => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_51 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_52 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_53 => X"6363A3A36363636363636363636363636363636363A363636363636363636363",
      INIT_54 => X"A3A363A36363636363A36363A3A363A3A363A3A3A3A3A3A3A3A3A3A3A3A363A3",
      INIT_55 => X"5858585863A3A35A63A3A3A3A36363A3636363A36363A363636363A3A363A363",
      INIT_56 => X"6060606060606060585860605858585858585858585858585858585858585858",
      INIT_57 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_58 => X"6161626261616161616161616060606060606060606060606060606060606060",
      INIT_59 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B62626A6A626262626262626262626262",
      INIT_5A => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6C6B6B6B6B6B6B6B6B",
      INIT_5B => X"75757575757575757575757575757575757575756D6D6D6D6C6C6C6D6C6C6C6C",
      INIT_5C => X"7676767676767676767676767676767676767676767676767676767675757575",
      INIT_5D => X"5A5A5A5A5AA25A5A5A5A5A5A625A5A626D6D6D6D6E6E6E6D6E6E6E6E7676766E",
      INIT_5E => X"A36363A3A3A363A35A5A5A5A5A5A5A5A595A5A5AA3A3AC5AA3A3ABA35A5A5A5A",
      INIT_5F => X"1212121212121212121212120A121212121212120A1212120121212A63631212",
      INIT_60 => X"0000AAAA000AAA1200A1212A0000AAAA000AA12A0000AAAA0000AAAA000A12AA",
      INIT_61 => X"525252520949494A0000999900009999000099990000AAA90000AAAA001212AA",
      INIT_62 => X"5B5B5B5B5B5B5B5B5B5B5B5B535B5B5B53535353535353535252525352525252",
      INIT_63 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5C5C5C5C5C5C5B5B5B5B5B",
      INIT_64 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5B5B5B5C5C5C5C5C5C5C5C",
      INIT_65 => X"4951515149494949484848480088484800525188525252525B5B5A5A5B5B5B5B",
      INIT_66 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_67 => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_6C => X"636363A363A3A363636363A36363636363636363636363636363636363636363",
      INIT_6D => X"A363A3A3A3636363636363A3636363A3A3A363A3A3A363A3A3A3A3A3A3A3A3A3",
      INIT_6E => X"5858585863A3A3636363A363A3A3A363A3A363A363A3A3A3A363636363A36363",
      INIT_6F => X"6060606060606060586060605858585858585858585858585858585858585858",
      INIT_70 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_71 => X"6161616161616161606060616060606060606060606060606060606060606060",
      INIT_72 => X"6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6B62626A6A626262626262626261626262",
      INIT_73 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6C6C6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_74 => X"757575757575757575757575757575756D6D75756C6D6D6D6C6C6C6C6C6C6C6C",
      INIT_75 => X"7676767676767676767676767676767676767676767676767575767675757575",
      INIT_76 => X"5A5A62625AA2625A62625A5A625A5A626D6D6D6D6E6E6D6D6E6E6E6E76767676",
      INIT_77 => X"A3636363A3A3A3635A5A5AA35A5A5A5A5A595A5A5A5AA35AA3625A5AA2A3A3A3",
      INIT_78 => X"12121212121212121212121201212A12121212120A1212120121212A63631212",
      INIT_79 => X"00012AAA0000AAAA0000AAAA00012AAA0000AAAA0000AAAA0012A12A12121212",
      INIT_7A => X"000099990009499900009999000099990000A9990000AAAA0000AAAA0000AAAA",
      INIT_7B => X"5B5B5B5B5B5B5B5B53535B5B5353535353535353525252534A4A52524949494A",
      INIT_7C => X"5B5C5B5B5B5B5B5B5B5B5B5B5C5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_7D => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_7E => X"495151514949494948484848000888480005288852525252525252525B5B5B53",
      INIT_7F => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized81\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized81\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_01 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_02 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_03 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_04 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_05 => X"636363A363636363636363A36363636363636363636363636363636363636363",
      INIT_06 => X"A3A3636363636363A363A3A3A3A36363A3A3A3A3A3A3636363A3A363A3A363A3",
      INIT_07 => X"595858586363A3A3A3A36363A3A3A3A3636363A363636363A3A36363636363A3",
      INIT_08 => X"6060606060606060606060605858606058585858585858585858585858585858",
      INIT_09 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_0A => X"6161616160606161606060606060606060606060606060606060606060606060",
      INIT_0B => X"6B6B6B6B6B6B6B6B6A6A6B6B626A6A6A62626262626262626262626261616161",
      INIT_0C => X"6C6C6C6C6C6C6C6C6C6C6C6C6B6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_0D => X"757575757575757575757575757575756D6D6D6D6C6C6C6D6C6C6C6C6C6C6C6C",
      INIT_0E => X"7676767676767676767676767676767676767676757676767575757575757575",
      INIT_0F => X"A2A3ABAB626262626262A25A5A5A62A26D6D6D646E6D6D6D766E6E6E76767676",
      INIT_10 => X"63636363A3A3A3A3A3A3A3A35AA2A3A35A5A5A5A6262A3625A625A62A3A26259",
      INIT_11 => X"12121212121212121212121201212A12121212120A1212120121212A63631212",
      INIT_12 => X"0000AAAA001212AA000AAA120000AAAA0000AAAA012A12121212121212121212",
      INIT_13 => X"005252A900099A5200009999000099990000AAA90000AAAA000A12AA000A12AA",
      INIT_14 => X"535B5B5B53535353535353534A52525249494A4A000099990000999900009999",
      INIT_15 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_16 => X"5B5B53535B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_17 => X"4951515149494949094948480000999900009999525252525252525253525252",
      INIT_18 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_19 => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_1A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_1B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1C => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1D => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_1E => X"63A3636363636363636363636363636363636363636363A36363636363636363",
      INIT_1F => X"6363A363A3636363A3A3A3A3A3A3A3A363A3A3A3A3A3A3A363A363A363A363A3",
      INIT_20 => X"59585858A363A36363A3A3A3A363A3A3A3A3A3A36363A3A3A3A363A3A3636363",
      INIT_21 => X"6060606060606060606060605858606058585858585858585858585858585858",
      INIT_22 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_23 => X"6061616160606060606060606060606060606060606060606060606060606060",
      INIT_24 => X"6B6B6B6B6B6B6B6B6A6A6A6A62626A6A62626262626262626161616261616161",
      INIT_25 => X"6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_26 => X"7575757575757575757575756D6D6D756C6C6D6D6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_27 => X"7676767676767676767676767676767676767676757575757575757575757575",
      INIT_28 => X"ACA3A259A3ABACACA2A2A2A3A262A2A26D6D6D626D6D6D6D76766E6E76767676",
      INIT_29 => X"6363636363A363635A5A59A3A25A5A5AA3A2A3A35A5A5AA3625A626262625A62",
      INIT_2A => X"12121212121212121212121201212A12121212120A1212120121212A5B5B1212",
      INIT_2B => X"001212AA00AA121200012AAA1212121212121212131312121212121312121212",
      INIT_2C => X"00009AAA00009999000099990000A9990000AAAA00012AAA012A12120000AAAA",
      INIT_2D => X"494A4A52494949490099494900009999000099990004AA995252524A0A4A5252",
      INIT_2E => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B53535B5B535353535252525352525252",
      INIT_2F => X"52535252535353535B5B53535B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_30 => X"4951515100994949000099990000999900009999005249995252525252525252",
      INIT_31 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_32 => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_33 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_34 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_36 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_37 => X"6363A36363636363636363636363636363636363636363636363636363636363",
      INIT_38 => X"6363A36363A36363A363A363A3A3A363A3A36363A363A363A363636363A3A363",
      INIT_39 => X"62585858A3A3A3A363A3A363636363636363A3A3A3636363A3A3A363A3A3A3A3",
      INIT_3A => X"6060606060606060606060605860606058585858585858585858585858585858",
      INIT_3B => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_3C => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_3D => X"6B6B6B6B6A6A6A6A6A6A6A6A6262626262626262616262626161616161616161",
      INIT_3E => X"6C6C6C6C6C6C6C6C6B6B6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_3F => X"7575757575757575757575756C6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_40 => X"7676767676767676767676767676767675757576757575757575757575757575",
      INIT_41 => X"62A26262A2A26262ACACABA3ACACACAC6D6D6DAC6D6D6D6D7676766E76767676",
      INIT_42 => X"63636363A3A363A3595AA3A359595959596259595A625A5A6262625A62626262",
      INIT_43 => X"12121212121212121212121201212A12121212120A1212120121212A5B631212",
      INIT_44 => X"001212AA1212121212121312001312AA13131313012A12121212121212121212",
      INIT_45 => X"00001199000099990000AAA900012AAA00AA12120000AAAA1212121201212A12",
      INIT_46 => X"000099990004AA9953525252525253535252525200AA12520000AAAA0000999A",
      INIT_47 => X"4A4A52524949494A494949494949494949494949494949494949494900994949",
      INIT_48 => X"494949495252524A525252525252525252525252525252525252525252525252",
      INIT_49 => X"0A1212120000AAAA000099990000999900009999000099990004999949494949",
      INIT_4A => X"5151515151515151515151515151515151515151515151515151515112515151",
      INIT_4B => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_4C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_4D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4F => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_50 => X"6363636363636363A36363636363636363636363636363636363636363636363",
      INIT_51 => X"636363A3A363636363A363A3A3A3A3A3A3A3A3A3A3A3A363A3636363636363A3",
      INIT_52 => X"A3585858A363A36363A36363A3A3A363A3A36363636363A36363A36363A3A363",
      INIT_53 => X"6060606060606060606060606060606058585858585858585858585858585858",
      INIT_54 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_55 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_56 => X"6A6A6A6B6A6A6A6A626A6A6A6262626A62626262616161616161616160606060",
      INIT_57 => X"6C6C6C6C6B6B6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_58 => X"75757575757575756D6D6D6D6C6C6C6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_59 => X"7676767676767676767676767576767675757575757575757575757575757575",
      INIT_5A => X"A25A626262626262A25A6262626262626D6D6DA26D6D6D6D7676757576767676",
      INIT_5B => X"6363636363A3A3636262A3A3A3A3A363A3A3A3A35A5A595A59626262625A6262",
      INIT_5C => X"12121212121212121212121201212A12121212120A1212120121212A63631212",
      INIT_5D => X"12131212121212121313131300AA121312121212121212121212121212121212",
      INIT_5E => X"0000AA990000AAAA0A121212000AA12A00012AAA1212121201212A1212121212",
      INIT_5F => X"535352525252535312121252121212120000AAAA000099AA0000999900009999",
      INIT_60 => X"4949494949494949494949494A4A4A495252524A525252525252525252525252",
      INIT_61 => X"0004999949494949494949494949494949494949494949494949494949494949",
      INIT_62 => X"00AA1212000AA12A0000999A0000999900009999000099990494949900099949",
      INIT_63 => X"5151515151515151515151515151515151515151125251511212121212121212",
      INIT_64 => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_68 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_69 => X"6363A36363636363636363636363636363636363636363A36363636363636363",
      INIT_6A => X"A3A36363A3A36363636363A36363A3A363A3A3A36363A3636363636363636363",
      INIT_6B => X"A359585863A363A3A3A363636363A3A363A3636363A363636363636363636363",
      INIT_6C => X"6060606060606060606060606060606058585858585858585858585858585858",
      INIT_6D => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_6E => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_6F => X"6A6A6A6A6A6A6A6A62626A6A6262626261616162616161616060606160606060",
      INIT_70 => X"6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6B6B",
      INIT_71 => X"757575756D7575756C6C6C6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_72 => X"7676767676767676757576767575757575757575757575757575757575757575",
      INIT_73 => X"A2A26262A26259A2A2A2A2A2A2A262626D6D64626D6D6D6D7675757576767676",
      INIT_74 => X"6363635B636363A3A3A363A3A3A3A3A3A3A3A3A3626262A362625A626262625A",
      INIT_75 => X"12121212121212121212121201212A12121212120A1212120121212A63631212",
      INIT_76 => X"1312121212121312121212121212121212121313121212121212121212121212",
      INIT_77 => X"0000AAAA0000AAAA0000AAAA0121212A00AA12120121212A131312120A121313",
      INIT_78 => X"1212121200AA12120000AAAA0000999900009999000099990000AA990000AAAA",
      INIT_79 => X"5353535352525253525252525253525253535353525252521212125212121212",
      INIT_7A => X"5252525252525252525252525252525252525252535252525353535253535253",
      INIT_7B => X"121212120000AAAA000099AA0000999900009999000099990000999952525252",
      INIT_7C => X"5151515151515151515151515252525112121252121212121212121212121212",
      INIT_7D => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_7E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595AA2A25959595959595959",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__99_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized82\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized82\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_01 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_02 => X"6363A3A363636363636363636363636363636363636363636363636363636363",
      INIT_03 => X"63636363A3A363A3A36363A3A363A36363A363A3A36363636363636363636363",
      INIT_04 => X"A362585863A363A363636363A363636363636363636363636363636363636363",
      INIT_05 => X"6060606060606060606060606060606058585858585858585858585858585858",
      INIT_06 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_07 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_08 => X"6A6A6A6A6A6A6A6A62626A6A6161626261616161606061616060606060606060",
      INIT_09 => X"6B6B6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6B6B6B6A6A6A6A",
      INIT_0A => X"757575756C6C6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_0B => X"7676767675767576757575757575757575757575757575757575757575757575",
      INIT_0C => X"62626262A262626262A2A2A2626262626D6D62A2756D6D6D7575757576767676",
      INIT_0D => X"63636363A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A35A6262A36262625A",
      INIT_0E => X"12121212121212121212121201212A12121212120A1212120121212A635B1212",
      INIT_0F => X"01212A1212121212521212139252525292929292929292925252529212525252",
      INIT_10 => X"0000AAAA001212AA12131312000AA12A01212A12121312121213131212131313",
      INIT_11 => X"0000999900009999000099990000AAA900012AAA0000AAAA000AA12A00A1212A",
      INIT_12 => X"1212121212121212000AAA1200012AAA000AA12A0000AAAA0000AAAA00009999",
      INIT_13 => X"00009999001212AA521212125252525252525252525252521252525212525252",
      INIT_14 => X"0012A12A1212121200AA121200009AAA00009999000099990000999900009999",
      INIT_15 => X"51515151525252511212125212121212121212121212121212121212000AAA12",
      INIT_16 => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5AA25959595959595959",
      INIT_18 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_19 => X"A3A3A3ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_1A => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_1B => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_1C => X"63636363A3636363A3A3A363A363A3A3636363A3A363A3A3A3A36363636363A3",
      INIT_1D => X"63635858A36363636363636363636363636363A36363636363A3A36363636363",
      INIT_1E => X"6060606060606060606060606060606058585860585858585858585858585858",
      INIT_1F => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_20 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_21 => X"6A6A6A6A6A626A6A616262626161616160616161606060606060606060606060",
      INIT_22 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A6A",
      INIT_23 => X"757575756C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6C6C6C",
      INIT_24 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_25 => X"A262A2626262A262A2626262626262626D6D626275756D6D7575757575757575",
      INIT_26 => X"636363636363A363A3A3A363A3A3A3A3A3A3A3A3A3A3A3A36262A3A362A262A2",
      INIT_27 => X"12525252121212121212121201212A12121212120A1212120121212A635B1212",
      INIT_28 => X"1213131352121212919192529291919192929292929292925192929292929251",
      INIT_29 => X"131313120A1212120131212A1313131213131313121313130A121313001312AA",
      INIT_2A => X"13131312131313131313131301212A13000A12AA12131212000AAA120000AAAA",
      INIT_2B => X"0000999900009999000099990000999900009999000099990000A9990000AAAA",
      INIT_2C => X"0000999100009999000099990000999900009999000099990000999900009999",
      INIT_2D => X"012A12121212121212121212121212121212121200009AAA0000999900009999",
      INIT_2E => X"1212121212121212121213121212121212121212121212121212121212121212",
      INIT_2F => X"5959595959595959595959595959595959595959595959595159595952515151",
      INIT_30 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5AA25959595959595959",
      INIT_31 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_32 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_33 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_34 => X"63636363636363636363636363636363636363A3636363636363636363636363",
      INIT_35 => X"6363636363A363636363A36363636363A3636363636363636363636363636363",
      INIT_36 => X"63A359586363636363A363636363636363A363A3A363A3A36363636363636363",
      INIT_37 => X"A0A0A06060606060606060606060606058585860585858585858585858585858",
      INIT_38 => X"6060606060606060606060606060606060606060606060606060606060A06060",
      INIT_39 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_3A => X"6A6A6A6A62626262616161616161616160606060606060606060606060606060",
      INIT_3B => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6B6A6A6A6A6A6A6A6A",
      INIT_3C => X"6C6C75756C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B",
      INIT_3D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3E => X"61A25961A2626262A2A26262626262596D6C62A275756D6D7575757575757575",
      INIT_3F => X"63636363A3A3A363A36363A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A3A362A2A262",
      INIT_40 => X"92929151121212521212121201212A12121212120A1212120121212A5B631212",
      INIT_41 => X"1213131392929212515151929292915192929292929292925152929292929292",
      INIT_42 => X"00012AAA0131312B131313131313121313131313121213131313131213131313",
      INIT_43 => X"13131313131313130A1313130131313A1313131300013AAA0B131313001313BB",
      INIT_44 => X"121313130A121212001312AA1313131313131313131313131313131313131313",
      INIT_45 => X"001212AA12121212000AAA120000AAAA0000AAAA0121212A0A1313120131312A",
      INIT_46 => X"121212121213131213131313121212121212121212121212121212120000AAAA",
      INIT_47 => X"13131213131313131213131312121212001212AA121212121212121312121212",
      INIT_48 => X"5959595959595959595959595959595959595959525A59591213131213131313",
      INIT_49 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5AA25959595959595959",
      INIT_4A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4B => X"A3A3ABA3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4C => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_4D => X"636363A363636363636363636363636363636363636363636363636363636363",
      INIT_4E => X"6363636363636363A3A363636363636363636363636363636363636363636363",
      INIT_4F => X"A363625863A3A3A36363636363636363636363A36363A3636363A36363636363",
      INIT_50 => X"A0A0A0A0A0A0A0A0606060A06060606060606060585858585858585858585858",
      INIT_51 => X"606060606060606060606060606060606060606060606060A0A0A060A0A0A0A0",
      INIT_52 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_53 => X"626A6A6A61616161616161616060606160606060606060606060606060606060",
      INIT_54 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6B6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_55 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6C6B6B6B6B",
      INIT_56 => X"757575757575757575757575757575757575757575757575757575756C757575",
      INIT_57 => X"A2A2A2A2626262A2A262626262A2A2A26D6362A27575756D7575757575757575",
      INIT_58 => X"A3A3635B6363A363A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A262A3A3",
      INIT_59 => X"51525251525292511212121201212A12121212120A1212120121212A5B5B1212",
      INIT_5A => X"9292121392929292525292925151525251515151515151519292925151529292",
      INIT_5B => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_5C => X"131313131313131301313A13000AAA130000AAAA001313AA0013BA1313131313",
      INIT_5D => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_5E => X"1313131313131313012A13131313131213131313131313131313131312131313",
      INIT_5F => X"1313131313131313131313131313131313131313121212131313121213131313",
      INIT_60 => X"1313131312121213121212121313131213131313131313121313131313131313",
      INIT_61 => X"5959595959595959595959595252595912121212131313131313131313131313",
      INIT_62 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5A9A5959595959595959",
      INIT_63 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_64 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_65 => X"636363636363636363636363636363636363636363636363636363636363635B",
      INIT_66 => X"63A3636363636363636363636363636363636363636363636363636363636363",
      INIT_67 => X"636363636363636363636363636363A363636363636363636363636363636363",
      INIT_68 => X"636363586363636363636363A36363636363636363636363A363A36363636363",
      INIT_69 => X"A0A0A0A0A0A0A0A0A0A0A0A0606060A060606060585858605858585858585858",
      INIT_6A => X"60606060606060606060606060606060A0606060A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_6B => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_6C => X"6161696A61616161606060616060606060606060606060606060606060606060",
      INIT_6D => X"6B6B6B6B6B6B6B6B6B6B6B6B6A6A6B6B6A6A6A6A6A6A6A6A6A6A6A6A626A6A6A",
      INIT_6E => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6C6C6C6B6B6B6B6B6B6B6B",
      INIT_6F => X"7575757575757575757575757575757575757575757575756C7575756C6C6C6C",
      INIT_70 => X"A2A2A2A26262A2A2A2626262A2A2A2A26DA2A2A27575756D7575757575757575",
      INIT_71 => X"63A3A3A463A36363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A361A2A3A3",
      INIT_72 => X"52525292915152511212529201212A12121212120A1212120121212A63635252",
      INIT_73 => X"9291925292929292515252925151515151515151929292919292929292929292",
      INIT_74 => X"1313131313131313131313131213131313131313131313131313131352131313",
      INIT_75 => X"1313131313121313131313131313131313131313131313131313131313131313",
      INIT_76 => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_77 => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_78 => X"1313131313131313131313131313131213131312131313131313131313131313",
      INIT_79 => X"1212121213131312131313131313131313131212131313131313131313131313",
      INIT_7A => X"59595959525A5A5913125252131313121313131313131313131313130A121213",
      INIT_7B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5A9A5959595959595959",
      INIT_7C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7D => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7E => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_7F => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__98_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized83\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized83\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_01 => X"6363A359A3636363A36363636363636363636363636363636363636363636363",
      INIT_02 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0606060A0585858605858585858585858",
      INIT_03 => X"606060606060606060606060A0606060A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_04 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_05 => X"6161616160606161606060606060606060606060606060606060606060606060",
      INIT_06 => X"6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69696A6A",
      INIT_07 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_08 => X"7575757575757575757575757575757575757575757575756C6C6C6C6C6C6C6C",
      INIT_09 => X"A2A2A2A2A2A262A2A26262A2A2A262A26C62A2A27575756D7575757575757575",
      INIT_0A => X"A3A3A363A3A3A4A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_0B => X"92929292529292925292915101212A121212121252121212525152525A5A5A51",
      INIT_0C => X"9292929292929292515151529252525192929292929292929292929292929292",
      INIT_0D => X"1313131313131313131313131213131313131313131313131313131392925213",
      INIT_0E => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_0F => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_10 => X"1313131313131313131313131313131B13121313131312131313131313131313",
      INIT_11 => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_12 => X"1313131213131213131312131313131313131313131313131313131313131313",
      INIT_13 => X"1313525213131213131313131313131313131313121313131212121213131212",
      INIT_14 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5A5A595959595A5A5A59",
      INIT_15 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_16 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_17 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_18 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_19 => X"6363636363636363636363636363A3A363636363636363636363636363636363",
      INIT_1A => X"6363A3A363A363A36363636363A3A36363636363636363636363A36363636363",
      INIT_1B => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0585858A05858585858585858",
      INIT_1C => X"606060606060606060606060A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_1D => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_1E => X"6061616160606060606060606060606060606060606060606060606060606060",
      INIT_1F => X"6B6B6B6B6B6B6B6B6A6A6A6B6A6A6A6A626A6A6A6A6A626A696A6A6A61616169",
      INIT_20 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6C6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_21 => X"75757575757575757575757575757575757575756C6C75756C6C6C6C6C6C6C6C",
      INIT_22 => X"6262A2A3A26262626262A2A2626262626362A2A27575756D7575757575757575",
      INIT_23 => X"5A5A5A5AA35B5A5AA3A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_24 => X"925151519292929251919292121252925252521252525252515151515A5A5A51",
      INIT_25 => X"92E49B9A51519292929292519292929292929292929292929292929292929292",
      INIT_26 => X"121213131313131313131313121313131313131313131313521313139A9A9A92",
      INIT_27 => X"1313131313135313131313131313131313131313131313131313131313131313",
      INIT_28 => X"131313131313131313131313131313131313131313131313013B131313131313",
      INIT_29 => X"0A13131313131313131313131313131313131313131313131353131313131313",
      INIT_2A => X"1313131213131313121313131313131313131313131313130131313A13131313",
      INIT_2B => X"1313131313131313131313131313131313131313131313131313131312131313",
      INIT_2C => X"1313121312131313131313121313131312121313131313121313131313131313",
      INIT_2D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5A5A1313125213131313",
      INIT_2E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2F => X"A3A3A3ABA2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_30 => X"63636363636363635B6363636363636363636363636363636363636363636363",
      INIT_31 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_32 => X"63636363636363636363A3A36363A363636363636363636363636363636363A3",
      INIT_33 => X"A3A363A3A3A3A3A3A3A363A36363A36363636363636363A36363636363636363",
      INIT_34 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A0585858585858585858585858",
      INIT_35 => X"6060606060606060A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_36 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_37 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_38 => X"6B6B6B6B6A6A6B6B6A6A6A6A6A6A6A6A626A6A6A6A6262626161616161616161",
      INIT_39 => X"6C6C6C6C6C6C6C6C6C6C6C6C6B6B6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_3A => X"75757575757575757575757575757575757575756C6C6C746C6C6C6C6C6C6C6C",
      INIT_3B => X"6262A2A3A262A2A26262A2A2A2A262A26162A26275756D6D7575757575757575",
      INIT_3C => X"A3A3A3A3A3A3A3A35B6363A3A35B5B5BA4A4A4A3A3A3A4A4A3A3A3A3A3A3A3A3",
      INIT_3D => X"51519192929292919292929251929292515151515251515152525252A3A3635A",
      INIT_3E => X"5292929292925251929292929292929292929292929292929292929292929292",
      INIT_3F => X"1212131313131313131313131213131313131313131313139B921313929AE49B",
      INIT_40 => X"0213135300A1353A1313131313131353131313131353131313131B5B13121313",
      INIT_41 => X"1353131301313A134A1353130013A13A0131313A04A5313B0013A12A013131BA",
      INIT_42 => X"1313131B13131313125B131305B1313A1B131313053A1313135313131B131353",
      INIT_43 => X"0125213A131313130A12131301213A13131313130053AA131313131213131353",
      INIT_44 => X"1212131213131313131313131313131313121313131312121213131312131313",
      INIT_45 => X"53131313131313130131313A1313131313121352135352121313531313131213",
      INIT_46 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5A5A1312131313131313",
      INIT_47 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_48 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"5B63636363636363636363636363635B5B636363636363636363636363636363",
      INIT_4A => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_4B => X"63636363636363636363636363A3636363636363636363636363636363636363",
      INIT_4C => X"6363636363636363636363636363636363636363A3636363A363A36363A3A363",
      INIT_4D => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A05858A0A058585858585858585A585858",
      INIT_4E => X"60606060A0A0A060A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_4F => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_50 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_51 => X"6A6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A62626A6A616161626161616160606061",
      INIT_52 => X"6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_53 => X"757575757575757575757575757575756C7474756C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_54 => X"A2A3A3A3A2A26262A262626262626262A26262626D6D6D6C7575757575757575",
      INIT_55 => X"5A5A5A5A5A5A5A5A6363635BA3A3A3A3A3A3A3A3A3A3A4A4A3A3A3A3A3A3A3A3",
      INIT_56 => X"919A9A9A9291915192929292929292925151515251515151515151515A5A5A5A",
      INIT_57 => X"929292929292929292929292929292929A9A9A9A92929A9A92499292EDA39292",
      INIT_58 => X"121213131313131313131313121313131313131313131313929B92529292929A",
      INIT_59 => X"0213135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_5A => X"1353131301313A134A1353130013A13A0131313A04A5313A0013A12A0131313A",
      INIT_5B => X"1313131B13131313125B131305B1313A1B131313053A1313135313131B131353",
      INIT_5C => X"0125213A131313130A12131301213A13131313130053AA131313131213131353",
      INIT_5D => X"1212131213131313131313131313131313131313131252121213131312131313",
      INIT_5E => X"53131213121313130131313A1313131313121352135352121313531313131213",
      INIT_5F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5A5A1312131313131313",
      INIT_60 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_61 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_62 => X"636363636363636363636363636363636363636363636363636363635B636363",
      INIT_63 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_64 => X"A3636363636363636363636363636363636363636363636363636363636363A3",
      INIT_65 => X"6363A3A3636363A3636363636363A36363636363636363A36363A36363636363",
      INIT_66 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0585898985858585858585858A3585858",
      INIT_67 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_68 => X"60606060606060606060606060606060606060606060606060606060A0606060",
      INIT_69 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_6A => X"6A6A6A6A6A6A6A6A6A6A6A6A626A6A6A61616162616161616060616160606060",
      INIT_6B => X"6C6C6C6C6C6C6C6C6B6B6B6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_6C => X"757575757575757575757575747474756C6C6C746C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_6D => X"A3A3A3A3626262626262626262A26262615962626D6D6D627575756D75757575",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A63626262A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_6F => X"9A9B9B9B9191919292929A92929292925152929251515151525151515A5A5A5A",
      INIT_70 => X"92929292929292929A9A92929A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9B9B929292",
      INIT_71 => X"12121313131313131B1313131213131313131313925213139292929292929292",
      INIT_72 => X"0213135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_73 => X"1253131301313A134A1353130013A13A0131313A04A5313B0013A12A0131313A",
      INIT_74 => X"1313131B13131313125B13130531313A13131313053A1313135313131B131353",
      INIT_75 => X"0125213A131313130A12131301213A13131313130053AA131313131213131353",
      INIT_76 => X"1212131213131313131313131313131312131313131212121213131312131313",
      INIT_77 => X"53131213121313130131313A1313131313121352135352121313531313131213",
      INIT_78 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2595A5A5A1312131313131313",
      INIT_79 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7A => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"636363635B6363636363636363636363636363635B636363636363635B636363",
      INIT_7C => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_7D => X"A3A3636363636363636363636362636363636363636363636363636363636363",
      INIT_7E => X"6363636363A363A3636363636363636363A3636363A363636363636363636363",
      INIT_7F => X"A0A0A0A0A0A0A0A0A0A0A0A098A0A0A058589898585858585858585863595858",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized84\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized84\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_01 => X"606060606060606060606060606060606060606060606060A0606060A0A0A0A0",
      INIT_02 => X"6060606060606060606060606060606060606060606060606060606060606060",
      INIT_03 => X"6A6A6A6A6A6A6A6A6A6A6A6A6162626A61616161606161616060606060606060",
      INIT_04 => X"6C6C6C6C6B6B6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6B",
      INIT_05 => X"75757575757575756C6C6C746C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_06 => X"A3A3A3A3626261A262625A626262A2626262A2A26D6D6D62756D6D6D75757575",
      INIT_07 => X"6262636263635A63A363A3A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_08 => X"9A9B9B9B919191929A9A9291929A9A9A52929292515251515A525152635A5B5A",
      INIT_09 => X"929292929A9292929A9A9A9A9B9B9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0A => X"12121313131313131B1313131213131313131313929252135192929192929292",
      INIT_0B => X"0213135300A1353A131313135313135313131313135313131313135B13121313",
      INIT_0C => X"1253131301313A134A1353130013A13A0131313A04A5313B0013A12A0131313A",
      INIT_0D => X"1313131B13131313125B131305B1313A13131313053A1313135313131B131353",
      INIT_0E => X"0125213A131313130A12131301313A13131313130053AA131313131213131353",
      INIT_0F => X"1212131213131313131313131313131313131313131252121213131312131313",
      INIT_10 => X"53131213121313130131313A1313131313121352135352121313531313131213",
      INIT_11 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A259595A5A1312131313131313",
      INIT_12 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_14 => X"636363635B636363635B5B5B63635B63635A6363635B6363636363635B636363",
      INIT_15 => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_16 => X"6363636363636362636363636363636363636363636363636363636363636363",
      INIT_17 => X"6363636363A36363636263636363636363636363636363A36363636363636363",
      INIT_18 => X"A0A0A0A0A0A0A0A0A0A0A0A0989898A058585898585858585858585863625858",
      INIT_19 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_1A => X"6060606060606060606060606060606060606060A0A0A060A0A0A0A0A0A0A0A0",
      INIT_1B => X"6868686860606068606060606060606060606060606060606060606060606060",
      INIT_1C => X"6A6A6A6A6A6A6A6A626A6A6A6161616161616161606060606860606068606060",
      INIT_1D => X"6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6B6B6A6A6A6A",
      INIT_1E => X"757575756C6C74756C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_1F => X"A3A3A3A3A2A2A3A3A2A2A26162616161A2A262626D6D63626D6D6D6D6D6D6D6D",
      INIT_20 => X"5A5A5A636263635B626363A3A3A3A3A3A2A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_21 => X"9B9B9B9B5191929A929191919A9A9A9A9292929A515151525A525252635A635A",
      INIT_22 => X"929292929A9A9A9A9B9B9B9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_23 => X"12121313131313131B1313131213131313131313929292529292519292929292",
      INIT_24 => X"0213135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_25 => X"1253131301313A134A1353130013A13A0131313A04A5313B0013A12A0131313A",
      INIT_26 => X"1313131B13131313125B12130531313A1B131313053A1313135313131B131353",
      INIT_27 => X"0125213A131313130A12131301213A13131313130053AA131313131213131353",
      INIT_28 => X"1212131213131313131313131313131313131313131252121213131312131313",
      INIT_29 => X"13131213121313130131313A1313131313121352135352121313531313131213",
      INIT_2A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25AA2A2A259595A5A1312131313131313",
      INIT_2B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2D => X"63636363636363636363635B63635B636363636363636363636363635B636363",
      INIT_2E => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_2F => X"5A63626363636363636363626363636363636263636363636363636363636363",
      INIT_30 => X"636363636363636363636363A3636363636363636363636363636363A3636363",
      INIT_31 => X"A0A0A0A0A0A0A0A0A0A0A0A09898989858585858585858585858585863A35958",
      INIT_32 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_33 => X"60606060606060606060606060A06060A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_34 => X"6868686868686860606060686060606060606060606060606060606060606060",
      INIT_35 => X"6A6A6A6A6A6A6A6A616169696161616160606061606060606068606068686868",
      INIT_36 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A6A",
      INIT_37 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_38 => X"A3A3A3A3A3A3A3A35962A2A3A2A26261595962A26D6C59596D6D6D6D6D6D6C6D",
      INIT_39 => X"5A5A5A6263636262635A636363A36363A3A3A3A3A3A3A362A3A3A3A3A3A3A3A3",
      INIT_3A => X"9B9B9B9B5192929B919191519B9A9191929A9A9B515292925A525252635A5B5A",
      INIT_3B => X"9A9A9A9A9B9B9B9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3C => X"12121313131313131B131313121313139212131351929292929292929A929292",
      INIT_3D => X"0213135300A1353A1313131313131353131313131353131313131B5B13121313",
      INIT_3E => X"1253131301313A134A1353130013A13A0131313A04A5313A0013A12A0131313A",
      INIT_3F => X"1313131B13131313125B13130531213A1B131313053A13131353131313131353",
      INIT_40 => X"0125213A131313130A12131301213A13131313130053AA131313131213131353",
      INIT_41 => X"1212131213131213131313131313131312131313131352121213131312131313",
      INIT_42 => X"13131213121313130131313A1313131313121352135352121313531313131213",
      INIT_43 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A259595A5A1312131313131313",
      INIT_44 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_46 => X"636363636363636363636363636363636363636363636363636363635B636363",
      INIT_47 => X"636363636362636363636363635B5B6363636363635B6363636363635B636363",
      INIT_48 => X"6363626262636362636363636363636363636363636363626363636363636363",
      INIT_49 => X"63636363626363636263636363636363636363636363636263A3636363626363",
      INIT_4A => X"A0A0A0A0A0A0A0A0989898A058589898585858585858585858585858A3635A58",
      INIT_4B => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_4C => X"6060606060606060A0606060A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_4D => X"6868686860686860606060606060606060606060606060606060606060606060",
      INIT_4E => X"6A6A6A6A61616A6A616161616060606160606060606060606868606068686868",
      INIT_4F => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6B6A6A6A6A6A6A6A6A",
      INIT_50 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6C6C",
      INIT_51 => X"A3A3A3A3595959A259595959A3A25962A3A3A3A36C6CA3A36C6C6C6C6C6C6C6C",
      INIT_52 => X"5A635A5A6263625AA363625A62A3A36262A3A3A2A3A362A3A3A3A3A3A3A3A3A3",
      INIT_53 => X"9B9B9B9B91929B9B91915151929191919A9A9B9A51929A9A5A5252525A5A635A",
      INIT_54 => X"9B9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_55 => X"12121313131313131B131313131313139192521392929191929292929A9A9A9A",
      INIT_56 => X"0213135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_57 => X"1253131301313A134A1353130013A13A0131313A04A5313B0013A12A0131313A",
      INIT_58 => X"1313131B13131313125B13130531213A13131313053A13131353131313131353",
      INIT_59 => X"0125213A131313130A12131301213A13131313130053AA131313131213131353",
      INIT_5A => X"1212131213131213131313131313131313121213131252121213131312131313",
      INIT_5B => X"13131213121313130131313A1313131313121352135352121313531313131213",
      INIT_5C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A259595A5A1312131313131313",
      INIT_5D => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5F => X"636363636363636363635B63636363635B5A636363635A5B5B63635A63636363",
      INIT_60 => X"636363636363636363636363A45B636363635B645B5B5B636363635B5B5B5B63",
      INIT_61 => X"6263636362626262636363636363636263636363636363636363636263636363",
      INIT_62 => X"63636363626363636363A3A36363636363626363636363636263636363636363",
      INIT_63 => X"A0A0A0A0A0A0A0A0989898985858585858585858585858585858585863A36358",
      INIT_64 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_65 => X"60606060A0606060A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_66 => X"6868686860686868606060606060606060606060606060606060606060606060",
      INIT_67 => X"69696A6A61616169606061616060606060606060606060606868686868686868",
      INIT_68 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6B6B6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_69 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6C6C6C6B6B6B6B",
      INIT_6A => X"A3A3A3A3625959625A5A5A5AA3595A5AA3A3A3A36CA3A3A36C6C6C6C6C6C6C6C",
      INIT_6B => X"626362625A5A62626262626262A3A362A2A2A3A3A3A2A3A3A3A3A3A3A3A3A3A3",
      INIT_6C => X"9B9B9B9B929A9B9B91515191929191919A9A9292929A9A9A5A5A5252635A635A",
      INIT_6D => X"9B9B9B9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6E => X"12121313131313131B1313131313131392929252929292929A9A92929A9A9A9A",
      INIT_6F => X"0213135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_70 => X"1253131301313A134A1353130013A13A0131313A04A5313A0013A12A0131313A",
      INIT_71 => X"1313131B13131313125B12130531213A13131313053A13131353121313131353",
      INIT_72 => X"0125213A131313130A12131301213A13131313130053AA131313131213131353",
      INIT_73 => X"1212131213131313131313131313131312131313131252121213131312131313",
      INIT_74 => X"13131213121313130131313A1313131313121352135352121313531313131213",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A259595A5A1212131313131313",
      INIT_76 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_78 => X"6363636363635B6363625A63635A636363635A5B635B636363635A635A63635B",
      INIT_79 => X"635A62636363636363636363A464635B645B63A46464A45B5B63635B635B5B5B",
      INIT_7A => X"6263626362626262626263626363636263636363626363636363636363636363",
      INIT_7B => X"626362A3626263636263636262A3636363636362636263626362626262636363",
      INIT_7C => X"A0A0A0A098A0A0A098989898585858585858585858585858585858586263625A",
      INIT_7D => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_7E => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_7F => X"6868686868686868606060606060606060606060606060606060606060606060",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized85\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized85\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6969696960616161606060606060606060606060606060606868606868686868",
      INIT_01 => X"6B6B6B6B6B6B6B6B6B6B6B6B6A6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_02 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B",
      INIT_03 => X"A3A3A3A35A5959A25A5A5A62A2595A5AA3A3A3A36CA3A3A36C6C6C6C6C6C6C6C",
      INIT_04 => X"63635A5A635A5A6263625A626362A363A3A3626262626262A3A3A3A2A3A3A3A3",
      INIT_05 => X"9B9B9B9B929B9B9B915191899A9191919B9B9B9B9A9A9A9B5A5A5A925A5A5A5A",
      INIT_06 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_07 => X"121213131B1313131B13131312131313929292929A9292929A9A9A9A9B9B9A9A",
      INIT_08 => X"0213135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_09 => X"1253131301313A134A1353130013A13A0131313A04A5313A0013A12A0131313A",
      INIT_0A => X"1313131B13131313125B12130531313A13131313013A13131353121313131353",
      INIT_0B => X"0125213A131313130A12131301213A13131313130053AA131313131213131353",
      INIT_0C => X"1212131213131213131313131313131312131313131212121213131312131313",
      INIT_0D => X"13131213121313130131313A1213131313121352135352121313531313131213",
      INIT_0E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A259595A5A1212131313131313",
      INIT_0F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_10 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_11 => X"5A6363636363635A63635A635A5A6363636363635A635A5B63635B5A5A5A635A",
      INIT_12 => X"636363635B6363636363626264A45B64645B64A46464A4645B5B63645A5B6464",
      INIT_13 => X"626262626262625A6362626362636362635A5A63636263626362626363636362",
      INIT_14 => X"62A3636362626362626262636363636262626362626262626362626262636263",
      INIT_15 => X"A0A0A0A0989898A0589898985858585858585858585858585858585863636362",
      INIT_16 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_17 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_18 => X"68686868686868686060606860606060606060606060606060A0A060A0A0A0A0",
      INIT_19 => X"6169696960606060606060606060606060606060606060606868686868686868",
      INIT_1A => X"6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6969696A",
      INIT_1B => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6C6B6B6B6B6B6B6B6B",
      INIT_1C => X"A3A3A3A35A59A3A35A5A5A59595A5A5AA3A3A3A263A2A2A36C6C6C6C6C6C6C6C",
      INIT_1D => X"5A5A5A5AA363635AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_1E => X"9B9B9B9B9A9B9B9B9B9A924A91919A9B9B9B9B9B9A9A9B9B5A5A5A9A5A5A5A5A",
      INIT_1F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_20 => X"121213131B1313131B13131392531313929292929A9A9A929B9A9A9A9B9B9B9B",
      INIT_21 => X"0213135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_22 => X"1253131301313A134A1353130013A13A0131313A04A5313A00013AAA0131313A",
      INIT_23 => X"1313131B13131313125B12130531213A13131313053A131301353A1313131353",
      INIT_24 => X"0125213A131313130A12131301213A12131313130053AA131313131213131353",
      INIT_25 => X"1212131213131213131313131313131313131313131352121213131312131313",
      INIT_26 => X"13131213121313130131313A1213131313121352135352121313531313131213",
      INIT_27 => X"A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A259595A5A595959591212131313131313",
      INIT_28 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_29 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2A => X"636363635A63625A63625A5A5A5A6363636363635A625A63635A5B5A5A635A5A",
      INIT_2B => X"63626263A46363626363635B645C64A4A4646464A464A4A45CA45B645A5A5B64",
      INIT_2C => X"626262626262625A6262626262626262635A626362626262635A626363626262",
      INIT_2D => X"626262626262A3625A6263635A626263626262626262626262626363625A6262",
      INIT_2E => X"98A0A0A098989898585858985858585858585858585858585A58585862626263",
      INIT_2F => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_30 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_31 => X"686868686860686860606068A0A0A060A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_32 => X"6060686960606060606060606060606060606060686860606868686868686868",
      INIT_33 => X"6B6B6B6B6B6B6B6B6A6A6B6B6A6A6A6A6A6A6A6A6A6A6A6A69696A6A69696969",
      INIT_34 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_35 => X"A4A4A3A3ACACA4AC62A3A3A35959595AA3A3A3A3A3A3A3A36C6C6C6C6C6C6C6C",
      INIT_36 => X"A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3A3A4A3A3A35AA3A3A3A3A3A3A3A3A4A4",
      INIT_37 => X"9B9B9B9B9B9B9B9B9B9B9B9B919B9B9B9B9B9B919A9B9B9B5A5A9A9A5A5A5A5A",
      INIT_38 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_39 => X"12121313131313131B1313139A9A13139A9292929A9A9A9A9B9B9B9B9B9B9B9B",
      INIT_3A => X"0212135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_3B => X"1253131301312A134A1253130013A13A0131313A04A5313A0013A12A0131313A",
      INIT_3C => X"1313131B13131313125B12130531213A13131313053A13131353121313131353",
      INIT_3D => X"0125213A131313130A12131301213A12131313130053AA131313131213131353",
      INIT_3E => X"1212131213131213131313131313131312121313131212121213131312131313",
      INIT_3F => X"13131213121313130131313A1212131313121352135352121313531313131213",
      INIT_40 => X"A2A2A2A2A2A2A2A25A5A5A9A5959595959595959595959591212131313131313",
      INIT_41 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_42 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_43 => X"5A6363636363635A635A5A5A5A635A63625B5A636362636362635A635A636362",
      INIT_44 => X"635A62625B6363635B63A4A46464A45BA4A4A4A4A464A4A4A464A45C6363635B",
      INIT_45 => X"5A626262626262626262626362626262635A625A62626363626262625A626262",
      INIT_46 => X"62626262A3626362626263636262626262626262626262626262626262626262",
      INIT_47 => X"98A0A0A09898989858585858585858585858585858585858A358585862626262",
      INIT_48 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_49 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_4A => X"6868686868686868A0A8A860A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_4B => X"6060606860606060606060606060606060606060686060606868686868686868",
      INIT_4C => X"6B6B6B6B6A6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A696A6A6A6969696968606969",
      INIT_4D => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_4E => X"A3A4A3A4A3A3A3A4A3A3A3A4A262A3A3A2A3A2A2A3A3A2A26C6C6C636C6C6C6C",
      INIT_4F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A4A3A3A4A4A4A3A4A4A4A4A4A3A4A4",
      INIT_50 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B929A9B9B9B9B5A9A9A9AA3A3A35A",
      INIT_51 => X"9B9B9B9B9B9B9B9B9B9B9B9BF6EDE49B9BE4F6F69B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_52 => X"121213131313131312131313929292529A9A92929B9B9A9A9B9B9B9B9B9B9B9B",
      INIT_53 => X"0213135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_54 => X"1253131301312A134A1253130013A13A0131313A04A5313A0013A12A0131313A",
      INIT_55 => X"1313131B13131313125B12130531213A13131313053A131301353A1313131353",
      INIT_56 => X"0125213A1313131300AA131301213A12131313130053AA131313131213131353",
      INIT_57 => X"1212131213131213131313131313131313121313131212121213131312131313",
      INIT_58 => X"13131213121313130131313A1213131313121352135352121313531313131213",
      INIT_59 => X"5A5A5A5A59595959595959595959595959595959595959591212131313131313",
      INIT_5A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A29AA2A2A2",
      INIT_5B => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5C => X"5A63635B62635A5A5A635A5A5B635A5A635A5A5A635A5A6362626263635A625A",
      INIT_5D => X"63625A625B636363A4A4A463A4A46464A4A4A464A4A4A4A464A4A4646363635B",
      INIT_5E => X"5A62626262625A5A5A62626362626263625A62625A5A626262625A626362625A",
      INIT_5F => X"62626262626363625A6262625A6262626262626262626362626262626263625A",
      INIT_60 => X"989898A05898989858585858585858585858585858585858A35A585862636262",
      INIT_61 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_62 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_63 => X"68686868A8A8A8A8A0A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_64 => X"6868686860606060606060606060606060606060686060606868686868686868",
      INIT_65 => X"6B6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696969696869696968686868",
      INIT_66 => X"6C6C6C6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_67 => X"A3A4A4A4ACA3A3ACA3A3A4A4A3ACA3A3A3A2A2A2A3A2A3A26C6C6CA36C6C6C6C",
      INIT_68 => X"A3A3A3A3A3A3A3A3A3A3A3A3A4A4A4A3A4ACA4A4A4A4ACACA4A4A4A4A4A4A4A4",
      INIT_69 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B929A9B9B9B9B9B9A9A9A9BA3A3A3A3",
      INIT_6A => X"9B9B9B9B9B9B9B9BED9B9B9BF6F6F6F6F6F6F6F69B9B9BE49B9B9B9B9B9B9B9B",
      INIT_6B => X"12121313125212135151515292929A529A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6C => X"0212135300A1353A131313131313135313131313135313131313135B13121313",
      INIT_6D => X"1253131301313A134A1253130013A13A0131313A04A5313A0013A12A0131313A",
      INIT_6E => X"1213131B13131313125B12130131213A13131313013A13131353121313131353",
      INIT_6F => X"0125213A1313131300AA131301213A12131313130053AA131313131213131353",
      INIT_70 => X"1212131213131213131313131313131312121213131212121213131312131313",
      INIT_71 => X"13131213121313130131313A1212131313121352135352121313531313131213",
      INIT_72 => X"5959595959595959595959595959595959595959595959591212121313131313",
      INIT_73 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5A5A9A59595959",
      INIT_74 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_75 => X"5B5B5B5B5A5A5A5B5A5A5A5A5A5A5A635A5A5A5A5A625A5A635A63635A5A5A5A",
      INIT_76 => X"5A5A5A5A5B5A5A62A4645B636464A4A4A4A4A4A464A4A4A45B64A46463A4A4A4",
      INIT_77 => X"5A6262625A5A62635A625A62625A5A6262625A625A5A5A626262626263625A62",
      INIT_78 => X"626262625A626262626262626262636262625A6262626262626262626262625A",
      INIT_79 => X"9898989858589898585858585858585858585858585858586262585062626262",
      INIT_7A => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_7B => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_7C => X"A8A8A868A8A8A8A8A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_7D => X"6868686860686868606060606060606060606060686860606868686868686868",
      INIT_7E => X"6A6A6A6B6A6A6A6A6A6A6A6A6A6A6A6A6969696A696969696868686868686868",
      INIT_7F => X"6C6C6C6C6C6C6C6C6B6B6B6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__97_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized86\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized86\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A4A3A4A4A4ACA4ACA3A4A3A4A2A3A3A3A2A3A3A2A3A2A2A36C6C63A26C6C6C6C",
      INIT_01 => X"A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A3A4A4A4A3A4A4A3A3A4A3A3A4",
      INIT_02 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9B9B9B9B9B9B9A9A9B9BA3A3A39A",
      INIT_03 => X"9B9B9B9B9B9B9B9BF6ED9B9BF6F6F6F6F6F6F6F69B9B9BF69B9B9B9B9B9B9B9B",
      INIT_04 => X"5152521251515151525151519A92929A9B9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_05 => X"0212135300A1353A121313135313135301313A13135313121313135312121313",
      INIT_06 => X"1252131301212A134A1252120012A12A0131312A04A5312A0013A12A0131313A",
      INIT_07 => X"1213131313131213125312130531212A13131313013A12121353121313131353",
      INIT_08 => X"0125212A1313121200AA121201212A12131313120053AA130121313A13121353",
      INIT_09 => X"1212121212131212121312131313131212121213121212121213131212121212",
      INIT_0A => X"53121212121212120131212A1212121312121252125352121313531212121212",
      INIT_0B => X"5959595959595959595959595959595959595959595959591212121212125212",
      INIT_0C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A259595A5A5959595959595959",
      INIT_0D => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0E => X"6364635B62625A5B625A62625A6362625A5A62635A626262625A5A625B63625A",
      INIT_0F => X"5B5B62625B5B635B645B635B64A4A4A464A4A46464A4A4A4A45C64645B5B64A4",
      INIT_10 => X"626262626262625A5A625A62625A5A5A5A5A5A62625A62625A5A625A625A5A62",
      INIT_11 => X"6262626262626262625A6262626262626262625A626262626362626262625A62",
      INIT_12 => X"98989898585858985858585858585858585858585058585862625A5062626262",
      INIT_13 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A0",
      INIT_14 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_15 => X"A8A8A8A8A8A8A8A8A8A0A8A8A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_16 => X"68686868686868686068686060606060686068686860606068686868A8A86868",
      INIT_17 => X"6A6A6A6A6A6A6A6A6A6A6A6A69696A6A69696969686868696868686868686868",
      INIT_18 => X"6C6C6C6C6B6B6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6B6B",
      INIT_19 => X"A3A4A4ACA3A3A3A3A3A3A3A3A26262A3A2A2A2A2A4A3A3A36C6CACAC6C6C6C6C",
      INIT_1A => X"5A5A5A5B5B5B5A5BA3A3635B5A5A63A3635A5A5AA3A35B5BA3A3A3A4A4A3A3A3",
      INIT_1B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9B9B5B5A5A9A",
      INIT_1C => X"9B9B9B9B9B9B9B9BF6F6EC9BF6F6F6F6F6F6F6F69B9BEDF69B9B9B9B9B9B9B9B",
      INIT_1D => X"51515151515151519A5251519A9A92929B9B9B9A9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1E => X"5151494949515151494949494949494951494949515151515151515151515151",
      INIT_1F => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_20 => X"0000888800008888000088880005199849494949494949494949494949494949",
      INIT_21 => X"0000999900009999000099990000999900008889000088880000888800008888",
      INIT_22 => X"4949494949494949494949494949494948484848484848480000888800009998",
      INIT_23 => X"5151515151515151515151515151515151515151515151514949495149494949",
      INIT_24 => X"5959595959595959595959595959595959595959595959595151515151515151",
      INIT_25 => X"A2A2A2A2A2A2A2A2A2A2A2A2595A5A5A59595959595959595959595959595959",
      INIT_26 => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_27 => X"5B5B64A4625A625A5A62625A5A5A625A6263625A5A5A5A6363635A63A3A3A3A3",
      INIT_28 => X"5B625A62A4A4A45B5B5B63A464A4645BA4A46464645CA4A464A46464A4A4645C",
      INIT_29 => X"62625A6262626262625A5A5A62625A5A5A625A5A625A62625A5A5A5A625A635A",
      INIT_2A => X"A362626262626262625A5A6262626262626262626262A3626262625A62626262",
      INIT_2B => X"98989898585858585858585858585858585858585050505862A2625962626262",
      INIT_2C => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A0",
      INIT_2D => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_2E => X"A8A8A8A8A8A8A8A8A8A0A8A8A0A0A0A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_2F => X"686868686868686868686868686068606868606860686068A8686868A8A8A8A8",
      INIT_30 => X"6A6A6A6A6A6A6A6A696A6A6A6969696968686969686868686868686868686868",
      INIT_31 => X"6B6C6C6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A",
      INIT_32 => X"ACACACA463A3A3A45A62625A62626262ACACA4A3A3A3A3A46CACA3AB6C6C6C6C",
      INIT_33 => X"5B5A5A5A5B6363635A5A5B5B5A5A5A5A625A5A5A62625A5AA3A35A5AA4A4A4A4",
      INIT_34 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B5A5A9A9A",
      INIT_35 => X"9B9B9B9B9B9B9B9BF6F6ED9BF6F6F6F6F6F6F6F69B9BEDF69B9B9B9B9B9B9B9B",
      INIT_36 => X"5151515151515151929251519A9A9A9A9B9B9B9B9B929B9B9B9B9B9B9B9B9B9B",
      INIT_37 => X"5151515149515151495151514949494951494949515151515151515151515151",
      INIT_38 => X"4949494949494949494949494949494951495149515151515151515151515151",
      INIT_39 => X"0000888800008888000088880000999849494951494949494949494949494949",
      INIT_3A => X"0000999900009999000099990000899900008889000088880000888800008888",
      INIT_3B => X"4949494949494949494949494949494948484948484848480000888800009998",
      INIT_3C => X"5151515151515151515151515151515151515151515151514949515149494949",
      INIT_3D => X"5959595959595959595959595959595959595959595959595151515151515151",
      INIT_3E => X"A2A2A2A2595A5AA2595959595959595959595959595959595959595959595959",
      INIT_3F => X"A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_40 => X"5A5B5B5B5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A635A5A5A6363A3A363636363",
      INIT_41 => X"5A5A5A5AA45B5B5AA4A4A4A4645C5B5B64646464645C64A4A46464645BA4A464",
      INIT_42 => X"5A625A62625A5A6262625A5A6262625A62625A5A625A5A625A5A5A5A5A5A5A5A",
      INIT_43 => X"5A62625A626262625A5A62625A62625A6262625A626262626262625A62625A62",
      INIT_44 => X"5898989858585858585858585858585850585858505050506262625A62626262",
      INIT_45 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098989898",
      INIT_46 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_48 => X"686868686868686868686868686868686868686868686868A8A8A868A8A8A8A8",
      INIT_49 => X"6A6A6A6A6A6A6A6A696969696869696968686868686868686868686868686868",
      INIT_4A => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6B6A6A6A6A",
      INIT_4B => X"5A5A62625A5A5A62A2A25A62ACACA362A3A3A4ACA4A4A3A36CA3A3AC6B6C6C6C",
      INIT_4C => X"5B5B5B5B5A5A5B5B5A5A5A5A5A5A5A5A6363625A5B5A63625A6263635A62625A",
      INIT_4D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B5B5A9A9B",
      INIT_4E => X"9B9B9B9B9B9B9B9BF6F6ED9BF6F6F6F6F6F6F6F69B9B9BF69B9B9B9B9B9B9B9B",
      INIT_4F => X"5151515151515151929252519B9B9A9A9B9B9B9B9B91929A9B9B9B9B9B9B9B9B",
      INIT_50 => X"5149494951515151515151514949495100994949515151495151515151515151",
      INIT_51 => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_52 => X"0000888800008888000088880049499849514949494949494949494949494949",
      INIT_53 => X"0000999900009999000099990000999900008888000088880000888800008888",
      INIT_54 => X"4949494949494949494949494949494948484849484848480000888800009998",
      INIT_55 => X"5151515151515151515151515151515151515151515151514949495149494949",
      INIT_56 => X"5959595959595959595959595959595959595959595959595151515951515151",
      INIT_57 => X"595A5A5A59595959595959595959595959595959595959595959595959595959",
      INIT_58 => X"A2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A5AA2A2",
      INIT_59 => X"625A5A5B5A5A5A625A625A5A5A5A5A5A5A5A5A5A63A35B5A6363636363A36363",
      INIT_5A => X"6363636363636363A4A464636464A4A4645C5C5C5C5C5C6464A464645B5B5B64",
      INIT_5B => X"625A5A5A62625A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A6262625A62",
      INIT_5C => X"62626262626262626262626262626262635A625A636363636363A3A35A5A6363",
      INIT_5D => X"5858989858585858585858585858585850505858595050506262626262626262",
      INIT_5E => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A098989898",
      INIT_5F => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_60 => X"A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_61 => X"6868686868686868686868686868686868686868A8A86868A8A8A8A8A8A8A8A8",
      INIT_62 => X"6A6A6A6A6969696A696969696868686968686868686868686868686868686868",
      INIT_63 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6B6B6A6A6A6A6A6A6A6A",
      INIT_64 => X"5A5A5A5A59595959A3595959A3A3A4A4A3A3A3A3A3A3ABA36BA4ABA46B6B6B6B",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_66 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B5A929A9B",
      INIT_67 => X"9B9B9B9B9B9B9B9BF6F6A49BF6F6F6F6F6F6F6F69B9B9BA49B9B9B9B9B9B9B9B",
      INIT_68 => X"51515151515151519A9292529B9B9A9A9A9B9B9B9A929191929292929B9A9A9A",
      INIT_69 => X"5149514951515151515151514949515100994949004949995151514951515151",
      INIT_6A => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_6B => X"0000888800008888000088880049499851494951494949494949494949494949",
      INIT_6C => X"0000999900009999000099990000999900008888000088880000888800008888",
      INIT_6D => X"4949494949494949494949494849494948484848084848480000888800009998",
      INIT_6E => X"5151515151515151515151515151515151515151515151514949515149494949",
      INIT_6F => X"5959595959595959595959595959595959595959595959595151515951515151",
      INIT_70 => X"595A595959595959595959595959595959595959595959595959595959595959",
      INIT_71 => X"A2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A29AA2A2A25A5A5A5A5A5A5A5A",
      INIT_72 => X"5B5B63635A5B5B5B5A625A5A5A5A5A5A5A5A5A5A6363A35A636363636363A363",
      INIT_73 => X"636363636363636364636363646464645C646464645C5C5C6464646464A4A464",
      INIT_74 => X"A3A3A3A3626363635A5A5A5A5A5A5A5A625A5A5A625A5A5A63635A5A63636363",
      INIT_75 => X"5A62625A6262626263635A62A3A36363A3A3A3A363A3A36363635A63A3A36363",
      INIT_76 => X"58585898585858585858585858585858505050505A5050506262626262626262",
      INIT_77 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A098989898",
      INIT_78 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_79 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A8A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_7A => X"68686868686868686868686868686868A8A8A868A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"696A6A6A69696969686869696868686868686868686868686868686868686868",
      INIT_7C => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_7D => X"595959595A5A5A59ACA45A59A4A3A3A3A3A3A3A4ACACA3A3ACACACAC6B6B6B6B",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B5A929B9B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized87\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized87\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9B9B9B9B9B9B9B9BEDA49B9BF6F6F6F69BEDF6F69B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_01 => X"51515151515151519A9A92529B9B9B9A929A9B9B929292929B9B9A929B9B9B9B",
      INIT_02 => X"4949494949494949515151494949514900099949000994990004999951514949",
      INIT_03 => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_04 => X"0000888800008888000088880049499849494949494949494949494949494949",
      INIT_05 => X"0000999900009999000099990000999900008888000088880000888800008888",
      INIT_06 => X"4949494949494949494949494849494948484848008848480000888800009998",
      INIT_07 => X"5151515151515151515151515151515151515151515151514949515149494949",
      INIT_08 => X"5959595959595959595959595959595959595959595959595151515951515151",
      INIT_09 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0A => X"A2A3A3A3A2A2A2A2A2A2A2A2A2A2A2A25A5A5A9A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_0B => X"A4A4A4A45B5B6464625A5A5A5A5A5A5A5A5A5A5A636363636363636363636363",
      INIT_0C => X"6363636363636363A4A4646464A4A4A4645C5C645C64646464645C64A4A4A4A4",
      INIT_0D => X"5A5A5A5AA363635B5A5A5AA3625A5A5A5A5A5A5A5A5A5A5A6363A36363636363",
      INIT_0E => X"A3A3A3A3A3A3A363A3A3A3A35A5A63635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"58585858585858585858585850505858505050505A5950505A625A5A63626262",
      INIT_10 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09898989898989898",
      INIT_11 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_13 => X"686868686868686868686868A8A8A868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"6969696968696969686868686868686868686868686868686868686868686868",
      INIT_15 => X"6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_16 => X"5A5A5A5A5A5A5A5AA3ACA35AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36B6B6B6B",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A",
      INIT_18 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B929A9B9B",
      INIT_19 => X"9B9B9B9B9B9B9B9B9B9B9B9BA4E4A39B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1A => X"05149499515151519A9A92929A9A9B9A929A9A929B9A92929B9B9B9B9B9B9B9B",
      INIT_1B => X"4951515151495151515151514949495104994949000994990099494900009999",
      INIT_1C => X"4949494949494949494949494949494949494949494949495149494951515151",
      INIT_1D => X"0000888800008888000088880049499849494949049494994949494949494949",
      INIT_1E => X"0000999900009999000099990000899900008888000088880000888800008888",
      INIT_1F => X"4949494949494949494949494849494948484848008848480000888800009988",
      INIT_20 => X"5151515151515151515151515151515151515151515151514949515149494949",
      INIT_21 => X"5959595959595959595959595959595959595959595959595151595951515151",
      INIT_22 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_23 => X"A2A2A3A3A2A2A2A25A5A9AA25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_24 => X"636363635AA363635A5A5A5A5A5A5A5A5A5A5A62A3635A5AA3A3A3A363636363",
      INIT_25 => X"A4636363A4A4A4A4A4A4A4A45C5C5C646464645C6464A4646464645C635B5C64",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A63A35B5A625A5A5A5A5A5AA35A5A5A6363636363636363",
      INIT_27 => X"5A5A5A635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"5858585858585858585858585050505050505050A35A5050A3A3A3A3A3A3A3A3",
      INIT_29 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09898A0A09898989858989898",
      INIT_2A => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_2B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A8A8A8A8A8A0A0A0A0A0A0A0A0A0A0",
      INIT_2C => X"6868686868686868A8A8A868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2D => X"6969696968686868686868686868686868686868686868686868686868686868",
      INIT_2E => X"6B6B6B6B6B6B6B6B6B6B6B6B6A6A6B6B6A6A6A6A6A6A6A6A6A6A6A6A6969696A",
      INIT_2F => X"5A5A5A5959595A5AA3AC5A59A3A3A3A3A3A3A3A3A3A3A4A3A3A3A3A36B6B6BA3",
      INIT_30 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA25A5A5AA2A2A262A2A26262",
      INIT_31 => X"9B9B9B9B929B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B929B9B9B",
      INIT_32 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_33 => X"09494949009249999A9A9A929292919A929A9B929B9B92929B9B9B9B9B9B9B9B",
      INIT_34 => X"4949494949494949494951490494995149494949000999490009499949494949",
      INIT_35 => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_36 => X"0000888800008888000088880049499849494949495149494951495149494949",
      INIT_37 => X"0000999900009999000099990000888900008888000088880000888800008888",
      INIT_38 => X"4949494949494949494949494849494948484848000888480000888800009988",
      INIT_39 => X"5151515151515151515151515151515151515151515151514949495149494949",
      INIT_3A => X"5959595959595959595959595959595959595959595959595151595951515151",
      INIT_3B => X"5959595A59595959595959595959595959595959595959595959595959595959",
      INIT_3C => X"A2A2A2A25A5A5A9A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"636363635A5A63A35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A635B5A5A",
      INIT_3E => X"6363636363636363645B5B6364646464A4A4645CA464A4A4A45C6464A4A4A4A4",
      INIT_3F => X"A3A363A3A3A3A3A35A5A63635A5A625A5A5A5A5A5A5A5A5A6363636363636363",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A635A5A5A",
      INIT_41 => X"585858585858585850585858505050505050505062635A505A5A5A5A5A5A5A5A",
      INIT_42 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A09898989858589898",
      INIT_43 => X"A0A0A0A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_44 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0",
      INIT_45 => X"68686868A8A8A868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_46 => X"6868686968686868686868686868686868686868686868686868686868686868",
      INIT_47 => X"6B6B6B6B6B6B6B6B6A6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A69696A6A69696969",
      INIT_48 => X"5A5A5A595A5A5A5A5A59595AA3A4A4A4ACA3A3A3ACACA4ACA4A4A4A46B6BABAC",
      INIT_49 => X"5B5A5A9AA3A3636363A3A3A35A5A5A6362625A5A62626262A2A2A2A2625A62A2",
      INIT_4A => X"9B9B9B9B9B9B9B9B9B9B52499B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B929B9B9B",
      INIT_4B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4C => X"00094999092494999A9A9A929A9B9B9B9B9B9B9A9B9B9A9A9B9B9B9B9B9B9B9B",
      INIT_4D => X"5151515151515151515151510494949904994949494949490949494900009999",
      INIT_4E => X"4949494949494949494949494949494951515149515151515151515151515151",
      INIT_4F => X"0000888800008888000088880009499800009999000099990000999904949499",
      INIT_50 => X"0000999900009999000099990000888900008888000088880000888800008888",
      INIT_51 => X"4949494949494949494949494848494948484848000088880000888800009998",
      INIT_52 => X"5151515151515151515151515151515151515151515151514949495149494949",
      INIT_53 => X"5959595959595959595959595959595959595959595959595151595951515151",
      INIT_54 => X"59595A5A59595959595959595959595959595959595959595959595959595959",
      INIT_55 => X"A2A2A2A25A5A5A9A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5BA4A4A45A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A59595959",
      INIT_57 => X"636363636363636364A46363645C6464A4A4645CA4645CA45C6464A4A4A46464",
      INIT_58 => X"5A6263635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A63635A5A63636363",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A63635B5AA3A3A3636363A3A3",
      INIT_5A => X"58585858585858585050505050505050505050505A5A5A515A5A59595A5A5A5A",
      INIT_5B => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A0989898989898989858585858",
      INIT_5C => X"A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_60 => X"6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A696A6A6A6969696968686969",
      INIT_61 => X"5A5A5A595A5A5A5A5959595AA3635A5AA3A3A4ACA3A3A3A3A3A3A3A36B6BA3A3",
      INIT_62 => X"A3A3A39AA3A3A3A3A3A3A3A3A3A3A3A36262A3A35A62A25AA262A26259595962",
      INIT_63 => X"92929B9B9B9393929B4A494A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9B9B9B",
      INIT_64 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_65 => X"49494949925249499A9A9A9A9B9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_66 => X"0000999900009999009949490009499949494949494949494949494949494949",
      INIT_67 => X"0049499951514949494949510949494900009999000099990000999900009999",
      INIT_68 => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_69 => X"0000999900009999000099990000888800008888000088880000888800008888",
      INIT_6A => X"4949494949494949494949494848494948484848000088880000888800009988",
      INIT_6B => X"5151515151515151515151515151515151515151515151514949495149494949",
      INIT_6C => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_6D => X"5A59595A59595959595959595959595959595959595959595959595959595959",
      INIT_6E => X"A2A2A2A25A5A5A9A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_6F => X"64645B5B5A5A5B645A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A5A5A5A59",
      INIT_70 => X"6363635A6363636364A4A46364645C64A4A4A464645C646464A4A4A45B5B5B5B",
      INIT_71 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"6363A3635A5A63635A5A5A5AA3A36363A3A3A3A3636363A35A5A5A625A5A5A5A",
      INIT_73 => X"5858585850505858505050505050505050505050A3A3A363A3A3A3A3A3A3A3A3",
      INIT_74 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09898A0A0989898985898989858585858",
      INIT_75 => X"A8A0A8A8A0A8A0A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_76 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_77 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_78 => X"68686868686868686868686868686868686868686868686868686868A8A8A8A8",
      INIT_79 => X"6B6B6B6B6A6A6A6B6A6A6A6A6A6A6A6A6A6A6A6A696969696869696968686868",
      INIT_7A => X"5A5A5A5A5A5A595A5A5A5A5A5A595959A3A3A25AA3A3ACA4ACA3A3A36BA3A3A3",
      INIT_7B => X"A3A39A9AA3A3A3A3A3A3A3A3A3A3A3A3A3A4A3A3625A63A3A262A25A5A5A595A",
      INIT_7C => X"9B9B9B9B4A4A5293494949499B9292529B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7E => X"49494949929249499B9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7F => X"0000999909494949000099990000999949494949494949494949494949494949",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(14),
      I2 => addrb(16),
      I3 => addrb(12),
      I4 => addrb_13_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__113_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(17),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized88\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized88\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_11_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_01 => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_02 => X"0000999900009999000099990000888800008888000088880000888800008888",
      INIT_03 => X"4949494949494949494949494848484948484848000088880000888800009988",
      INIT_04 => X"5151515151515151515151515151515151515151515151514949495149494949",
      INIT_05 => X"5959595959595959595959595959595959595959595959595159595951515151",
      INIT_06 => X"5959595A59595959595959595959595959595959595959595959595959595959",
      INIT_07 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_08 => X"5A5A5A5A5A5A5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A59595959",
      INIT_09 => X"5A5A5A5A5A5A5A5AA4A4A4A45C64645C5C64A4A45C646464A4A4A45C5A5A5A63",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"6363625AA3A36363A3A3A3A35A5A5A635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"585858585050505050505050505050505A5050505A5A5A5A5A5A5A5A5A5A625A",
      INIT_0D => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098989898989898985858989858585858",
      INIT_0E => X"A8A8A8A8A0A0A0A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_0F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"686868686868686868686868686868686868686868686868A8A8A8A8A8A8A8A8",
      INIT_12 => X"6A6A6B6B6A6A6A6A6A6A6A6A6A6A6A6A69696A6A696969696868686868686868",
      INIT_13 => X"5A5A5A595A5A5A5A595A5A5A5A5959595A5A5A5AA3A35A5AA3A3A3A3ABA3A4A4",
      INIT_14 => X"A3A39A9AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3ACA4A3A2A26262595A595A",
      INIT_15 => X"9B9B9B9B9B9B9B9B49494993524A49499B9B9B9A9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_16 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9B9B9B9B9B9B9B9A9A9B9B9B9A9A9B",
      INIT_17 => X"494949499A9252499B9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_18 => X"0949494900009999000099990000999900009999494949494949494949494949",
      INIT_19 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_1A => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_1B => X"0000999900009999000088990000888800008888000088880000888800008888",
      INIT_1C => X"4949494949494949494949494848484808484848000088880000888800009988",
      INIT_1D => X"5151515151515151515151515151515151515151515151514949494949494949",
      INIT_1E => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_1F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_20 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5A5A5A5A645A5A5A5CA4A4A45B5C646464A4A4A464645C64A4A45C535A5A5BA4",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"5050505850505050505050505050505062515050625A5A625A625A5A5A5A625A",
      INIT_26 => X"A0A0A0A0A0A0A0A0A0A0A0A098A0A0A098989898989898985858589858585858",
      INIT_27 => X"A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2A => X"6868686868686868686868686868686868686868A8A8A868A8A8A8A8A8A8A8A8",
      INIT_2B => X"6A6A6A6B6A6A6A6A6A6A6A6A696A6A6A69696969686869696868686868686868",
      INIT_2C => X"59595959595A59595A59595AA2A2625A5A5A5AA25A5A5A5A5A5A5A5AACA3A362",
      INIT_2D => X"A3A39A9BA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36262A3AC5959A25A",
      INIT_2E => X"9B9B9B9B9B9B9B9B49494A9B9B4949529B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A",
      INIT_2F => X"9B9B9B9B9B9B9B9B9B9B9B9B9A9A929A9B9B9B9B9B9B9A9B9A9A9A9A9A9A9A9A",
      INIT_30 => X"494949499A9292499B9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_31 => X"0000999900009999000099990000999900009999049494994949494949494949",
      INIT_32 => X"0000999900009999000099990000999900009999000099990494949900099949",
      INIT_33 => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_34 => X"0000999900009999000089990000888800008888000088880000888800008888",
      INIT_35 => X"4949494949494949494949494848484900884848000088880000888800009988",
      INIT_36 => X"5151515151515151515151515151515151515151515151514949494949494949",
      INIT_37 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_38 => X"59595A5959595959595959595959595959595959595959595959595959595959",
      INIT_39 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A59",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5A5A5A5AA45B5A5AA45B5B635A5A5B64A4A4A4A464645C64A45B5A5B5A5AA4A4",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"505050505050505050505050505050505A5A50505A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"A0A0A0A0A0A0A0A0A0A0A0A0989898A098989898589898985858585858585858",
      INIT_40 => X"A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_41 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_42 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_43 => X"68686868686868686868686868686868A8A8A868A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_44 => X"6A6A6A5A6A6A6A6A6A6A6A6A6969696968696969686868686868686868686868",
      INIT_45 => X"5A59595A5A595A5AA25A595AA2A2A2A25A62A2A25A5A62625A5A5A5A5A5A5A5A",
      INIT_46 => X"A39B9A9BA3A3A3A3A3A3A3A3A4A4A4A4A3A4A4A4A3A3A3A3625AA4A35A6262A2",
      INIT_47 => X"9B9B9A9A9B9B9B9B9B9B9B9B92929B9B9B9B9B9A9B9B9B9B919A9B9B9B9B9B92",
      INIT_48 => X"9292919292929292495192929A9A9A929A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_49 => X"094949499A9292499B9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4A => X"0000999900009999000099990000999900009999000099990049499949494949",
      INIT_4B => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_4C => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_4D => X"0000999900009999000088880000888800008888000088880000888800008888",
      INIT_4E => X"4949494949494949484949494848484800884848000088880000888800009988",
      INIT_4F => X"5151515151515151515151515151515151515151515151514949494949494949",
      INIT_50 => X"5959595959595959595959595959595959595959595959595959595951515151",
      INIT_51 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_52 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A59",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"5A5A5A5A5B5B5A5AA4645A5A5A5A5A5BA4A4A4A464645CA45B5A5A5B5A5BA4A4",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"50505050505050505050505050505050625A5A505A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_58 => X"A0A0A0A0A0A0A0A098A0A0A09898989898989898585898985858585850505058",
      INIT_59 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_5A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5C => X"686868686868686868686868A8A8A868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5D => X"6A6A625A6A6A6A6A69696A6A6969696968686868686868686868686868686868",
      INIT_5E => X"5A595A59595A5A5AA25A595AA2A2A262A2A2A2A26262A262625A5A5A5A5A5A62",
      INIT_5F => X"A49A9A9AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3625AA4A4A2A26262",
      INIT_60 => X"929A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B519B9B9B9B9B9251",
      INIT_61 => X"92929A9A5292929249515152525252499A9A92929A9A9A9A9A9A9A9A9A9A929A",
      INIT_62 => X"049494999A9292499A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_63 => X"4949495100994949000099990000999900009999000099990000999949494949",
      INIT_64 => X"4949494949494949494949495149514951514949515151515151515151515151",
      INIT_65 => X"0000888800008888000088880000999800009999000099990004999949494949",
      INIT_66 => X"0000999900009999000088880000888800008888000088880000888800008888",
      INIT_67 => X"4949494949494949484949494848484800884848000088880000888800009988",
      INIT_68 => X"5151515151515151515151515151515151515151495151514949494949494949",
      INIT_69 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_6A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6B => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_6C => X"5A5A5A5A5A5A5A5A63635B5A636363636363636363A3A363A3A3A363A3A3A3A3",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5B5A5A5A5A5A5AA4A4A464A46452645A5A5A5B5AA4A45B",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"505050505050505050505050505050505A5A5A515A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_71 => X"A0A0A0A0A0A0A0A09898A0A09898989898989898585858985058585850505050",
      INIT_72 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A8",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"6868686868686868A8A86868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"6A62625A696A6A6A696969696868686968686868686868686868686868686868",
      INIT_77 => X"5A59595A5A5A5A5A59595A5A62A2A262A2A2A2A2A2A2A2A262A262A26262625A",
      INIT_78 => X"A39A9A9AA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A3A3A3A25A5AA362A26262",
      INIT_79 => X"929292929B9393939B9B9B9B9A9B9B9B9A9A9A9A9B9B9A9A9A9A9B9B9B9B9B92",
      INIT_7A => X"9A92929292929A9A9A9292519A9A9A9A9A9A9A9A9A9A9A9A9292929A92929292",
      INIT_7B => X"494949499A9A92529A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9B9B9B",
      INIT_7C => X"4949494951515149515151515151515151515151515151514949515149494949",
      INIT_7D => X"0000999900009999000099990000999900009999000099994949494949494949",
      INIT_7E => X"0000888800008888000088880049499849494949494949490009994900009999",
      INIT_7F => X"0000999900008999000088880000888800008888000088880000888800008888",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(15),
      I2 => ena,
      I3 => addra(14),
      I4 => addra(12),
      I5 => addra_11_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__97_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__112_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(11),
      I1 => addra(13),
      I2 => addra(16),
      O => addra_11_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized89\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized89\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4949494949494949484949494848484800088848000088880000888800009988",
      INIT_01 => X"5151515151515151515151515151515151515151495151514949494949494949",
      INIT_02 => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_03 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_04 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_05 => X"63635B5B63636363636363636363636363636363636363636363636363636363",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A464A45B5A5B5A5A5A5B64645B5A",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"505050505050505050505050514850505A6263A35A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"A0A0A0A0A0A0A0A0989898989898989898989898585858585050505850505050",
      INIT_0B => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_0C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A0",
      INIT_0D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0E => X"68686868A8A86868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0F => X"6A62A2A26969696A686969696868686868686868686868686868686868686868",
      INIT_10 => X"5A5A5A595A5A5A5AA3A35A5AA3A4A3A3A3A3A3A3A3A3A3A3A3A3A2A3A2A2A3A3",
      INIT_11 => X"A39A9A92A3A3A363A3A3A3A3A3A3A3A3A3A3A3A35AA4A4A3A2A25A5A5AA2A262",
      INIT_12 => X"9292929292929292929292929A9A9A929A9A9A9A9A9A9A9A9B9A9A9A9B9B9B9B",
      INIT_13 => X"9A9A9A9A9A9A9A9A9A9A9A9A929A9A9A9A9A9A9A929A9A9A9292929292929292",
      INIT_14 => X"495151519A9292529A9A9A9A9B9B9A9A9B9B9B9B9B9B9B9B9B9B9B9B9A9A9B9B",
      INIT_15 => X"4949494949494949494949494949494949494949494949495151515151515151",
      INIT_16 => X"0000999900009999000099990000999900009999000099990094949949494949",
      INIT_17 => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_18 => X"0000999900008999000088880000888800008888000088880000888800008888",
      INIT_19 => X"4949494949494949484849494848484800008888000088880000888800009988",
      INIT_1A => X"5151515151515151515151515151515151515151495151514949494949494949",
      INIT_1B => X"5959595959595959595959595959595959595959595959595959595951515159",
      INIT_1C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1D => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_1E => X"5B635B5B63635B5B5B5B6363635B5A5A63636363636363636363636363636363",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A64A4A45B5B5A5A5B5B5B5B645B5B5B5B",
      INIT_20 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"505050505050505050505050A3484848A3A363A35A5A5A635A5A5A5A5A5A5A5A",
      INIT_23 => X"98A0A0A098989898989898989898989858989898505858585050505050505050",
      INIT_24 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_25 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A0",
      INIT_26 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_27 => X"A8686868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_28 => X"A3A4A4A469696969686868696868686868686868686868686868686868686868",
      INIT_29 => X"635A5A5AA3A4A4A35A5A63A3A25A5959625A5A62A36362A3A4A4A4A4A4A4A4A4",
      INIT_2A => X"A49A9A9AA3A3A3A4A3A3A3A3A3A3A3A3A4A3A3A35A5A5AA45A5A5A5A5A62625A",
      INIT_2B => X"515252525252524952525249929292929A9A9A929A9A9A9A9A9A9A9A9B9B9B9A",
      INIT_2C => X"9A9A9A9A92929292929292929292929292929292929292929292929292929292",
      INIT_2D => X"494949499A9292529292929A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9A9A9B9B",
      INIT_2E => X"4949494900994949000099990000999949494949494949494949494949494949",
      INIT_2F => X"0000999900009999000099990000999900009999000499994949494949494949",
      INIT_30 => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_31 => X"0000999900008889000088880000888800008888000088880000888800008888",
      INIT_32 => X"4949494949494949484848490848484800008888000088880000888800009988",
      INIT_33 => X"5151515151515151515151515151515151515151495151514949494949494949",
      INIT_34 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_35 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_36 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_37 => X"5B5A5A5A63636363636363636363636363636363636363636363636363636363",
      INIT_38 => X"636363635B5B5B5B5A5A5A5A5A5A5A5A5B5BA45B5B5B5B5B5A5A5A5B5A5B5A5A",
      INIT_39 => X"63636363636363636363636363636363A363636363A363A36363A36363A363A3",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A5B5B635B635B635B",
      INIT_3B => X"505050505050505048485050A35A4848A3A3A3A35A63A3A35A5A5A5A5A5A5A5A",
      INIT_3C => X"9898989898989898989898989898989858585898505050505050505050505050",
      INIT_3D => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A0",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A0A0A0A0A0",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"A3A26262686869626868686868686868686868686868686868686868A8686868",
      INIT_42 => X"5A6363635A595A5A5A595A5A5A59595A625A5A5A5A5A625A5AA2625A625A5A62",
      INIT_43 => X"A39A9A9AA3A3A3A3A3A3A3A3A3A3A3A363A3A4A4A3636363A3A3A3A363A3A3A3",
      INIT_44 => X"4949494949515249494949495252525192929292495292929A9A92529A9A9A9A",
      INIT_45 => X"92929A9A92929292929292929292929292929292929292929292929251525292",
      INIT_46 => X"494949499A9292529A9A9A929A9A9A9A9A9A9A9A9B9B9B9B9B9B9B9B9A9A9A9B",
      INIT_47 => X"0009994900009999000099990000999900009999004949994949494949494949",
      INIT_48 => X"0000999900009999000099990000999900009999000099994949494900099949",
      INIT_49 => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_4A => X"0000899900008888000088880000888800008888000088880000888800008888",
      INIT_4B => X"4949494949494949484848490088484800008888000088880000888800009988",
      INIT_4C => X"5151515151515151515151515151515151515151495151514949494949494949",
      INIT_4D => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_4E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4F => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_50 => X"5B5A5A5A5B5A5B5B6363635B63636363636363636363A3636363636363636363",
      INIT_51 => X"5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5A5B645B5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_53 => X"6363A3A363A36363636363635A5A63635A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"505050505050505048484848A3A35A48A3A3A3A3A4A363A363A3A363A3A3A3A3",
      INIT_55 => X"9898989898989898989898989898989850505858505050505050505050505050",
      INIT_56 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A098989898",
      INIT_57 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A8A8A8A0A0A0A0A0A0A0A0",
      INIT_58 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_59 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5A => X"626262626868615A6868686868686868686868686868686868686868A8A8A8A8",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5AA25A5A5A5A625A5A625A625A",
      INIT_5C => X"9A929292A3A363A3A3A3A3A35A63A3A35A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_5D => X"4949494949514949494949495149494992525252929292929A9A92929A9A929A",
      INIT_5E => X"9292929292929292929292929292929252525152924949525252929249494949",
      INIT_5F => X"49494949929292519A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A929A9A9A",
      INIT_60 => X"0000999900009999000099990000AAA90000AAAA009494AA0049499949494949",
      INIT_61 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_62 => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_63 => X"0000899900008888000088880000888800008888000088880000888800008888",
      INIT_64 => X"4949494949494949484848490008884800008888000088880000888800009988",
      INIT_65 => X"5151515151515151515151515151515151515151495151514949494949494949",
      INIT_66 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_67 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_68 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_69 => X"5B63635B63635B5B5B5B5B63636363636363636363636363636363A363636363",
      INIT_6A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A635B5B5B5A5B5B5B5B5B5B5A5B5B5A5B5B5B5B",
      INIT_6B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6D => X"505050504848485048484848A3A3A351A3A3A3A3A4A3A3A35A5A5A5A5A5A5A5A",
      INIT_6E => X"9898989898989898989898985898989850505050505050505050505050505050",
      INIT_6F => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A098989898",
      INIT_70 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_71 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"626262626868626268686868686868686868686868686868A8A8A868A8A8A8A8",
      INIT_74 => X"5A5A5A5A5A5A59595A5A5A5A595A5A595A5A5A5A625A5A5A62A2625A5A5A625A",
      INIT_75 => X"5A92515163A3A3A35A5A5B635A5959595A5A59595A5A5A5A5A5A5A5A5A59595A",
      INIT_76 => X"4949494949494949494949494949494951514949929292529292929291929292",
      INIT_77 => X"9292929292929292929292925252929249515252494951494949494949494949",
      INIT_78 => X"49494949929252519A9A9A9A9A9A9A9A92929A9A9A9292929A9A9A9A929A9A9A",
      INIT_79 => X"0000999900009999000099990000AA990000AAAA0000AAAA00094AAA04949499",
      INIT_7A => X"0000999900009999009494990000999900009999000099990000999900009999",
      INIT_7B => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_7C => X"0000889900008888000088880000888800008888000088880000888800008888",
      INIT_7D => X"4949494949494949484848480008884800008888000088880000888800009988",
      INIT_7E => X"5151515151515151515151515151515151515151495151514949494949494949",
      INIT_7F => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(12),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6262625A626262A25A626262A2626262626262A26262626262625AA2A2626262",
      INIT_01 => X"A2A2A26262A2A2A262626262626262A262626262625AA2626262626262626262",
      INIT_02 => X"A262A2A2A2A262A2A26262A2A2A262A2A2A262626262A2A262A262A2A2A2A262",
      INIT_03 => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A262A262",
      INIT_04 => X"A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_05 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2",
      INIT_06 => X"62A2626262A2A262A2A262A262A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A262",
      INIT_07 => X"625A62A2A262625A6262A2A262A2A262A2A26262A2626262A26262A2A2A2A2A2",
      INIT_08 => X"5A5A626262625A5AA2A2A26262A2A262A2626262626262625A5A62A2626262A2",
      INIT_09 => X"5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A625A5A5A5A5A625A5A5A5A62626262",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"5151515151515151515151515A5A51515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0E => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_10 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A625A62",
      INIT_11 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_12 => X"ABABABABABABABABABABABABAAABABABA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_13 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_14 => X"A4A4A4A4A4A3A4A4A4A4A4A46363A3A4636363635B5A5A5A5A5A5A5A5A5A5A5B",
      INIT_15 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5AA3A4A4A4635B63A3",
      INIT_16 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A625A5A625A5A5A5A5A",
      INIT_17 => X"625A5A5A625A626262625A625A5A5A5A625A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5A62625A5A5A5A62625A626262625A5A625A5A5A62A25A62625A62625A5A5A62",
      INIT_19 => X"A2A2625A626262626262625A5A62625A62626262A2A26262626262A262626262",
      INIT_1A => X"A26262A25A62A262A25A626262A2A2626262625A62625A5A62626262A2A2A2A2",
      INIT_1B => X"62A2A2A2A2A2A2A362A262A2625A62A262A2626262A2A26262A2A2A2A2A26262",
      INIT_1C => X"A2A2A2A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A26262A2A262A2A2",
      INIT_1D => X"A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_1E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262",
      INIT_1F => X"62A2A2A2A26262A2A2A2A2A2A2A2A26262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_20 => X"A2A262A2A2A262A2626262A2A2A2626262A262A2A262A262A262A262A2A2A2A2",
      INIT_21 => X"5A6262625A62625A5A5A5A5A5A5A5A5A6262625AA26262A2A2626262A2A2A262",
      INIT_22 => X"5A625A5A5A5A5A5A625A5A5A5A5A5A5A5A62625A625A5A5A5A5A5A5A625A5A5A",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_28 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_29 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A6262A2",
      INIT_2A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2B => X"ABABABABABABABABABABABABAAABABABA2A2AAAAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_2C => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_2D => X"A4A4A4A4A4A3A4A4A4A4A4A4A363A3A4636363635A5A5A5A5A5A5A5B5A5A5A5A",
      INIT_2E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A635A5A5AA3A4A4A4A36363A3",
      INIT_2F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_30 => X"625A625A625A6262625A62625A5A5A5A5A625A62625A5A625A5A5A625A5A5A5A",
      INIT_31 => X"625A5A62625A62625A6262625A5A5A626262625A5A625A62625A625A5A625A62",
      INIT_32 => X"A262626262A2626262625A62626262625A626262626262625A5A5A625A626262",
      INIT_33 => X"A2A26262626262A262626262A2A2A2A262A2625A62A262625A62A2A262625A62",
      INIT_34 => X"A2A2A2A2A2A2A2A2A262A2A2A2A2A262A2A2A2A26262A26262A262A2A2A2A262",
      INIT_35 => X"A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2A2",
      INIT_36 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_37 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_38 => X"A2A2A2A262A262A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A262A2A2A2A2A2A2",
      INIT_39 => X"625A5A5AA2A26262A262A2A2A2A2A2A2A2A262A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_3A => X"5A5A5A625A5A5A5A5A625A5A5A5A5A5A5A5A5A5A625A5A5A5A625A5A62625A5A",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5AA2625A5A5A5A5A5A5A5A",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A595A",
      INIT_40 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_42 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A6262A2",
      INIT_43 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"ABABABABABABABABABABABABA2ABABABA2AAA2AAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_45 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_46 => X"A4A4A4A4A4A3A4A4A4A4A4A4A363A4A4A36363635B5A5A5A5A5A5A635A5A5A5A",
      INIT_47 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A4A4A463A3A3",
      INIT_48 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_49 => X"5A5A5A625A5A5A625A5A5A5A6262625A5A5A5A62625A5A5A5A5A5A5A625A5A5A",
      INIT_4A => X"62625A6262A2625A6262626262625A5A625A62625A5A5A5A625A625A5A5A5A62",
      INIT_4B => X"62626262626262A262A2A262626262626262A2A2626262626262625A62625A62",
      INIT_4C => X"62626262A2A26262626262626262A2A262A2A2626262626262A262625AA26262",
      INIT_4D => X"A2A262A2A2A2A262A262A2A2A2A2A2A262A26262A2A26262A2A2A2A262A262A2",
      INIT_4E => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2",
      INIT_4F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_50 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_51 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_52 => X"5A5A5A5A5A62625A625A625A5A5A625A625AA262A262A2A2A2A2A262A2A2A2A2",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A625A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A6262A25A62",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A5A5A5A5A",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_58 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_5B => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A25A62A262",
      INIT_5C => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"ABABABABABABABABABABABABAAABABABA2A2A2AAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5E => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_5F => X"A4A4A4A4A4A3A4A4A4A4A4A4A363A4A4A36363A35A5A5A5A5A5A5A5B5A5A5A5A",
      INIT_60 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A463A463A3A3",
      INIT_61 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_62 => X"625A625A5A62625A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_63 => X"626262625A5A6262626262625A625AA25A5A5A625A5A5A62625A625A5A5A5A62",
      INIT_64 => X"626262A2A26262626262626262626262626262626262626262626262625A6262",
      INIT_65 => X"A2A262A26262A262A2A262A26262A26262A2A262A26262626262626262626262",
      INIT_66 => X"A2A2A2A2A2A2A2A2A2A2A2A2626262A2A2A262A262A2A2A2A2A262A2A2A2A2A2",
      INIT_67 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2",
      INIT_68 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_69 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6A => X"626262626262A2626262A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6B => X"6262625A6262A262625A625A625A626262626262626262626262626262626262",
      INIT_6C => X"5A5A5A5A625A5A5A5A5A5A625A5A625A5A625A5A5A625A5A6262625A62A25A62",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A625A5A5A5A5A625A",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_71 => X"5151515151515151515151515A5A59515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"5959595959595959595959595959595959595959595959595959595951515959",
      INIT_73 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A",
      INIT_74 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A2A2A25A5A5A5A",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"ABABABABABABABABABABABABAAABABABA2AAAAAAA2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_77 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB",
      INIT_78 => X"A4A4A4A4A4A3A4A4A4A4A4A4A3A3A4A4A36363A35A5A5A5B5A5A5A5B5A5A5A5A",
      INIT_79 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA4A4A45AA463A3A4",
      INIT_7A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A5A5A",
      INIT_7B => X"5A5A5A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7C => X"626262625A5A5A6262626262626262625A5A62625A625A5A5A5A5A5A5A625A62",
      INIT_7D => X"6262A2A262A262A262626262626262A262A262A262626262626262625A62A2A2",
      INIT_7E => X"6262A2A2A2A262A26262A26262A2A2A2A2A262A262A2626262A2A2A2A2626262",
      INIT_7F => X"A262A2A2A2A2A2A262A2A2A26262A2A262A2626262A2A2A2A2A2A2A2A2A2625A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => addra(12),
      I3 => ena,
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized90\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized90\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal addra_16_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_16_sp_1 <= addra_16_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_01 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A595A5959",
      INIT_02 => X"63635B5B636363A3A36363636363636363636363636363636363636363A3A363",
      INIT_03 => X"5A5A5A5A5A5A5A5A63A3635A5A5A63635A5A5A5A5B5A5A635A5A5A5A5B635B5A",
      INIT_04 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_06 => X"484850504848484848484848A3A3A3A3A3A363A35AA3A3A35A5A5A5A5A5A5A5A",
      INIT_07 => X"9898989898989898989898985050589850505050505050505050505050505050",
      INIT_08 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A09898989898989898",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"5A62626268615A5A686868686868686868686868A8A86868A8A8A8A8A8A8A8A8",
      INIT_0D => X"595A5A5A5A5A59595A595A5A59595A5A5A5A5A62625A5A5A5A5A5A5A625A5A5A",
      INIT_0E => X"529251515959595959595A595A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"4949494949494949494949494949494949494949525149495151929251515151",
      INIT_10 => X"9292929292929292929292929292929292929292494952524949494949494949",
      INIT_11 => X"49494949929252519A9A9A929A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A92929A9A",
      INIT_12 => X"00009999000099990000999900009999000099990000AAAA0000AAAA0049994A",
      INIT_13 => X"0009994900009999000099994949494949494949000999490000999900009999",
      INIT_14 => X"0000888800008888000088880000999800009999000099990000999900494999",
      INIT_15 => X"0000889900008888000088880000888800008888000088880000888800008888",
      INIT_16 => X"4949494949494949084848480000888800008888000088880000888800009988",
      INIT_17 => X"5151515151515151515151515151515151515151494951514949494949494949",
      INIT_18 => X"5959595959595959595959595959595959595959595959595959595951595959",
      INIT_19 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1A => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959",
      INIT_1B => X"5A5B63636363635B63636363636363636363636363636363A3A3A363A3A3A3A3",
      INIT_1C => X"5A5A5A5A5A5A5A5A636363A363636363636363635B636363635A5A63635B5A5A",
      INIT_1D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A595A5A",
      INIT_1F => X"4848485048484848A3484848A3A3A3A3A3A3A3A35959595A5A5959595A5A5959",
      INIT_20 => X"9898989898989898989898985050505050505050505050505050505050505050",
      INIT_21 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09898A0A0989898989898989898989898",
      INIT_22 => X"A8A8A8A8A8A8A8A8A8A8A8A8A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_23 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_24 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_25 => X"5A5A5A5A615A5A626868686868686868A8686868A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_26 => X"595A5A5A5A595A595A5A595A5959595A5A5A5A5A5A5A5A5A5A5A5A62625A5A5A",
      INIT_27 => X"52515151595A5A595A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_28 => X"4949494949494949494949494949494949494949494949495151514951515151",
      INIT_29 => X"9251515192929292929292929292929249525292494949494949494949494949",
      INIT_2A => X"00494999929251519A9A9A929A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A51519292",
      INIT_2B => X"00009999000099990000999900009999000099990000AA990000AAAA000A4AAA",
      INIT_2C => X"0000999900009999000099990000999900009999094949490000999900009999",
      INIT_2D => X"0000888800008888000088880000999800009999000099990494949900009999",
      INIT_2E => X"0000888900008888000088880000888800008888000088880000888800008888",
      INIT_2F => X"4949494949494949084848480000888800008888000088880000888800009988",
      INIT_30 => X"5151515151515151515151515151515151515151494951514949494949494949",
      INIT_31 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_32 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_33 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A59595959",
      INIT_34 => X"6363636363636363A3A363A36363A3A36363636363636363A3636363636363A3",
      INIT_35 => X"5A5A5A5A5A5A5A5AA36363A46363636363636363636363636363636363636363",
      INIT_36 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_37 => X"59595959595959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_38 => X"4848484848484848A35B494863A3A3A35A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_39 => X"9898989898989898505098985050505050505050505050505050505048485050",
      INIT_3A => X"A0A0A0A0A0A0A0A0A0A0A0A09898A0A098989898989898989898989898989898",
      INIT_3B => X"A8A8A8A8A8A8A8A8A8A8A8A8A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_3C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3E => X"5A5A5A5A5A625A626868686168686868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3F => X"595A5A595A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"51515151595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_41 => X"0000999900049999494949494949494948484949484848485151514951515151",
      INIT_42 => X"9292929292929292929292925252929249494949494949494949494949494949",
      INIT_43 => X"0049499A92925251929292929A9292929A9A9A9A9A9A9A9A929A9A9A92929292",
      INIT_44 => X"0000999900009999000099990000999900009999000099990000AA990000AAAA",
      INIT_45 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_46 => X"0000888800008888000088880000999800049999000099990000999900009999",
      INIT_47 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_48 => X"4949494948484949008848480000888800008888000088880000888800008988",
      INIT_49 => X"5151515151515151515151515151515151515151494951514949494949494949",
      INIT_4A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4C => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5959595A",
      INIT_4D => X"6363636363636363636363636363636363A363636363636363636363A3636363",
      INIT_4E => X"5B5B5A5A5B5B5B5BA36363A4636363A363636363636363636363636363636363",
      INIT_4F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_50 => X"5A5A5A5A595A5A5959595959595959595A595A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_51 => X"48484848494848485A5A52495A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"9898989890989898505050505050505050505050505050504850505048484848",
      INIT_53 => X"A0A0A0A0A0A0A0A098A0A0A09898989898989898989898989898989898989898",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"5A5A5A5A5A5A5A6268686862A8A86868A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_58 => X"5A5A595A5A5A5A5A5A595A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"515151515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_5A => X"0000999900008999484848484848484848484848484848485151514851515151",
      INIT_5B => X"5151519292925251515151914949495149494949494949494949494900994949",
      INIT_5C => X"4949494A929252519A929292929A929A92929292919292929292929292929192",
      INIT_5D => X"000099990000999900009999000099990000999900009999000099990000A999",
      INIT_5E => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_5F => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_60 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_61 => X"4949494948484849008848480000888800008888000088880000888800008888",
      INIT_62 => X"5151515151515151515151515151515151515151494951514949494949494949",
      INIT_63 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_64 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_65 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A5959595A",
      INIT_66 => X"636363636363636363636363A3A36363636363636363636363636363A3A36363",
      INIT_67 => X"5A5A5A5A5A5A5A5AA3A3A463636363A363636363636363636363636363636363",
      INIT_68 => X"5A5A5A5A5A5A5A5A5B5A5A5A63635B5B636363635B5B635B5B5B5B5B5B5B5B5A",
      INIT_69 => X"5A5A5A5A5A5A5A5A5A5A5A5A59595A5A595959595A5959595A5A5A5A5A5A5A5A",
      INIT_6A => X"48484848494949495A595A5162625A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"9898989850509098505050505050505050505050505050504848485048484848",
      INIT_6C => X"A0A0A0A0A0A0A0A0989898A09898989898989898989898989898989898989898",
      INIT_6D => X"A8A8A8A8A8A8A8A8A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_70 => X"5A5A5A5A5A5A5A5A68685A5AA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_71 => X"5A5A595A5A5A595A5A5A5A59595959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"515151515A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A",
      INIT_73 => X"0000999900008889484848484848484848484848484848485151494851515151",
      INIT_74 => X"5151515151515151515151514949494949494949494949494949494900994949",
      INIT_75 => X"05149499515151519A9A92929292929292929292519191915151515151515151",
      INIT_76 => X"000099990000999900009999000099990000999900009999000099990000A999",
      INIT_77 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_78 => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_79 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_7A => X"4949494948484849000888480000888800008888000088880000888800008888",
      INIT_7B => X"5151515151515151515151515151515151515151494949514949494949494949",
      INIT_7C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7E => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A59595959",
      INIT_7F => X"6363636363636363A3A363636363636363636363636363636363636363A46363",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(15),
      I2 => ena,
      I3 => addra(14),
      I4 => addra(12),
      I5 => addra_16_sn_1,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(16),
      I1 => addra(11),
      I2 => addra(13),
      O => addra_16_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized91\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized91\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized91\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized91\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5A5A5A5A5A5A5AA3A4A35A6363A3A363636363636363636363636363636363",
      INIT_01 => X"5B6363635A5A5A5A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_02 => X"62635A5A5A5A5A5A5A635A5A5B63635B63636363636363636363636363636363",
      INIT_03 => X"494949484949494959595959595959595A59625A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_04 => X"9090909850505050505050505050505050505050484850504848484848484848",
      INIT_05 => X"A0A0A0A09898A0A0989898989898989898989898989898989898989898989898",
      INIT_06 => X"A8A8A8A8A8A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_07 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_08 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_09 => X"5A5A5A5A5A5A5A5AA8626262A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0A => X"595A5A5A5A59595A5A5A5A595A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"519251515A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_0C => X"0494994900008888048484884848484848484848484848485151484851515151",
      INIT_0D => X"5151515151515151515151514949494949494949494949494949494949494949",
      INIT_0E => X"0514949A51515151929292519292919251919292515151515151515151515151",
      INIT_0F => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_10 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_11 => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_12 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_13 => X"4949494948484848000088880000888800008888000088880000888800008888",
      INIT_14 => X"5151515951515151515151515151515151515151494949514949494949494949",
      INIT_15 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_16 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_17 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595A5959595A",
      INIT_18 => X"6363636363A3A363636363636363636363636363636363636363636363A46363",
      INIT_19 => X"5A5A5A5A5A5A5A5AAC5A5A5A6363A3A463636363636363636363636363A3A363",
      INIT_1A => X"5A5959595A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1B => X"A3A3A3A3636363A35A5A63635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_1C => X"494949495A4949495A5A5A5A62A2625A5959595A595859595A595959625A5A5A",
      INIT_1D => X"5050505050505050505050505050505048505050484848484848484849494948",
      INIT_1E => X"A0A0A0A098989898989898989898989898989898989898989898989890909898",
      INIT_1F => X"A8A8A8A8A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_21 => X"A8A8A8A8B0A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"5A5A5A5A5A5A5A5A625A5A5AA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"595A595A59595A595A5959595A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_24 => X"519292515A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_25 => X"4949494949494949048484884848484848484848484848485151484851515151",
      INIT_26 => X"5151515151515151515151514949495149494949494949494949494949494949",
      INIT_27 => X"0514949992925151915151929192929292919191515151915151519151515151",
      INIT_28 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_29 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_2A => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_2B => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_2C => X"4949494948484848000088880000888800008888000088880000888800008888",
      INIT_2D => X"5151515951515151515151515151515151515151494949514949494949494949",
      INIT_2E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_30 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A595A5959595959",
      INIT_31 => X"636363A36363636363636363636363636363636363636363636363636363A363",
      INIT_32 => X"5A5A5A5A5A5A5A5A5A5A5A5AA3A3625A636363A363636363A3A3A3A36363A3A3",
      INIT_33 => X"5A5A5A5A5959595A595959595A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_34 => X"5A5A5AA35A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_35 => X"494949495A5A49495A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959595A5959",
      INIT_36 => X"5050505050505050505050505050505048484850484848484948484849494949",
      INIT_37 => X"9898A0A098989898989898989898989898989898989898989898989850509090",
      INIT_38 => X"A8A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3A => X"B0B0B0A8B0B0B0B0B0B0B0B0A8A8A8B0A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5AA8A8A861A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3C => X"595A5A59595959595A5A5A5A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3D => X"519292525A5A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A59595A",
      INIT_3E => X"4949494949494949484949494848484848484848484848485149484851515151",
      INIT_3F => X"5151515192925292515252524949495149494949494949494949494949494949",
      INIT_40 => X"0514949951515151515151519191515151515151515151519151515151919291",
      INIT_41 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_42 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_43 => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_44 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_45 => X"4949494908484849000088880000888800008888000088880000888800008888",
      INIT_46 => X"5151515951515151515151515151515151515151494949514949494949494949",
      INIT_47 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_48 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_49 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959",
      INIT_4A => X"63636363636363636363636363636363636363636363636363636363636363A3",
      INIT_4B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3635A5AA3A3A3A3A3A3A3A3636363A3",
      INIT_4C => X"5A5A5A5A5A5A5A5A5A5A5A5A59595959595959595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4D => X"5959635A595959595A5959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4E => X"494949495A5A5A495A5A5A5A5A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_4F => X"5050505050505050505050504848505048484848484848484949494949494949",
      INIT_50 => X"9898989898989898989898989898989898989898989898985090989850505050",
      INIT_51 => X"A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A0",
      INIT_52 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_53 => X"B0B0B0B0B0B0B0B0B0B0B0B0A8B0B0B0A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_54 => X"5A5A5A5A5A5A5A5A5A5A5A5AA8A8A15AA8A8A8A8A8A8A8A8A8A8A8A8B0B0A8A8",
      INIT_55 => X"5A5A595A595A595A5A5959595A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_56 => X"5A9A92925A625A5AA2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A",
      INIT_57 => X"4949494949494949494949494848484848484848484848485149494851515151",
      INIT_58 => X"92515151929292925252529249494A4A51514949494949494949494949494949",
      INIT_59 => X"0514949951515151515251929191915192929292929292929292929251515151",
      INIT_5A => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_5B => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_5C => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_5D => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_5E => X"4849494900088848000088880000888800008888000088880000888800008888",
      INIT_5F => X"5151595951515151515151515151515151515151494949514949494949494949",
      INIT_60 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_61 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_62 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A595A59595959595959",
      INIT_63 => X"636363636363636363636363636363636363636363636363A363636363636363",
      INIT_64 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A4A363A3A3A4A463636363",
      INIT_65 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595959595A5A5A5A",
      INIT_66 => X"5A5AA35A5A5A5A5A5A595A5A59595A59595959595A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_67 => X"494949495A5A5A5A5A5A5A5A5A5A5A5A5A5A625A5A625A5A5A5A625A5A5A5A5A",
      INIT_68 => X"5050505050505050485050504848484848484848494949484949494949494949",
      INIT_69 => X"9898989898989898989898989898989898989898909898985050509050505050",
      INIT_6A => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A0",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6C => X"B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A8A8A8B0A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"5A5A5A5A5A5A5A5A5A5A5A5AA8615A5AA8A8A8A8A8A8A8A8A8A8A8A8B0B0B0A8",
      INIT_6E => X"59595A595A59595A595A59595A5A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6F => X"5A9A9A92A2A2A2A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A",
      INIT_70 => X"4949494949494949494949494848484948484848484848485149494991515151",
      INIT_71 => X"51515151529252514A5152524949494949494949494949494949494949494949",
      INIT_72 => X"0514949951515151919251919292919192929292929292929292929251929292",
      INIT_73 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_74 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_75 => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_76 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_77 => X"4848494900088848000088880000888800008888000088880000888800008888",
      INIT_78 => X"5151595951515151515151515151515151515151494949514949494949494949",
      INIT_79 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7B => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A595A5A5959595959",
      INIT_7C => X"636363636363636363636363636363636363636363636363A363636363636363",
      INIT_7D => X"5A5A5A5AA3A35B5AA3A3A3A3A3A3A3A35B63A3A35A5A5A5B5A5A5A5A5A5A5A5A",
      INIT_7E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5B5B5A5B5B5B5A5A5A5A",
      INIT_7F => X"5A5A635A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595959595A5A5A59",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__111_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized92\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized92\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized92\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized92\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A4949495A5A5A5A5A5A5A5A5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_01 => X"5050505050505050484848484848484849494848494949494949494949494949",
      INIT_02 => X"9898989898989898989898989898989898989898909090905050505050505050",
      INIT_03 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09898A0A098989898",
      INIT_04 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A8A8",
      INIT_05 => X"B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A8B0B0B0A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_06 => X"5A5A5A5A5A5A5A5A5A5A5A5AA0595A5AA8A8A8A8A8A8A8A8A8A8A8A8B0B0B0B0",
      INIT_07 => X"5A5A5A59595A5959595A5A595A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_08 => X"A29A9A92A2A2A2625AA2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_09 => X"4949494949494949494949494848494948484848094949480514949991915191",
      INIT_0A => X"9292525252525252495252524949494949495151514951515151515149515149",
      INIT_0B => X"00514999925151519191919191919192929292929A9292929A9A9A9A92929292",
      INIT_0C => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_0D => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_0E => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_0F => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_10 => X"4848494900008888000088880000888800008888000088880000888800008888",
      INIT_11 => X"5151595951515151515151515151515151515151494949494949494949494949",
      INIT_12 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_13 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_14 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A59595A5959595959",
      INIT_15 => X"515159595A5151515A5A5A5A635B5B5A63636363636363636363636363636363",
      INIT_16 => X"5A5A5A5A5A5A5A5A595959595A5A59595A5A5A5A59595A5A5159595959595959",
      INIT_17 => X"5A5A5A596363635A63636363636363635A5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_18 => X"5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A59595959",
      INIT_19 => X"5A5A49495A5A5A5A625A5A5A625A5A5A5A5A5A625A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_1A => X"5050505048485050484848484949484849494949494949494949494949494949",
      INIT_1B => X"9898989898989898989898989898989890909898505090905050505050505050",
      INIT_1C => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A098989898",
      INIT_1D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A0",
      INIT_1E => X"B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1F => X"5A5A5A5A5A5A5A5A5A5A5A5A595A5A5AA8A8A8A1A8A8A8A8A8A8A8A8B0B0B0A8",
      INIT_20 => X"5A595A59595A5A595A5A5A5A5A5A5A595A595A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_21 => X"5A9A9A925A5A5A5A5A5AA2625A5A5A5A5A5A5A5A595A5A5A5A5A5A5A595A5A5A",
      INIT_22 => X"4951515149494949494949490009994900494999000999495149494992915191",
      INIT_23 => X"9A9A9A9A92929A9A495292924949494952525252515252525151515151515151",
      INIT_24 => X"0052499992925252929291929A9A9A9292929292515192929292925292929292",
      INIT_25 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_26 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_27 => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_28 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_29 => X"4848494900008888000088880000888800008888000088880000888800008888",
      INIT_2A => X"5159595951515151515151515151515151515151494949494949494949494949",
      INIT_2B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2D => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_2E => X"59595959595959595959595959595959595959595A595959595A5A5A5A5A5A5A",
      INIT_2F => X"6363A3A35A5A5A5A5A5A5A5A595A5A5A59595A5A595959595959595959595959",
      INIT_30 => X"5A5A5A5A5A595A5A6363635B63636363636363636363636363636363A3A3A363",
      INIT_31 => X"A3A3A36363A36363636363636363636363636363636363635A5AA3A35B5B5A5A",
      INIT_32 => X"5A5A5A496363625AA3A3A3A3ACA4A3A3ACACACACACA4ACACA3A3A4ACA3A3A3A3",
      INIT_33 => X"4850505048484848484848484949494949494949494949494949494949494949",
      INIT_34 => X"9898989898989898989898989090989890909090505050505050505050505050",
      INIT_35 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09898A0A09898989898989898",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A8A0A0A0A0",
      INIT_37 => X"B0B0B0B0F0F0F0B0F0F0F0F0F0F0F0F0B0B0B0F0A8B0B0B0A8A8A8A8A8A8A8A8",
      INIT_38 => X"5A5A5A5A5A5A5A5A625A5A5A61A2A2A2A8A8A1A2A8A8A8A8A8A8A8A8B0B0B0A8",
      INIT_39 => X"595A59595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3A => X"5A9A9A9A5A5A5A5AA36363635AA3A3A35A5A5A5A5A5A5A5A5A5A5A5A595A5A5A",
      INIT_3B => X"4951515149494949494949490099494900009999000499999151494992915151",
      INIT_3C => X"9292929292929292495292924949494949515252515151515151515151515149",
      INIT_3D => X"005249AA92929292929292929A92929292929292929292929292929292929292",
      INIT_3E => X"000099990000999900009999000099990000999900009999000099990000AA99",
      INIT_3F => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_40 => X"0000888800008888000088880000888800008888000088880000888800009998",
      INIT_41 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_42 => X"0848484900008888000088880000888800008888000088880000888800008888",
      INIT_43 => X"5959595951515151515151515151515151515151494949494949494949494949",
      INIT_44 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_45 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_46 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5959595959595959",
      INIT_47 => X"595A5A5A59595959595A595959595A5A59595959595959595959595959595959",
      INIT_48 => X"A3A3A3A3A3A3A3A3A3A3A3A363A3A3A35A5A626259595A5A595959595A5A5A5A",
      INIT_49 => X"5959595AA3635A5A63636363636363636363635B63636363A3A36363A3A3A3A3",
      INIT_4A => X"A363636363636363636363636363636363636363636363635A5AA3A35A5A5A5A",
      INIT_4B => X"ACACACA4ACACACACA3A3ACACA3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A363",
      INIT_4C => X"4848484848484848494949494949494949494949494949494949494952494949",
      INIT_4D => X"9898989898989898989898989090909050509090505050505050505050505050",
      INIT_4E => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A0989898989898989898989898",
      INIT_4F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A8A8A8A0A0A0A0A0A0A0A0",
      INIT_50 => X"B0B0B0B0F0F0F0B0F0F8F8F8F0F0F0F0F0F0F0F0B0B0B0B0B0B0B0B0A8A8B0B0",
      INIT_51 => X"5A5A5A5AA25A5A5AA2A2A2A259A2A2A2A8A162A2A8A8A8A8A8A8A8A8B0B0A8A8",
      INIT_52 => X"A4635A59ACACACACACACACACACACACACA3A3A4A45A5A63A35A5A5A5A5A5A5A5A",
      INIT_53 => X"639B9A9AADACACA3A4A4A4ACACA4A4A45A5AA3AC5A5A5A5A5A5A5A5A595A5A5A",
      INIT_54 => X"4949494949494949049494994949494949494949494949499151514992919151",
      INIT_55 => X"9292929292929292495292525149524952525252515251525151515149494949",
      INIT_56 => X"009249AA9A929292929292929A9292929292929A929292929292929292929292",
      INIT_57 => X"000099990000999900009999000099990000999900009999000099990000AAA9",
      INIT_58 => X"0000888800008888000088880000999900009999000099990000999900009999",
      INIT_59 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_5A => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_5B => X"0008884800008888000088880000888800008888000088880000888800008888",
      INIT_5C => X"5959595951515159515151515151515151515151494949494949494949494949",
      INIT_5D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5F => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A59595A5A5A5A5A5959595959595A5959",
      INIT_60 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_61 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A36363A3A3635B5A5AA3A363A3A3A3A3A3",
      INIT_62 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_63 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_64 => X"A4A4A4A4A3A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_65 => X"48484848494949484949494949494949494949494949494949494949A4524949",
      INIT_66 => X"9898989898989898909090989090909050505090505050505050505048484850",
      INIT_67 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A0989898989898989898989898",
      INIT_68 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A8A0A0A0A0A0A0A0A0",
      INIT_69 => X"B0B0B0B0F8F0F0F0F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0B0F0F0F0A8B0B0B0",
      INIT_6A => X"A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A4A1A2A2A3A8A8A8A8A8A8A8A8B0B0A8A8",
      INIT_6B => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6C => X"A4A39A92ACADADACA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6D => X"4949494949494949494949494949494949494949494949499151515192929191",
      INIT_6E => X"9292929292929292525252924949495249494949494949494949494904949949",
      INIT_6F => X"00924999929292929292929A9A9292929292929A925292929292929292919292",
      INIT_70 => X"00009999000099990000999900009999000099990000999900009999000099AA",
      INIT_71 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_72 => X"0000888800008888000088880000888800009888000099990000999900009999",
      INIT_73 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_74 => X"0008884800008888000088880000888800008888000088880000888800008888",
      INIT_75 => X"5959595951515159515151515151515151515151494949494949494949494949",
      INIT_76 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_77 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_78 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5959595959595959",
      INIT_79 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A3A3A3A3A3A3",
      INIT_7A => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7C => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7D => X"A4A4A4A4A4A3A4A4A4A4A4A4A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_7E => X"49494848494949494949494949494949494949494949494949494949A4A4524A",
      INIT_7F => X"9898989890989898909090905050909050505050505050504848505048484848",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__110_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized93\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized93\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized93\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized93\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A0A0A0A0A0A0A0A0A0A0A0A098A0A0A098989898989898989898989898989898",
      INIT_01 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_02 => X"B0B0B0B0F8F0F0F0F8F8F8F8F8F8F8F8F0F0F8F8F0F0F0F0F0F0F0F0A8B0B0F0",
      INIT_03 => X"ACACACACACACACACACACACACA3ACACACA4ACA4A4A8A8A8ABA8A8A8A8A8A8A8A8",
      INIT_04 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACA4A4A4ACACA4A4",
      INIT_05 => X"A4A49A9AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_06 => X"49494949494949494A4949494949494949494949514949499191515192929191",
      INIT_07 => X"9292929192929292525292925252525252525252494A52524949494949494949",
      INIT_08 => X"009249999292929292929A9A9A9A92929292929A929292929292929251515192",
      INIT_09 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_0A => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_0B => X"0000888800009988000099990000999900009999000099990000999900009999",
      INIT_0C => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_0D => X"0008884800008888000088880000888800008888000088880000888800008888",
      INIT_0E => X"5959595951515159515151515151515149515151494949494949494948494949",
      INIT_0F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_10 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_11 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5A5A5A5A5959595959595959",
      INIT_12 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_13 => X"A3A36363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_14 => X"636363636363636363636363636363636363636363636363636363636363A363",
      INIT_15 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3A3636363A36363636363636363",
      INIT_16 => X"A3A3A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_17 => X"494949494949494949494949494949494A4A49494A4A4A4A49494A4AA4A4A45B",
      INIT_18 => X"9898989890909090909090905050505050505050505050504848484849484848",
      INIT_19 => X"A0A0A0A0A0A0A0A0A0A0A0A0989898A098989898989898989898989898989898",
      INIT_1A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A8A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_1B => X"B0B0B0A8F8F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0A8B0F0F0",
      INIT_1C => X"ACACACACACACACACACACACACACACACACACACACACA8A8ACACA8A8A8A8A8A8A8A8",
      INIT_1D => X"A4A4A4A4A4A4A4A4A4A4A4A4ACACACACACACACACACACACACACACACACACACACAC",
      INIT_1E => X"A4A49B9AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1F => X"525252525252525252525252494A4A524A4A494951515149919151519A929291",
      INIT_20 => X"9292929A925292925252929252525252525252525252525252524A5252524A52",
      INIT_21 => X"009249999A9A9A9A92929A929A92929292929A9A929251919292929292929292",
      INIT_22 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_23 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_24 => X"0000999800009999000099990000999900009999000099990000999900009999",
      INIT_25 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_26 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_27 => X"5959595951515159515151515151515151515151494949494949494948494949",
      INIT_28 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_29 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2A => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A5A5959595959595959",
      INIT_2B => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_2C => X"6363636363636363636363636363636363636363A3636363A3A3A3A3A3A3A3A3",
      INIT_2D => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_2E => X"6363636363636363636363636363636363636363636363636363636363636363",
      INIT_2F => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A363A3A3A3636363A3",
      INIT_30 => X"4949494949494949494949494A4A49494A4A4A4A4A4A4A4A5B4A4A4AA3A3A3A3",
      INIT_31 => X"9090989890909090505050905050505050505050484848504848484849494949",
      INIT_32 => X"A0A0A0A0A0A0A0A0989898A09898989898989898989898989898989898989898",
      INIT_33 => X"A8A8A8A8A8A8A8A8A8A8A8A8A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_34 => X"B0B0A8A8F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F8F0F0F0F0A8B0F0F0",
      INIT_35 => X"ACACACACACACACACACACACACACACACACACACACACA8ACACACA8A8A8A8A8A8A8A8",
      INIT_36 => X"ACA4ACA4ACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_37 => X"A4A4A39AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACA4A4A4",
      INIT_38 => X"525252525252525252525252495252524A4A494951515151919191519A929292",
      INIT_39 => X"9292929292925292525292925252525252525252525252525252525252525252",
      INIT_3A => X"00924999929B9A92929292929292929292929A9A925191925252929292929292",
      INIT_3B => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_3C => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_3D => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_3E => X"0000888800008888000088880000888800008888000088880000888800009999",
      INIT_3F => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_40 => X"5959595951515159515151515151515149515151494949494949494908484849",
      INIT_41 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_42 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_43 => X"A2A262A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A595959595959595A",
      INIT_44 => X"63636363A3A3A3A36363A3A363636363A363636363A3A3A3A3A3A363A3636363",
      INIT_45 => X"5B5B5B5B5B5B5B5B636363636363636363636363636363636363636363636363",
      INIT_46 => X"5B5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_47 => X"5B5B5B635B5B5B5B5B5B5B5B59595A5A5A5A5A5A5B5B5B5A5B5B5B5B5A5A5A5A",
      INIT_48 => X"A3A3A3A3A3A3A3A3636363A36363636363636363636363636363636363636363",
      INIT_49 => X"49494949494949494A4A49494A4A4A4A4A4A4A4A4A4A4A4AA35B4A4AA3A3A3A3",
      INIT_4A => X"9090909050909090505050505050505048485050484848484949494849494949",
      INIT_4B => X"A0A0A0A098A0A0A0989898989898989898989898989898989898989890909898",
      INIT_4C => X"A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_4D => X"A8A8A8A8F0F0F0B0F8F8F8F8F8F8F8F8F8F8F8F8F0F0F8F8F0F0F0F0A8F0F0F0",
      INIT_4E => X"ACACACACACACACACACACACACACACACACACACACACACACACACA8A8A8A9A8A8A8A8",
      INIT_4F => X"A4A4A4A4A3A3A3A3A4A4A3A3ACACACA4ACACACACACACACACACACACACACACACAC",
      INIT_50 => X"A4A4A49BA4A4A4A4A4A4A4A4A4A4A4A4A4ACA4A45A5AA2A3A3A3A35AA4A4A4A4",
      INIT_51 => X"52525252525252525252525252525252514A4A4951515151919191919A9A9292",
      INIT_52 => X"9292929251515192525292515252525252525252525252525252525252525252",
      INIT_53 => X"000529999A9A92929A9A92929292929292929292929292929292929292929292",
      INIT_54 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_55 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_56 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_57 => X"0000888800008888000088880000888800008888000099880000999900009999",
      INIT_58 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_59 => X"5959595951515159515151515151515149515151494949494949494900884849",
      INIT_5A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5C => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5959595959595959",
      INIT_5D => X"63636363636363636363636363636363636363636363636363636363A3A3A3A3",
      INIT_5E => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63635B636363636363636363",
      INIT_5F => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_60 => X"5A5A5B5A5A5A5A5A5A595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A",
      INIT_61 => X"6363636363636363636363635B5B635B5B5B5B5B5B5B5B5B5B5B5B5B5A5B5B5B",
      INIT_62 => X"494949494A4A49494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A6363635263636363",
      INIT_63 => X"9090909050505090505050504850505048484848494948484949494949494949",
      INIT_64 => X"A0A0A0A098989898989898989898989898989898989898989898989890909090",
      INIT_65 => X"A8A8A8A8A8A8A8A8A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_66 => X"A8A8A8A8F0F0B0A8F8F8F8F0F8F8F8F8F8F8F8F8F0F0F8F8F0F0F0F0E8F0F0F0",
      INIT_67 => X"ACACACACACACACACACACACACACACACACACACACACACACACACA8A8AAACA8A8A8A8",
      INIT_68 => X"A35A5A59ACACACA4ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_69 => X"A4A4A49BA4A4A4A4A3A3A3A4A3A3A3A35A5A5A5A5A5A5A5A5A5A5A5A5A59595A",
      INIT_6A => X"525252525252525252525252525252525152524991515151929291919A9A9A92",
      INIT_6B => X"5151929251515151529252515252525252525252525252525252525252525252",
      INIT_6C => X"000529999A92929A9A9A929292929A9A92929292929292929292929292929292",
      INIT_6D => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_6E => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_6F => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_70 => X"0000888800008888000088880000888800009998000099990000999900009999",
      INIT_71 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_72 => X"5959595951515159515151515151515149515151494949494949494900088848",
      INIT_73 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_74 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_75 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A595A5A5A5959595959595959",
      INIT_76 => X"63636363636363636363636363636363A3A3A363A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_77 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_78 => X"5B5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_79 => X"5B5B5B5B5B5B5B5B5A5A5A5A5A5A5A5A5B5B5B5B5B5B5A5B5A5B5B5B5A5A5A5A",
      INIT_7A => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_7B => X"4A4A49494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A524A4A4A636363635B5B5B5B",
      INIT_7C => X"5090909050505050505050504848484849484848494949494949494949494949",
      INIT_7D => X"9898A0A098989898989898989898989898989898989898989090909890909090",
      INIT_7E => X"A8A8A8A8A8A8A8A8A0A0A0A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_7F => X"A8A8A8A8F0B0A8A8F8F0F0F0F8F8F8F8F8F8F8F8F0F8F8F8F0F0F0F0E8F0F0F0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized94\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized94\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized94\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized94\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACACACACACACACACACACACACACACACACACACACACACACACACA8AAACACA8A8A8A8",
      INIT_01 => X"ACACACACACA4ACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_02 => X"A4A4A4A4ACACACA4ACACACAC5AA2A4ACA4A3A362ACACACA4ACACACACACACACAC",
      INIT_03 => X"525252525252525252525252525252525192914991919151929292919B9A9A9A",
      INIT_04 => X"929292929251515192929252529292925252525252525252525252524A4A5252",
      INIT_05 => X"000529999292929B9B9A9292929B9B9B92929292929292929292929292929292",
      INIT_06 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_07 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_08 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_09 => X"0000888800008888000088880000999800009999000099990000999900009999",
      INIT_0A => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_0B => X"5959595951515159515151515151515149495151494949494849494900008888",
      INIT_0C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0E => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A5A59595959595A5959",
      INIT_0F => X"5B5B5B5B63635B5B636363636363636363636363A3A3A363A3A3A3A3A3A3A3A3",
      INIT_10 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_11 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5B5B5B5B",
      INIT_12 => X"5A5B5A5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_13 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5B5B5B5A5A5A5B5A5B5B5A",
      INIT_14 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5B5B4A4A5B5B5B5B5B5B5B5B",
      INIT_15 => X"505050905050505048484850484848484949494949494949494949494A494949",
      INIT_16 => X"9898989898989898989898989898989898989898909098989090909090909090",
      INIT_17 => X"A8A8A8A8A8A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098A0A0A0",
      INIT_18 => X"A8A8A8A8B0A8A8A8F0F0F0F0F8F8F8F0F8F8F8F8F0F8F8F8F0F0F0F0E8F0F0F0",
      INIT_19 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACA8A8A8A8",
      INIT_1A => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_1B => X"ACACACA4ACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_1C => X"524A49495252525252525252925252525191919191919191929291929B9A9A9A",
      INIT_1D => X"9292929292929252929292929292929292929292525252525252525249494A52",
      INIT_1E => X"4949494992929A9B9A9A92929B9B9B9A9292929B929292929292929251929292",
      INIT_1F => X"0000999900009999000099990000999900009999000099990000999949494949",
      INIT_20 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_21 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_22 => X"0000888800009888000099990000999900009999000099990000999900009999",
      INIT_23 => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_24 => X"5959595951515159515151515151515149495151494949494849494900008888",
      INIT_25 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_26 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_27 => X"A2A2A2A25A5A5A5A595A5A5A5A5A5A5A5A5A5A5A595A5A5A59595959595A5A5A",
      INIT_28 => X"5B5B5B5B5B5B5B5B63635B5B636363636363636363636363A3A3A3A3A3A3A3A3",
      INIT_29 => X"5A5A5A5A5B5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_2A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2C => X"5B5B5B5B5A5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2D => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5B5B5A4A5B5B5B5B5B5B5B5B",
      INIT_2E => X"505050504848505048484848494949484949494949494949494949494A4A4A4A",
      INIT_2F => X"9898989898989898989898989898989890989898909090909090909050509090",
      INIT_30 => X"A8A8A8A8A0A0A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A098989898",
      INIT_31 => X"A8A8A8A8A8A8A8A8F0F0B0A8F8F0F0F0F0F8F8F8F0F0F0F0F0F0F0F0E8F0F0F0",
      INIT_32 => X"ACACACACACACACACACACACACACACACACACACACACADACACACACACACACA8A8A9AC",
      INIT_33 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_34 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_35 => X"525252495252525252525252929B5252515192929191919192919292A49B9A9A",
      INIT_36 => X"9292925292929292929292929292929292929292525252924949495249525249",
      INIT_37 => X"49494949929A9B9A92929251929B9B9292929292929292929292929292929292",
      INIT_38 => X"0000999900009999000099990000999900009999004949994949494949494949",
      INIT_39 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_3A => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_3B => X"0000998800009999000099990000999900009999000099990000999900009999",
      INIT_3C => X"0000888800008888000088880000888800008888000088880000888800008888",
      INIT_3D => X"5959595951515159515151515151515149495151494949490849494900008888",
      INIT_3E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_40 => X"62A2A2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595A5A5A5A5959595A5A5A",
      INIT_41 => X"5B5B5B5B5B5B5B5B5B5B5B5B63635B5B6363636363636363A3A36363A3A3A3A3",
      INIT_42 => X"5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_43 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_44 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_45 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_46 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A524A4A4A5B5B5B5B5A5B5B5B5A5A5B5A",
      INIT_47 => X"4850505048484848494948484949494949494949494949494A4A4A494A4A4A4A",
      INIT_48 => X"9898989898989898989898989898989890909090909090905090909050505050",
      INIT_49 => X"A8A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09898A0A098989898",
      INIT_4A => X"A8A8A8A8A8A8A8A8F0A8A8A8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E8E8F0F0",
      INIT_4B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADA8ABADAD",
      INIT_4C => X"ACACACADADACADACACACACADADACACACACA3A3ACACACACACADADADADADADADAD",
      INIT_4D => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_4E => X"5251525152525252525252529B9B9A92915192929291919192919292AC9B9A9A",
      INIT_4F => X"9392929293929393929292929292929292929292529292925249525252525252",
      INIT_50 => X"51515151929A9B52929292519B9B9A9292929292929A92929292929292929292",
      INIT_51 => X"0000999900009999000099990000999949494949494949494949494951494949",
      INIT_52 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_53 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_54 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_55 => X"0000888800008888000088880000888800008888000088880000888800009998",
      INIT_56 => X"5959595951515959515151515151515149515151494949490089494900008888",
      INIT_57 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_58 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_59 => X"5AA2A2A25A5A5A5A5A5A5A5A5A5A595A5A5A5A5A59595A5A5A5A5959595A5A5A",
      INIT_5A => X"5B5B5B5B5B5B5B5B5B5B5B5B63635B5B6363636363636363A3636363A3A3A3A3",
      INIT_5B => X"5B5B5B5A5B5B5B5B5A5A5A5B5A5A5A5A5B5B5A5A5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_5C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5E => X"636363635A5B63635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5F => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4AA3634A4AA3A3A3A36363636363636363",
      INIT_60 => X"48484848494848484949494949494949494949494A4A4A494A4A4A4A4A4A4A4A",
      INIT_61 => X"9898989898989898989898989090989890909090909090905050509050505050",
      INIT_62 => X"A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09898A0A09898989898989898",
      INIT_63 => X"A8A8A8A9A8A8A8A8A8A8A8A8F0F0F0A8F0F0F0F0F0F0F0F0F0F0F0F0A8E8E8F0",
      INIT_64 => X"A4A4A4ACACACA4A4ADADADACADADADADADADADADADADADADADADADADABADADAD",
      INIT_65 => X"ACACACACACACACACA4A4A4A45AA3A4A45A5A5A5AA3A25A5AA3A3A3A3A4A3A3A3",
      INIT_66 => X"ACACACACACACACACACACACACADACACADADADADADADADADADADADADADACADADAD",
      INIT_67 => X"51529252925151929B9B9B929B9A929B915191929292919192929292ACA49B9A",
      INIT_68 => X"9B9B92929293939B939393929392929292929292929292925149515292525252",
      INIT_69 => X"525252529A9B9B52929292519A9A929292929292929A9A92929292929A929292",
      INIT_6A => X"0000999900049999494949494949494949494949494949495151514952525252",
      INIT_6B => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_6C => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_6D => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_6E => X"0000888800008888000088880000888800008888000098880000999800009999",
      INIT_6F => X"5959595951515959515151515151515149515151494949490088494900008888",
      INIT_70 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_71 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_72 => X"A2A2A2A25A5A5A5A5A5A5A5A5A5A5A595A5A5A5A59595A5A5A5A5959595A5A5A",
      INIT_73 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6363635B63636363A3636363A3A3A3A3",
      INIT_74 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B5B5B5B5B",
      INIT_75 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_76 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_77 => X"5B5A5B635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_78 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4AA3A3A352A3A3A3A3A3A3A3A363A3A3A3",
      INIT_79 => X"484848484949494949494949494949494A4A49494A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_7A => X"9898989898989898909898989090909090909090505090905050505048484850",
      INIT_7B => X"A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898989898989898989898",
      INIT_7C => X"A8A8A9ACA8A8A8A8A8A8A8A8A8A8A8A8E8E8E8E8E8E8E8E8E8E8E8E8A8E8E8E8",
      INIT_7D => X"ADADACACADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7E => X"ACACADADACACACAC5AA2A3A4595A5A5AA2A2A25AA2A2A2A2A2A2A2A2ACA3A2A2",
      INIT_7F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      I4 => addra(11),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized95\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized95\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized95\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized95\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"52519292929251929B9B9B9B9A9B929291915192929292919A929292ADAC9B9B",
      INIT_01 => X"9292929292929292929292929392929293939393929292925249495192929292",
      INIT_02 => X"525252529A9B5252929292929292929292929292929291919292929292929292",
      INIT_03 => X"4949494949494949494949494949494951515149525252525252525252525252",
      INIT_04 => X"0000999900009999000099990000999900009999000099990000999900049999",
      INIT_05 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_06 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_07 => X"0000888800008888000088880000888800009888000088990000888800009999",
      INIT_08 => X"5959595951515959515151515151515149515151494949490008884800008888",
      INIT_09 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0B => X"62A2A2A25A5A5A5A5A5A5A5A5A5A595A5A5A5A5A59595A5A5A5A5A5959595A5A",
      INIT_0C => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63635B5B6363636363636363A3A3A3A3",
      INIT_0D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A5B5B5B5B5B5B5B5B",
      INIT_0E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_10 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_11 => X"4A4A4A4A4A4A4A4A4A4A4A4A5A4A4A4A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_12 => X"4949494849494949494949494A4949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_13 => X"9898989898989898909090909090909090909090505050504848505048484848",
      INIT_14 => X"A0A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0989898A0989898989898989898989898",
      INIT_15 => X"A8ACADADA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8E8A8A8A8A8A8E8E8",
      INIT_16 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_17 => X"ADADADADA4ADADADADACACA4ADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_19 => X"92929251929292929B9B9B9B9292929291919192929292929A9A9192ADADA49B",
      INIT_1A => X"9292929292929292939292929392929393939393519192929251529249929292",
      INIT_1B => X"525252529B9B525292929A9A9292929251515192919191919292929192929292",
      INIT_1C => X"5149494952525151525252525252525252525252525252525252525252525252",
      INIT_1D => X"0000999900009999000099990494994949494949494949494949494949494949",
      INIT_1E => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_1F => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_20 => X"0000888800008888000088880000998800009999000099990000999900009999",
      INIT_21 => X"5959595951595959515151515151515149515151494949490000888800008888",
      INIT_22 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_23 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_24 => X"5AA2A2A25A5A5A5A59595A5A5A5A595A5A5A5A5A59595A5A5A5A5A5A595A5A5A",
      INIT_25 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63635B5B63636363A3636363A3A3A3A3",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B",
      INIT_27 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_29 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2A => X"4A4A4A4A4A4A4A4A4A4A4A4A5A5A524A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2B => X"4949494949494949494949494A4A4A494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_2C => X"9898989890909098909090909090909050509090485050504848484849494848",
      INIT_2D => X"A0A0A8A8A0A0A0A0A0A0A0A09898A0A098989898989898989898989898989898",
      INIT_2E => X"ACADADADA8A8A8A9A8A8A8A8A8A8A0A8A0A8A8A8A0A0A0A0A8A0A0A0A8A8A8A8",
      INIT_2F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"9291929292929292929B9B9B9A9A929291919191929292929B9A9A9AADADADA3",
      INIT_33 => X"9292929292929292929292929292929292929292929292929252515292929292",
      INIT_34 => X"525252529B5B525292929A9A9292929291919292929291919292929292929292",
      INIT_35 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_36 => X"4949494949494949494949494949494949494949524949495252525252525252",
      INIT_37 => X"0000999900009999000099990000999900009999000099990000999904949499",
      INIT_38 => X"0000999900009999000099990000999900009999000099990000999900009999",
      INIT_39 => X"0000888800008888000099990000999900009999000099990000999900009999",
      INIT_3A => X"5959595951515959515151515151515149515151084949490000888800008888",
      INIT_3B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3D => X"5AA2A2A25A5A5A5A5A5A5A5A5A5A59595A5A5A5A59595A5A5A5A5A5A59595A5A",
      INIT_3E => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63635B5B63636363A3636363A3A3A3A3",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5A5A5B5B5B5B",
      INIT_40 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_41 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_42 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_43 => X"4A4A4A4A4A4A4A4A4A4A4A4A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_44 => X"49494949494949494A4A49494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_45 => X"9090989890909090909090905050909050505050484848484948484849494949",
      INIT_46 => X"A0A0A0A0A0A0A0A098A0A0A09898989898989898989898989898989898989898",
      INIT_47 => X"ADADADADA0A0ABADA0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_48 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_49 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"919192929B9B9B9292929B9B929B9292929291919A9292929B9A9A9AADADADAC",
      INIT_4C => X"9292929292929292929292929292929292929292529292929292515292929292",
      INIT_4D => X"525252529B525252929A9A9B9292929292929292929291919292929292929292",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"4949494949494949494949494949494949494949494949495149494951515151",
      INIT_51 => X"0000999900009999000099990000999900009999000099990004999949494949",
      INIT_52 => X"0000988800009999000099990000999900009999000099990000999900009999",
      INIT_53 => X"5959595951595959515151515151515149515151084849490000888800008888",
      INIT_54 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_55 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_56 => X"6262A2625A5A5A5A5A595A5A5A5A5A5A5A9A9A5A5959595A5A9A9A5A5959595A",
      INIT_57 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63635B5B63636363A3A36363A3A3A3A3",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A5B5B5B5B",
      INIT_59 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5B5A5A5A5A5A5A5A5A",
      INIT_5C => X"4A4A4A4A4A4A4A4A5A524A4A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5D => X"494949494A4949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_5E => X"9090909090909090509090905050505048484850484848484949494949494949",
      INIT_5F => X"A0A0A0A0A0A0A0A09898A0A09898989898989898989898989898989890989898",
      INIT_60 => X"ADADADADA2ACADADA0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_61 => X"ADADADADADADADADADADADADACA4ACADADADADACADADADADADADADADADADADAD",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_64 => X"919191919B9B9B929292929B91929292929291919A929292A49B9A9AADADADAD",
      INIT_65 => X"92929292929292929292929292929292929292929292929292925252929A9A92",
      INIT_66 => X"525252525B525252929B9B9B9292929292929292929192929292929292929292",
      INIT_67 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_68 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_69 => X"5151515152525251525252525252525252525252525252525252525252525252",
      INIT_6A => X"0949494900009999494949494949494949494949514949515151515151515151",
      INIT_6B => X"0000999900009999000099990000999949494949494949494949494949494949",
      INIT_6C => X"5959595951595959515151515151515149515151008849490000888800009998",
      INIT_6D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6F => X"5A62A2A25A5A5A5A595A5A5A5A5A5A5A5A9A9A5A5A59595A5A9A9A5A5959595A",
      INIT_70 => X"5B5B5A5A6363635B636363635B5B635B6363636363636363A3A3A3A3A3A3A3A3",
      INIT_71 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5A5A5A5A5B5B5B5A5A",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_74 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5AA3A35B5A5AA3A3A35A5A5A5A5A5A5A5A",
      INIT_75 => X"4A4A4A4A4A4A4A4A5A5A5A4A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_76 => X"494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_77 => X"9090909090909090505050504848505048484848494949484949494949494949",
      INIT_78 => X"A0A0A0A098A0A0A0989898989898989898989898989898989098989890909090",
      INIT_79 => X"ACACA3A3ADADADADA0A0A1ACA0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_7A => X"ADADADADADADADADA3ACADADA4A4A3A3A4A4A4A4A4ACACACA3A3A3A3A3A3A3A3",
      INIT_7B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7D => X"9A9292929B9B9B9B9292929B91929292929291919A929292A4A39A9AACA4A4A3",
      INIT_7E => X"92929292929292929292929292929292929292929292929292925252929A9A92",
      INIT_7F => X"5A5252525B5B5B5B9A9A9B9B9292929292929292919192929292929292929292",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized96\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized96\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized96\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized96\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5252525200099949000099990525252952525252515252525252515152525252",
      INIT_01 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_02 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_03 => X"0000888900008888000099880000999900009999000499995252514952525252",
      INIT_04 => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_05 => X"5959595951595959515151515151515149515151009849490009499904949499",
      INIT_06 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_07 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_08 => X"5A6262A25A5A595A59595A5A5A5A5A599A9A9A9A5A59595A5A9A9A9A5959595A",
      INIT_09 => X"6363635B636363635B5B5B5B63635B5B63636363A3A3A363A3A3A3A3A3A3A3A3",
      INIT_0A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5C5B5B5A5B5A5A5B5B5B5B645B5B5B5B",
      INIT_0B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"5A5A5A5A5A5A5A5A5A5A5A5AA35A5A5AA3A363A35A5A5AA35A5A5A5A5A5A5A5A",
      INIT_0E => X"4A4A4A4A5A4A4A4A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0F => X"4A4A4A494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_10 => X"9090909050505090485050504848484849494948494949494949494949494949",
      INIT_11 => X"9898989898989898989898989898989898989898989898989090909090909090",
      INIT_12 => X"ADADADADADADADADA0ACACACA0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0989898A0",
      INIT_13 => X"ADADADADA4ACADADA3A3A3A3625AA3A35A6262626262A2A2A35A5A5AADADADAC",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"9B9B9B9B9B9B9B9B929B929B91919292929191919A929292ADAD9B9AADADADAD",
      INIT_17 => X"929292929292929292929292929292929292929292929292929252529B9B9A9A",
      INIT_18 => X"5B5B5B5BA4635B5B9A9B9BA49292929A92525292929292929292929292929A92",
      INIT_19 => X"4949494900099499000099990000999900494999525252525A5A5A525B5B5A5A",
      INIT_1A => X"5252525252525252525252525252525252525252525252525252525249525252",
      INIT_1B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1C => X"0000888800008899000088880000988852525249525252525252525252525252",
      INIT_1D => X"5252525252525252525252525252525252525252525252520951525200008888",
      INIT_1E => X"5959595959595959515151515151515151515151525251515252525252525252",
      INIT_1F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_20 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_21 => X"6262A2A25A5A5A5A5959595A9A5A59595A9AA29A5A5A595A5A9A9A9A59595959",
      INIT_22 => X"5B5B5B5B5B5B5B5B5B5B5B5B63636363A3A36363A3A3A3A3A3A3A3A3A3A3A3A3",
      INIT_23 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5A5A5B5B5B5B5B5B5B5B5B",
      INIT_24 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_25 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_27 => X"4A4A4A4A5A5A524A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_28 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_29 => X"505050905050505048484848494848484949494949494949494949494A494949",
      INIT_2A => X"9898989898989898989898989898989898989898909090989090909090909090",
      INIT_2B => X"ADADADADACACACACACACACACA0A0A0A3A0A0A0A0A0A0A0A09898989898989898",
      INIT_2C => X"ADADADADACACACA4ADACACACADADADADADADADADADADADADADADADADADACADAD",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2F => X"9B9B9B9BFFF69B9B929292E391919192929191919A9A9292ADADAC9AADADADAD",
      INIT_30 => X"929292929292929292929292929292929292929292929292929252529B9B9A9A",
      INIT_31 => X"A4A4A4A4A4A4A4A49B9BA4A492929B9A52529B92929252529292929292929292",
      INIT_32 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63635B5BA4A4A4A3",
      INIT_33 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_34 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_35 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_36 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5A5A5B5B5A5A5A5B5B5B5B5B",
      INIT_37 => X"5959595959595959515151515A5151515B5B5A5A5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_38 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_39 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3A => X"5A62A2A25A5A5A5A595A595A9A5A5A599A9AA2A29A5A595A5A9AA2A259595959",
      INIT_3B => X"5B5B5B5B5B5B5B5B6363635B63636363A3A3A3A3A3A3A3A3A3A3A3A3A4A4A4A3",
      INIT_3C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B5B5B5B5B",
      INIT_3D => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_40 => X"524A4A4A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_41 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_42 => X"505050504848484849484848494949494949494949494949494949494A4A4A4A",
      INIT_43 => X"9898989898989898989898989898989890909098909090909090909050505090",
      INIT_44 => X"ACACACADACACACACACACACAC98A2A4AC98989898989898989898989898989898",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"9B9B9B9BDBFFA49B9292929291919192929191919A929292ADADADA4ADADADAD",
      INIT_49 => X"929292929292929292929292929292929292929292929292929252529B929A9A",
      INIT_4A => X"ADACACACADADADAD9BA3ADAD929A9B9B52929292525252529292925292929292",
      INIT_4B => X"A4A4A4A4A4A4A4A4A4A4A4A45D9D5C5C54545D5D54545454A45B5B53ACA4A4A4",
      INIT_4C => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_4D => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_4E => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_4F => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_50 => X"59595959595959595B5A5A59A3A3A35BA3A3A3A3A3A3A3A3A3A3A3A3A4A4A4A4",
      INIT_51 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_52 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_53 => X"62A262625A595A5A5959595A9A5A59595A9AA2A2A25A595A5A9AA2A259595959",
      INIT_54 => X"5B5B5B5B635B5B5B63636363A3A3A363A3A3A3A3A3A3A3A3A4A3A3A3A4A4A4A4",
      INIT_55 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_56 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_57 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_58 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_59 => X"5A5A524A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_5A => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_5B => X"4848485048484848494949484949494949494949494949494A4A49494A4A4A4A",
      INIT_5C => X"9898989898989898989898989090909090909090909090905050509050505050",
      INIT_5D => X"ACACACACACACACACA4ACACACA3A4A4A4989898A1989898989898989898989898",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADACACADAD",
      INIT_5F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_60 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_61 => X"9B9B929292F6ED9B919292929191919191919191A3929292ADADADADADADADAD",
      INIT_62 => X"929292929292929292929292525292929292525292929292925251529291929A",
      INIT_63 => X"ADADADADADADADADA3ADADAD9B9B9B9B92929B9A525252925252525292525252",
      INIT_64 => X"ADADADADADADADAD54535CA45D5D5D5C5D5D5D5D5D5D5D5D545C5D5DADA49C54",
      INIT_65 => X"ACACACACACACACACACACACACACACACACACACACACADADACACADADADADADADADAD",
      INIT_66 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACA4A4A4A4A4ACA4ACACACACACACACAC",
      INIT_67 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_68 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_69 => X"59595959A3A35A5AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6C => X"5A5A62625A5A595A595A5959A25A59595AA2A2A2A29A5A5A595AA2A259595959",
      INIT_6D => X"5B5B5B5B63636363A3A3A363A3A3A3A3A3A3A3A3A4A3A3A3A4A4A4A4A3A3A4A4",
      INIT_6E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_6F => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_70 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_71 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_72 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_73 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A524A4A4A",
      INIT_74 => X"4848484849494948494949494949494949494949494949494A4A4A4A4A4A4A4A",
      INIT_75 => X"9898989890989898909090909090909090909090505050505050505048484850",
      INIT_76 => X"ACACACACACACACACA4A4A4A4A3A3A4A49899A3A3989898989898989898989898",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACADADADACACACAC",
      INIT_78 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_79 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"9B9B92929292929B919A92929191919191919191AD9B9292ADADADADADADADAD",
      INIT_7B => X"929292929292929292929292929292929292929252929292925251519192929A",
      INIT_7C => X"ADADADA4ADADADADADADADAD9B9A9B9B939B9B9B929292929292925292929292",
      INIT_7D => X"ADADADAD54A4ADAD5D5D54545E5E5D5D5E5E5E5E5E5E5E5E5D5D5E5E535C5D5D",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACADADACACAC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized97\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized97\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized97\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized97\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACA4A4A4ACA4A4ACA4A4A4A4ACACACAC",
      INIT_01 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_02 => X"A4A4A35AA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_03 => X"595959595959595959595959595959595959595959595959595959595A595959",
      INIT_04 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_05 => X"5A5A6262595A5A5A59595959A25A5A595A9AA2A2A29A5A5A595A9AA259595959",
      INIT_06 => X"63636363A3A36363A3A3A3A3A3A3A3A3A4A3A3A3A4A4A4A4A4A4A4A45A5A5AA4",
      INIT_07 => X"5A5A5A5A5A5A5A5A5A5A5A5A5B5B5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_09 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0A => X"5252525252525A525A5A5A525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0B => X"5A5A5A5A5A5A5A5A525A5A5A5252525252525252525252525252525252525252",
      INIT_0C => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5A52524A",
      INIT_0D => X"49494848494949494949494949494949494949494A4949494A4A4A4A4A4A4A4A",
      INIT_0E => X"9090989890909090909090905050505050505050505050504848505048484848",
      INIT_0F => X"ACACACACA4A4A4A4A3A3A4A4A3A3ABA363A3A3A39898985A9898989898989898",
      INIT_10 => X"ADADADADADADADADADADADADADADADADADADADADADADADADACACACACACACACAC",
      INIT_11 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_12 => X"ACADADADA4A4A4A4ADACA3A3ADB5B5ADADADADADADADADADACACACADADADACAC",
      INIT_13 => X"9B9B929292929B9B91519A929191919192919191ADAD9A92ADADADADADADADAD",
      INIT_14 => X"92929292929292929292929292929292929292925292929292515151919A9B92",
      INIT_15 => X"5149545CADADADA4ADADADAD9A9B9BAC9B9B9B9B92939B9B9292929292929292",
      INIT_16 => X"ADADADAD5D5453A45E5E5D5D5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5D5E5E5E",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"ACACACADA4A4A4ACA4A4A4A4635B5B5BADADACA4ADADADADADADADADADADADAD",
      INIT_19 => X"ACACACACACACACACACACACACACACACACACACACAC0852A4AC000088880ACA4528",
      INIT_1A => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACACA4A4ACACA4AC",
      INIT_1B => X"A3A3A3A35B5A5A5BA4A4A35BA4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1C => X"595959595959595959595959595959595959595959595959A25A5959A3A4A4A3",
      INIT_1D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1E => X"5A62625A595A595A59595959A29A5A595AA2A2A2A2A29A5A595A9AA259595959",
      INIT_1F => X"A3A36363A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3636363A35A5A5A5B59595959",
      INIT_20 => X"5A5A5A5A5A5A5A5A5B5B5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B63636363",
      INIT_21 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_22 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_23 => X"52525252525252525252525252525252525252525A5252525A5A5A5A5A5A5A5A",
      INIT_24 => X"525A5A5A52525252525252525252525252525252525252525252525252525252",
      INIT_25 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A424A4A4A5A5249425A625A62",
      INIT_26 => X"49494949494949494949494949494949494949494A4A49494A4A4A4A4A4A4A4A",
      INIT_27 => X"5090909050505050505050505050505050505050484850504848484849484848",
      INIT_28 => X"ACACA4A4A3ABACACABA3ACA3A3ABABABA3ABABA358A3A3AB9090505090909090",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADACACACADACACACACACACACAC",
      INIT_2A => X"ADADADB5ADB5ADB5ADADB5ADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2B => X"A3A3A3A4A3A3A3A3A3A3A3A3A3A3A3A3ADADA4A3ADADADADB5B5ADADB5B5B5B5",
      INIT_2C => X"9B9A91919B9B919B9191919A9191919192929191A4A4A49AA4A4A4A4A4A4A4A4",
      INIT_2D => X"9292929292929292929A92929A9A929292929292515292929251515191929A9A",
      INIT_2E => X"535C5D5E49494949A45A51519A9BACAC9B9B9B9A9292929A9292929292929292",
      INIT_2F => X"54ACADAD5E5D5D545E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_30 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"00052888A4A4A4A3ADADACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"A4A4ACAC63A4A4A45A5A5A5B5151525249494951000088890000888800008888",
      INIT_33 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_34 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACACA4",
      INIT_35 => X"5959595959595959595959595959595959595959A2A2A25959595A5AA4A4A35A",
      INIT_36 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_37 => X"5A5A625A5959595A59595959A29A5A595AA2A2A2A2A2A25A59595AA259595959",
      INIT_38 => X"A3A3A3A3A4A3A3A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A45A5AA3A4A3635A5A",
      INIT_39 => X"5A5A5A5A5B5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B635B5B5B63636363A3A3A3A3",
      INIT_3A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3B => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A635B5A5A5A5A63635A5A5A5A5A5A5A5A",
      INIT_3C => X"525252525252525252525252525252525252525252525252525252525A5A5A52",
      INIT_3D => X"5A5A5A5A52525252525252525252525252525252525252525252525252525252",
      INIT_3E => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A424A4A4A49414141525252495A5A5A5A",
      INIT_3F => X"49494949494949494949494949494949494949494A4949494A4A4A4A4A4A4A4A",
      INIT_40 => X"5050505050505050505050505050505048484850484848484848484849494949",
      INIT_41 => X"A3A4A4A4A3A3A3A3A3A3A3AC6363A3A363636363636363635050595A50505050",
      INIT_42 => X"ADADADADADADADADADADADADADADADADACADADADACACACACACACACACA4A4ACAC",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5ADB5B5B5ADB5B5B5B5ADB5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_44 => X"ADACACACADADADADADADADADACACADADACACACACB5ADADADB5B5B5B5B5B5B5B5",
      INIT_45 => X"9B9B919A9A9B9B9B91919192919191919B929291B5B5B5ADADB5B5B5A4A3A4AC",
      INIT_46 => X"9292929A9A9292929292929A9B9A92929292929A52929292929252529B9B9A9A",
      INIT_47 => X"5D5E5E5EA4A4A454A4A4A4A49BACA4A49B9B9A9A92929A9B9292929292929292",
      INIT_48 => X"5D545CAD5E5E5E5D5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_49 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"5B5B63A3ADA45B5BADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"ADADADADADADADADA4ADADAD5152525B5B5B5B52A4A35B5BA4ACACA4A3A4A4A4",
      INIT_4C => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACADACAC",
      INIT_4D => X"A4A4A4A4A4A4A4A4ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_4E => X"5959595959595959595959595A595959A4A3A3A2A3A4A4A4A3A3A3A3A3A3A3A3",
      INIT_4F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_50 => X"5A5A5A62595A595A59595959A29A5A595AA2A2A2A2A2A29A59595A9A59595959",
      INIT_51 => X"A4A3A3A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_52 => X"5B5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5BA3636363A3A3A3A3A3A3A3A3",
      INIT_53 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_54 => X"5A5252525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_55 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_56 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_57 => X"4A4A4A4A4A4A4A4A4A4A4A4A42424A4A41414141515149495251515152525252",
      INIT_58 => X"49494949494949494949494949494949494949494A4949494A4A4A4A4A4A4A4A",
      INIT_59 => X"5050505050505050505050504848485048484848484848484949494849494949",
      INIT_5A => X"A3A3A3A3A3A3A3A3636363635A5A5A625A5A5A5A5A5A5A5A595A5A5A50505051",
      INIT_5B => X"ADADADADADADADADADADADADADADADADACACACADACACACACACACACACA4A4A4A4",
      INIT_5C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5",
      INIT_5D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5E => X"9B9B9B9B929A9B9B9191919191919191B5A39292B5B5B5B5B5ADB5B5B5B5B5B5",
      INIT_5F => X"92929A929A9292929A9B9B9B929B9B9B9292929292929292929292929B9B9A9A",
      INIT_60 => X"5E5E5E5EADA55D5DADADADADACADADAD9A929A9B9A9A9B9B9292929292929292",
      INIT_61 => X"5E5D5D5C5E5E5E5E5E5E5E5E5E5E5E5E5EA6A6665E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_64 => X"ADADADADADADADADADACADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_65 => X"ACACACACACACACACADACACACACACADACADADADADADADADADADADADADADADADAD",
      INIT_66 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_67 => X"59595959595959599A5A5959A4A4A3A3A4A4A4A4ACACACACACACACACACACACAC",
      INIT_68 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_69 => X"5A625A5A5959595A59595959A29A5A599AA2A2A2A2A2A2A25959599A59595959",
      INIT_6A => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_6B => X"5B5B5B5B5B5B5B5B5B5B5B5B63635B5BA3A36363A3A3A3A3A3A3A3A3A4A4A3A3",
      INIT_6C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5A5A",
      INIT_6D => X"525252525A5252525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6F => X"5151515152525151525252525252525252525252525252525252525252525252",
      INIT_70 => X"4A4A4A4A4A4A4A4A414949494141414149494941515151515151515151515151",
      INIT_71 => X"494949494949494949494949494949494949494949494949494949494A4A4A4A",
      INIT_72 => X"5050505048505050484848484848484848484848494948484949494949494949",
      INIT_73 => X"A3A3A3A36363A3A35A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A50515A5A",
      INIT_74 => X"ADADADB5ADADADADADADADADACACADADACACACACACACACACA4A4ACACA3A3A3A4",
      INIT_75 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5",
      INIT_76 => X"ADADADADB5B5ADADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_77 => X"9B9B9B9B929A929B9191919192919191ADADA492ADADADADADADADADADADADAD",
      INIT_78 => X"929292929291919292929292919151929292929292929292929292929B929289",
      INIT_79 => X"5E5E5E5EA55D5E5EADB5ADADADADADAD92929BAD9A92929292929A9A52929292",
      INIT_7A => X"5E5E5E5D5E5E5E5E5E5E5E5EF7A7A65EF7FFFFFF5E5E66A65E5E5E5E5E5E5E5E",
      INIT_7B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD54ADADAD",
      INIT_7C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACADACACAC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized98\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized98\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized98\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized98\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"59595959A35A5A59ACACACA3ACACACACACACACACACACACACACACACACACACACAC",
      INIT_01 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_02 => X"5A5A5A5A5959595A59595959A2A25A59A2A2A2A2A2A2A2A25959595A59595959",
      INIT_03 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_04 => X"5B5B5B5B5B5B5B5B6363635BA3A3A3A3A3A3A3A3A4A3A3A3A4A4A4A4A4A4A4A4",
      INIT_05 => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B",
      INIT_06 => X"52525252525252525A5A5A525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_07 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_08 => X"5151515151515151525252515252525252525252525252525252525252525252",
      INIT_09 => X"4949494941414149414141414941414149494949494949495149494951515151",
      INIT_0A => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_0B => X"4848515A48484848484848484848484848484848494949494949494949494949",
      INIT_0C => X"63A3A3A35A6262635A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_0D => X"ADADADADADADADADADADADADACACACADACACACACACACACACA3A4A4A4A3A3A3A3",
      INIT_0E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5",
      INIT_0F => X"ADADADADADADADADADADADADADADADADB5B5B5ADB5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_10 => X"9B9B9A9B91929A9B9191919192929191ADADADACADADADADADADADADADADADAD",
      INIT_11 => X"929292929191929192925191929292929292929292929292929252929B928989",
      INIT_12 => X"9E9E5E5E5D5E5EA6B5B5B5ADB5B5B5B5929BADB5929292925252929292529252",
      INIT_13 => X"66665E5E5E666666665E5E5EFFFFF75EFFFFFFFF5E5E5EFF5E5E5E5E5E5E5E5E",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD5D54ADAD",
      INIT_15 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"ACACACACACACACACACACACACADADACACADADADADADADACADADADACADADADADAD",
      INIT_19 => X"ACA35A59ACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_1A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1B => X"5A5A625A5959595A59595959A2A25A59A2A2A2A29AA2A2A25959595959595959",
      INIT_1C => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1D => X"63636363A3636363A3A3A3A3A3A3A3A3A4A4A3A3A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1E => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5B5B5B5B5B635B5B5B",
      INIT_1F => X"52525252525252525A5A52525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_20 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_21 => X"494949495151515152525251525252525252525252595A525252525252525252",
      INIT_22 => X"4141414141414141414141414949494949494949494949494949494949494949",
      INIT_23 => X"4949494949494949494949494949494949494949494949494949494949414149",
      INIT_24 => X"595A5A5A48484851484848484848484849494948494949494949494949494949",
      INIT_25 => X"6262A3A35A5A5A625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_26 => X"ADADADADADADADADACADADADACACACACACACACACA4A4ACACA3A3A3A4A3A3A3A3",
      INIT_27 => X"ACA3B5B5B5B5B5ADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5ADB5B5B5",
      INIT_28 => X"ACACACACADADACACADADADADADADADADADADADADB5B5ADADB5B5B5B5B5B5B5B5",
      INIT_29 => X"9A9B9B9A5151929291919191A49A9291A4A4A4A4A4A4A4A4A4A4A4A4ACACACAC",
      INIT_2A => X"9B9B925292929B9B929292929292929292929292929292924992925192898989",
      INIT_2B => X"9E5E5E5E5D5E5EA6B5B5AD5DB5B5B5B5A3ADB5B5929192929292929252525292",
      INIT_2C => X"6666665E5E5E6666665E5E5EFFFFFFA7FFFFFFFF5E5E5EFF5E5E5E5E5E5E5E5E",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD5E5D5CAD",
      INIT_2E => X"ADADADADADADADADADADADAD5AACADADADADADA4ADADADADADADADADADADADAD",
      INIT_2F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"ACACACACA45A5BACADADADACADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_33 => X"5959595959595959595959595959595959595959595959595A595959ACA4A3A2",
      INIT_34 => X"5A5A5A5A5959595A59595959A2A25A59A2A2A2A25AA2A2A25959595959595959",
      INIT_35 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_36 => X"63636363A36363636363A3A364A46464A4A4A464A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_37 => X"5A5A5A5A5A5A5A5A5A5A5A5A5B5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B63636363",
      INIT_38 => X"52525252525252525A5A52525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_39 => X"5A5A5A5A5A5A5A5A525A5A5A5252525252525252525252525252525252525252",
      INIT_3A => X"494949495251494952525252525252525A525252A26262625A6262A25A5A5A5A",
      INIT_3B => X"4141414141414141494949494949494949494949494949494949494949494949",
      INIT_3C => X"4949494949494949494949494949494941414949414141414141414141414141",
      INIT_3D => X"5A5A5A5A51525A5A484848514948484849494949494949494949494949494949",
      INIT_3E => X"626262A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_3F => X"ADADADADADADADADACACADADACACACACACACACACA3A4A4ACA3A3A3A3A3A3A3A3",
      INIT_40 => X"5959595AA3625A5AACADA3A3ACACACACACACACACADADADACB5ADADB5ADB5B5B5",
      INIT_41 => X"A4A4A4A3ACA4A4A4ACACACACADADADACADADADADB5ADADADB5B5B5B5A3ACB5B5",
      INIT_42 => X"9292929A91515151919191919B9B9A929B9B9B9BA3A39B9BA3A3A3A3A3A3A3A3",
      INIT_43 => X"5252529192929292929292929292929291929292929191914992924992929292",
      INIT_44 => X"A65E5E5E5E5E5E66B5AD545DB5B5B5B5ADB5B5B55192929B9191915192929292",
      INIT_45 => X"666666665E5E66665E5E665EFFFFF7A6F7FFFFFF5E5E5EA75E5E5E5E5E5E5E5E",
      INIT_46 => X"ADADACA4ADADADADADADADADADADADADB5ADADADB5ADADADADB5B5B55E5E5D5C",
      INIT_47 => X"ADADADADADADADAD5A5BADAD04949951524949495B5B5B5B5B5B5B5BA35B5B5B",
      INIT_48 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_49 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"595A9AA3515159595A5A5A515A5A5A5A5A5A5A5AA4A45B5BACACACACADADACAC",
      INIT_4B => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACA4ACACAC",
      INIT_4C => X"5959595959595959595959595959595959595959A25A5959ACACA3A3ACACACAC",
      INIT_4D => X"5A5A5A5A5959595A59595959A2A25A59A2A2A2A259A2A2A25959595959595959",
      INIT_4E => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACACACA4ACACACA4ACACACACACACACAC",
      INIT_4F => X"6363636363636363A4A46463A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_50 => X"5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B5B5B5B5B5B5B5B635A5B5B6363636262",
      INIT_51 => X"52525252525252525A5A52525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_52 => X"5A626262525A5A5A525252525252525252525252525252525252525252525252",
      INIT_53 => X"525252525A5A5A525A5A5A5A5A5A5A5AA2A26262A262A2A2626262A2626262A2",
      INIT_54 => X"4141414100009991004949994949494949494949494949494949494949494949",
      INIT_55 => X"4949494949494949414141414141414141414141414141414141414141414141",
      INIT_56 => X"A3A363A3ACACA3A35AA3ABAC4949515249494949494949494949494949494949",
      INIT_57 => X"5A6262625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A62625A5AA3A3A3A3",
      INIT_58 => X"ADADADADADADADADACACACADACACACACACACACACA3A3A4A4A3A3A3A3A2A3A3A3",
      INIT_59 => X"595A5A5A59595959A3595959ACA4A4ACB5B5ADACB5B5B5B5B5B5B5B5ADB5B5B5",
      INIT_5A => X"A3A3A39BA4A4A3A3A4A4A4A4A4A4A4A4A3A3A3A4A3A3A3A35AA3A3A35A5A5A5A",
      INIT_5B => X"5151929251515151929291919B9B9B9B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_5C => X"9292929192929292929292929191929291919191515151919292519292929292",
      INIT_5D => X"9E5E5E5E5E5E5E5E5B535D5E5B5B5B5B52515151925251519151519191919191",
      INIT_5E => X"66A6A65E5E5E5E665E5E5E5EAFAFA65E5EAFAFAF5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_5F => X"B5B5ADADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B554ADB5B5665E5E5D",
      INIT_60 => X"5A5A5A5A0088495200008888005149985149515149494951A45B5249ADADADAD",
      INIT_61 => X"ADADADADADADADADADADADADADADADADADADADADACADADADA4A4A4AC5A5A5B5B",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"5959595951595959515151515A515151ADADA463ADADADADADADADADADADADAD",
      INIT_64 => X"ACACACACACACACACACACACACA4A4ACACA3A3A3A3A3A3A3A3595AA3A359595959",
      INIT_65 => X"59595959595959595959595959595959A3A2A25AACACACACACACACACACACACAC",
      INIT_66 => X"5A5A5A5A5959595A59595959A2A29A59A2A2A2A2599AA2A25959595959595959",
      INIT_67 => X"A4A4A4A4ACACACA4ACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_68 => X"A4A4A3A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_69 => X"5B5A5A5A5B5B5B5B5B5B5B5B5B5B5B5BA3636363A3A3A3A36262A3A3A3636363",
      INIT_6A => X"52525252525252525A5A5A525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_6B => X"5252525252525252525A5A525252525252525252525252525252525252525252",
      INIT_6C => X"494949494A4A4A4A52524A4A5A5252525A5A5A5A52525A5A5252525252525252",
      INIT_6D => X"0000999100009999000099990494949949494949494949494949494949494949",
      INIT_6E => X"4141414141414141414141414141414141414141414141414141414100114141",
      INIT_6F => X"5A5A5151A3A3A3A45A63A3A34951515249494949414141414141414141414141",
      INIT_70 => X"5A5A62625A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A52525A5A",
      INIT_71 => X"ADADADB5ADADADADACACACADACACACACACACACACA3A3A3A4A3A3A3A3A2A2A3A3",
      INIT_72 => X"B5B5ADACB5B5B5B5B5B5B5B5ADB5B5B5ACADADADB5B5B5ADB5B5B5B5B5B5B5B5",
      INIT_73 => X"9B5B5B5BA3A3A39BA4A4A4A4ADACACACADADADADADADADADA3A3A3ADA4A3A3A3",
      INIT_74 => X"51514949915151519B9B92929B9B9B9B9B9B9B9B9B9B9B9B5B5B5B5B5B5B5B5B",
      INIT_75 => X"9191919191919191919191919191919151519191515151515151515149494949",
      INIT_76 => X"5E5E5E5E5E5E5E5EA55D5E5E525AACAD5B5A5252A4ACA45B5151929291515151",
      INIT_77 => X"666666565E5E5E665E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_78 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B55D5CB5B55E5E5E5E",
      INIT_79 => X"52A4ADAD52515151ADAC5B5AB5ADADADADADADADADADADADADADADADADA4A4AC",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"ADADADACADADADADADADADADACADADADA4A4ACACADADADADADADADADADADADAD",
      INIT_7D => X"ACADACACADADADACADADADADADADADADADADADADA4ACACAD9A5A9AA2ACA4A3A3",
      INIT_7E => X"59595959595959595A595959ACA3A25AACACACACACACACACACACACACACACACAC",
      INIT_7F => X"5A5A5A5A5959595A59595959A2A29A59A2A2A2A25959A2A25959595959595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(10),
      I4 => addra(13),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_wrapper_init__parameterized99\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized99\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vgamem_blk_mem_gen_prim_wrapper_init__parameterized99\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_wrapper_init__parameterized99\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_01 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACA4A4A4ACACACAC",
      INIT_02 => X"5B5B5B5B5B5B5B5B63635B5BA3A3A3A3A3A3A3A3A4A4A3A3A4A4A4A4A4A4A4A4",
      INIT_03 => X"525252525A5A5A525A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5B",
      INIT_04 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_05 => X"4A4A4A494A4A4A4A5252524A5252525252525252525252525252525252525252",
      INIT_06 => X"0000999100009999000099994949494949494949494949494949494949494949",
      INIT_07 => X"4141414141414141414141414141414141414141014141410000011100001100",
      INIT_08 => X"5151515151515151515151514949494949494949414949494141414141414141",
      INIT_09 => X"5A5A62A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A51515152",
      INIT_0A => X"ADADB5B5ADADADADACACACACACACACACACACACACA3A3A3A3A3A3A3A3A2A2A2A3",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0C => X"9B9B9B9BA3A39B9BA4A4A4A4ADACACACADADADADB5B5ADADB5B5B5B5B5B5B5B5",
      INIT_0D => X"51515151929292919B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0E => X"9191515191919191919191915151519151515151515151515151494951515151",
      INIT_0F => X"5E5E5E5E665E5E5E545E5E66ADADADB5ADADADADACACACAD9292A3A451515191",
      INIT_10 => X"66A6665E5E5E5E665E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_11 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B55E5DA4B5555E665E",
      INIT_12 => X"B5B5ADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_13 => X"ADADADADADADADADADADADADADADADADB5ADADADB5B5ADADB5B5B5B5B5B5B5B5",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_17 => X"595959595A595959ACACABA2ACACACACACACACACADADADACADADADACADADADAD",
      INIT_18 => X"5A5A5A5A5959595A59595959A2A2A259A2A2A2A25959A2A25959595959595959",
      INIT_19 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_1A => X"A4A4A4A4A4A4A4A4A4A4A4A4ACACA4A4ACACACACACACACACACACACACACACACAC",
      INIT_1B => X"A3635B5BA3A3A3A3A3A3A3A3A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_1C => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5A5B5B5B5B5B5B5B5B",
      INIT_1D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1E => X"4A4A4A4A524A4A4A525252525252525252525252525252525252525252525252",
      INIT_1F => X"000099990000999904949499494949494949494949494949494949494A4A4949",
      INIT_20 => X"0000111100001111000011110000011100000000000000000000110000009991",
      INIT_21 => X"5151515151515151494951514949494949494949494949490000999900001199",
      INIT_22 => X"9A9AA2A25A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A51515A5A51515151",
      INIT_23 => X"ADB5B5B5ADADADADACACACACACACACACACACACACA3A3A3ABA3A3A3A3A2A2A2A3",
      INIT_24 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_25 => X"9B9B9B9BA4A3A39BACA4A4A4ADADADACB5ADADADB5B5B5B5F5F5F5F5B5B5B5F5",
      INIT_26 => X"92919191E3E39B929B9B9BA39B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_27 => X"5151515151515151515151516159595151515959515151515151515191515151",
      INIT_28 => X"5E5E5E5E66665E5E5C5E5E66ADADADA4A4ACACACA3A3A4A49A9BA3A351919292",
      INIT_29 => X"666666665E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_2A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B55E5D5CB5555D5D5E",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2C => X"B5ADB5ADB5ADADADB5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"A3A25959ACACACA4ACACACACACADACACADADADADADADADADADADADADADADADAD",
      INIT_31 => X"5A5A5A5A5959595A59595959A2A2A259A2A2A2A259595AA25959595959595959",
      INIT_32 => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_33 => X"ACA4A4A4ACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_34 => X"A3A3A3A3A4A4A4A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_35 => X"5A5A5A5A5A5A5A5A5A5A5A5A5B5B5A5A5B5B5B5B5B5B5B5BA3635B5BA3A3A3A3",
      INIT_36 => X"525252525252525252525252525252525252525252525252525252525A5A5A52",
      INIT_37 => X"524A4A4A52525252525252525252525252525252525252525252525252525252",
      INIT_38 => X"0004999949494949494949494949494949494949494949494A4A4A494A4A4A4A",
      INIT_39 => X"0000199900000119000000000000100000009111000099110000999900009999",
      INIT_3A => X"5151515151515151494949514949494949494949494949490009994900009999",
      INIT_3B => X"9AA2A2A25A9A9A9A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5151515A51515151",
      INIT_3C => X"B5B5B5B5ADADADB5ACACACADACACACACACACACACA3A3ABACA3A3A3A3A2A2A2A3",
      INIT_3D => X"F5F5F5F6B5F5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3E => X"A39B9B9BA4A4A4A3ADACACACADADADADF5B5B5B5F5F5F5F5F6F5F6F6F6F5F6F5",
      INIT_3F => X"ED9B9291E4EDFFFF9B9B9B9B9A9B9B9B9A9A9A9A9A9A9A9A9B9B9A9A9B9B9B9B",
      INIT_40 => X"51519191515151516A6A62627372726A6A6B6B735A626A6A5151515A91919191",
      INIT_41 => X"5E5E5E5E66665E5E5C5E5E66A4ACAC5CA3A3A4A49B9B9BA39B9B9B9B92929A9B",
      INIT_42 => X"54545C555D5D54535E5E5E5D5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B55E5E5D5C555D5D5D",
      INIT_44 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_45 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_46 => X"ADADADADADADADADADADADADADADADADB5ADADADADB5B5B5B5B5B5ADB5B5B5B5",
      INIT_47 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_49 => X"ACACACACADADACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"5A5A5A5A5959595A59595959A2A2A259A2A2A2A2595959A259595959A3A3A25A",
      INIT_4B => X"ACACACACACACACACA4A4A4A4ACACACACACACACACACACACACACACACACACACACAC",
      INIT_4C => X"ACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
      INIT_4D => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4ACACACACACACACAC",
      INIT_4E => X"5A5A5A5A5B5B5B5A5B5B5B5B5B5B5B5BA3635B5BA3A3A3A3A3A3A3A3A4A4A4A4",
      INIT_4F => X"52525252525252525252525252525252525252525A5252525A5A5A5A5A5A5A5A",
      INIT_50 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_51 => X"494949494949494949494949494949494A4A49494A4A4A4A4A4A4A4A52524A4A",
      INIT_52 => X"0000999900009999000099990000119900009999000499994949494949494949",
      INIT_53 => X"5151515151515151494949514949494949494949494949494949494900994949",
      INIT_54 => X"A2A2A2A29A9A9A9A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5151515251515151",
      INIT_55 => X"B5ACACB5ADB5B5B5ACACADADACACACACACACACACA3ABACACA3A3A3A3A2A2A3A3",
      INIT_56 => X"F6F6F6F6F6B5F6F6F5F5F6F6F6F6B5F6F5F5F5F5F5F5F5F5B5B5B5B5B5B5B5B5",
      INIT_57 => X"A4A4A3A3ADACACA4ADADADADF5B5B5B5F6F6F6F5F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_58 => X"ECEDEDDB9A9B9BE49A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9B9B9B9A",
      INIT_59 => X"919192926B6A5A51737373737373737373737373737373735A626A6B92929191",
      INIT_5A => X"5E5E5E5E66665E5E5D5E5E5EA3A4A45C9B9B9BA39B9B9B9B9A9A9B9B9A9A9A9A",
      INIT_5B => X"5E5D5D545E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_5C => X"B5B5B5B5A4ACB5B5B5B5B5ADB5B5B5B5B5B5B5B6B5B5B5B55D5D5D5D555D5D5C",
      INIT_5D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_60 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADA4A4ADADADADAD",
      INIT_61 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"5A5A5A5A5959595A59595959A2A2A259A2A2A2A29A59599AACA3A3A2ADADACAC",
      INIT_64 => X"ACACACADA3ACACAC625A5A5AA3635A63A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
      INIT_65 => X"ACACACACACACACACACACACACADADADADADADADADADADACADADADADADACADADAD",
      INIT_66 => X"A4A4A4A4A4A4A4A4A4A4A4A4ACACACA4ACACACACACACACACACACACACACACACAC",
      INIT_67 => X"5B5B5B625B5B5B5BA363A363A3A3A3A3A3A3A3A3A4A3A3A3A4A4A4A4A4A4A4A4",
      INIT_68 => X"525252525252525252525252525252525A5A5A5A5A5A5A5AA3625A5A62626262",
      INIT_69 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6A => X"49494949494949494A4949494A4A4A4A4A4A4A4A524A4A4A5252525252525252",
      INIT_6B => X"4949494949494949494949490000111900001111494949494949494949494949",
      INIT_6C => X"5151515151515151515151514949494949494949494949494949494949494949",
      INIT_6D => X"A2A2A2A29A9A9AA25A5A9A9A5A5A5A5A5A5A5A5A5A5A5A5A5151525A51515151",
      INIT_6E => X"A2A2A2A2ACACA3A3ACACACACACACACACABACACACA3A3ABABA3A3A3A3A3A3A3A3",
      INIT_6F => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F6F6F5F5F5F5F5A3ADB5B5",
      INIT_70 => X"ADACACA4ADADADADF6F5B5B5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_71 => X"9292929292929292525252925A5A5A5A9A9A5A5A9A9A9A9A9B9B9A9AA4A4A3A3",
      INIT_72 => X"629A9A9A7373B4B4737373737373737373737373737373736B737373929A9A6A",
      INIT_73 => X"5E5E5E5E5E5E5E5E5E5E5E5E9BA35C5D9B9B9B9B9A9A9B9B9A9A9A9A9A9A9A9A",
      INIT_74 => X"666666665E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_75 => X"A4ADB5B549494952A4524949ADADADADADADADAD54ADADAD5B5B5B5D5D5C5C5C",
      INIT_76 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_78 => X"ACACACACACACACACADACACACADADADADADADADADB5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_79 => X"ADADADADADADADADADADADADADADADADADADADAD495AA4AC49494949ACAC5A49",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"A4A4ACACADADACACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"5A5A5A5A5959595A59595959A2A2A25AA2A2A2A2ACACA3A2ACACACACACACACAC",
      INIT_7D => X"6363625A6362635A63635A5A636363636363636363635A63ACACA4A3ACACACAC",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADA4A4ACAC64A463A45A5A5B64",
      INIT_7F => X"ACACACACACACACACACACACACACACACACACACACACADACACACADADADACADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(11),
      I3 => addra(13),
      I4 => addra(10),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      I3 => addrb(15),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vgamem_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end vgamem_blk_mem_gen_prim_width;

architecture STRUCTURE of vgamem_blk_mem_gen_prim_width is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\prim_init.ram\: entity work.vgamem_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => addrb_15_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized100\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized100\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized100\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized100\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized100\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized101\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized101\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized101\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized101\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized101\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized102\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized102\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized102\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized102\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized102\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized103\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized103\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized103\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized103\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized103\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized104\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized104\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized104\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized104\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized104\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized105\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized105\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized105\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized105\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized105\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized106\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized106\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized106\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized106\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized106\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized107\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized107\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized107\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized107\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized107\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized108\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized108\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized108\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized108\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized108\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized109\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized109\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized109\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized109\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized109\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized110\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized110\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized110\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized110\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized110\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized111\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized111\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized111\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized111\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized111\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized112\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized112\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized112\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized112\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized112\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized113\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized113\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized113\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized113\ is
  signal addra_16_sn_1 : STD_LOGIC;
begin
  addra_16_sp_1 <= addra_16_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized113\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => addra_16_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized114\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_17_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized114\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized114\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized114\ is
  signal addrb_17_sn_1 : STD_LOGIC;
begin
  addrb_17_sp_1 <= addrb_17_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized114\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_17_sp_1 => addrb_17_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized115\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized115\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized115\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized115\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized115\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized116\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized116\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized116\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized116\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized116\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_17_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized21\ is
  signal addrb_17_sn_1 : STD_LOGIC;
begin
  addrb_17_sp_1 <= addrb_17_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_17_sp_1 => addrb_17_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_17_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized29\ is
  signal addrb_17_sn_1 : STD_LOGIC;
begin
  addrb_17_sp_1 <= addrb_17_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_17_sp_1 => addrb_17_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized31\ is
  signal addrb_15_sn_1 : STD_LOGIC;
begin
  addrb_15_sp_1 <= addrb_15_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => addrb_15_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized49\ is
  signal addra_16_sn_1 : STD_LOGIC;
begin
  addra_16_sp_1 <= addra_16_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => addra_16_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized54\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized55\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized55\ is
  signal addra_11_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized56\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized56\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized56\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized56\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized56\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized57\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized57\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized57\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized57\ is
  signal addra_16_sn_1 : STD_LOGIC;
begin
  addra_16_sp_1 <= addra_16_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized57\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => addra_16_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized58\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized58\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized58\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized58\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized58\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized59\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized59\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized59\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized59\ is
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized59\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized60\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized60\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized60\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized60\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized60\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized61\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_17_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized61\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized61\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized61\ is
  signal addrb_17_sn_1 : STD_LOGIC;
begin
  addrb_17_sp_1 <= addrb_17_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized61\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_17_sp_1 => addrb_17_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized62\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized62\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized62\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized62\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized62\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized63\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized63\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized63\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized63\ is
  signal addra_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized63\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized64\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized64\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized64\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized64\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized64\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized65\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized65\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized65\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized65\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized65\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized66\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized66\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized66\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized66\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized66\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized67\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized67\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized67\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized67\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized67\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized68\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized68\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized68\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized68\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized68\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized69\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized69\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized69\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized69\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized69\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized70\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized70\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized70\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized70\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized70\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized71\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized71\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized71\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized71\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized71\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized72\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized72\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized72\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized72\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized72\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized73\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized73\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized73\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized73\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized73\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized74\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized74\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized74\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized74\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized74\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized75\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized75\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized75\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized75\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized75\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized76\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized76\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized76\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized76\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized76\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized77\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized77\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized77\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized77\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized77\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized78\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized78\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized78\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized78\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized79\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized79\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized79\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized79\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized79\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized80\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized80\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized80\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized80\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized80\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized81\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized81\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized81\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized81\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized81\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized82\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized82\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized82\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized82\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized82\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized83\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized83\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized83\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized83\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized84\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized84\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized84\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized84\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized84\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized85\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized85\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized85\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized85\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized85\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized86\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized86\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized86\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized86\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized86\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized87\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized87\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized87\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized87\ is
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized87\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized88\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_11_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized88\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized88\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized88\ is
  signal addra_11_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized89\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized89\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized89\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized89\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized89\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized90\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized90\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized90\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized90\ is
  signal addra_16_sn_1 : STD_LOGIC;
begin
  addra_16_sp_1 <= addra_16_sn_1;
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => addra_16_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized91\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized91\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized91\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized91\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized91\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized92\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized92\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized92\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized92\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized92\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized93\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized93\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized93\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized93\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized93\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized94\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized94\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized94\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized94\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized94\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized95\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized95\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized95\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized95\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized95\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized96\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized96\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized96\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized96\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized96\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized97\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized97\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized97\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized97\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized97\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized98\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized98\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized98\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized98\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized98\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vgamem_blk_mem_gen_prim_width__parameterized99\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vgamem_blk_mem_gen_prim_width__parameterized99\ : entity is "blk_mem_gen_prim_width";
end \vgamem_blk_mem_gen_prim_width__parameterized99\;

architecture STRUCTURE of \vgamem_blk_mem_gen_prim_width__parameterized99\ is
begin
\prim_init.ram\: entity work.\vgamem_blk_mem_gen_prim_wrapper_init__parameterized99\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vgamem_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end vgamem_blk_mem_gen_generic_cstr;

architecture STRUCTURE of vgamem_blk_mem_gen_generic_cstr is
  signal ram_doutb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[0].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[100].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[101].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[102].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[103].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[104].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[105].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[106].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[107].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[108].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[109].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[110].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[111].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[112].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[113].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[114].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[115].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[116].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[117].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[92].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[93].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[94].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[95].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[96].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[97].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[98].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[99].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\vgamem_blk_mem_gen_mux__parameterized0\
     port map (
      DOADO(7) => \ramloop[117].ram.r_n_0\,
      DOADO(6) => \ramloop[117].ram.r_n_1\,
      DOADO(5) => \ramloop[117].ram.r_n_2\,
      DOADO(4) => \ramloop[117].ram.r_n_3\,
      DOADO(3) => \ramloop[117].ram.r_n_4\,
      DOADO(2) => \ramloop[117].ram.r_n_5\,
      DOADO(1) => \ramloop[117].ram.r_n_6\,
      DOADO(0) => \ramloop[117].ram.r_n_7\,
      DOBDO(7) => \ramloop[67].ram.r_n_0\,
      DOBDO(6) => \ramloop[67].ram.r_n_1\,
      DOBDO(5) => \ramloop[67].ram.r_n_2\,
      DOBDO(4) => \ramloop[67].ram.r_n_3\,
      DOBDO(3) => \ramloop[67].ram.r_n_4\,
      DOBDO(2) => \ramloop[67].ram.r_n_5\,
      DOBDO(1) => \ramloop[67].ram.r_n_6\,
      DOBDO(0) => \ramloop[67].ram.r_n_7\,
      addrb(7 downto 0) => addrb(18 downto 11),
      clkb => clkb,
      doutb(7 downto 0) => doutb(7 downto 0),
      \doutb[7]_INST_0_i_14_0\(7) => \ramloop[83].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_0\(6) => \ramloop[83].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_0\(5) => \ramloop[83].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_0\(4) => \ramloop[83].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_0\(3) => \ramloop[83].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_0\(2) => \ramloop[83].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_0\(1) => \ramloop[83].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_0\(0) => \ramloop[83].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_1\(7) => \ramloop[82].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_1\(6) => \ramloop[82].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_1\(5) => \ramloop[82].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_1\(4) => \ramloop[82].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_1\(3) => \ramloop[82].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_1\(2) => \ramloop[82].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_1\(1) => \ramloop[82].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_1\(0) => \ramloop[82].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_2\(7) => \ramloop[81].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_2\(6) => \ramloop[81].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_2\(5) => \ramloop[81].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_2\(4) => \ramloop[81].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_2\(3) => \ramloop[81].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_2\(2) => \ramloop[81].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_2\(1) => \ramloop[81].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_2\(0) => \ramloop[81].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_3\(7) => \ramloop[80].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_3\(6) => \ramloop[80].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_3\(5) => \ramloop[80].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_3\(4) => \ramloop[80].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_3\(3) => \ramloop[80].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_3\(2) => \ramloop[80].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_3\(1) => \ramloop[80].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_3\(0) => \ramloop[80].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_4\(7) => \ramloop[87].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_4\(6) => \ramloop[87].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_4\(5) => \ramloop[87].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_4\(4) => \ramloop[87].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_4\(3) => \ramloop[87].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_4\(2) => \ramloop[87].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_4\(1) => \ramloop[87].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_4\(0) => \ramloop[87].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_5\(7) => \ramloop[86].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_5\(6) => \ramloop[86].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_5\(5) => \ramloop[86].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_5\(4) => \ramloop[86].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_5\(3) => \ramloop[86].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_5\(2) => \ramloop[86].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_5\(1) => \ramloop[86].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_5\(0) => \ramloop[86].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_6\(7) => \ramloop[85].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_6\(6) => \ramloop[85].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_6\(5) => \ramloop[85].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_6\(4) => \ramloop[85].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_6\(3) => \ramloop[85].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_6\(2) => \ramloop[85].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_6\(1) => \ramloop[85].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_6\(0) => \ramloop[85].ram.r_n_7\,
      \doutb[7]_INST_0_i_14_7\(7) => \ramloop[84].ram.r_n_0\,
      \doutb[7]_INST_0_i_14_7\(6) => \ramloop[84].ram.r_n_1\,
      \doutb[7]_INST_0_i_14_7\(5) => \ramloop[84].ram.r_n_2\,
      \doutb[7]_INST_0_i_14_7\(4) => \ramloop[84].ram.r_n_3\,
      \doutb[7]_INST_0_i_14_7\(3) => \ramloop[84].ram.r_n_4\,
      \doutb[7]_INST_0_i_14_7\(2) => \ramloop[84].ram.r_n_5\,
      \doutb[7]_INST_0_i_14_7\(1) => \ramloop[84].ram.r_n_6\,
      \doutb[7]_INST_0_i_14_7\(0) => \ramloop[84].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_0\(7) => \ramloop[91].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_0\(6) => \ramloop[91].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_0\(5) => \ramloop[91].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_0\(4) => \ramloop[91].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_0\(3) => \ramloop[91].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_0\(2) => \ramloop[91].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_0\(1) => \ramloop[91].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_0\(0) => \ramloop[91].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_1\(7) => \ramloop[90].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_1\(6) => \ramloop[90].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_1\(5) => \ramloop[90].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_1\(4) => \ramloop[90].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_1\(3) => \ramloop[90].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_1\(2) => \ramloop[90].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_1\(1) => \ramloop[90].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_1\(0) => \ramloop[90].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_2\(7) => \ramloop[89].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_2\(6) => \ramloop[89].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_2\(5) => \ramloop[89].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_2\(4) => \ramloop[89].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_2\(3) => \ramloop[89].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_2\(2) => \ramloop[89].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_2\(1) => \ramloop[89].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_2\(0) => \ramloop[89].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_3\(7) => \ramloop[88].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_3\(6) => \ramloop[88].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_3\(5) => \ramloop[88].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_3\(4) => \ramloop[88].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_3\(3) => \ramloop[88].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_3\(2) => \ramloop[88].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_3\(1) => \ramloop[88].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_3\(0) => \ramloop[88].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_4\(7) => \ramloop[95].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_4\(6) => \ramloop[95].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_4\(5) => \ramloop[95].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_4\(4) => \ramloop[95].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_4\(3) => \ramloop[95].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_4\(2) => \ramloop[95].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_4\(1) => \ramloop[95].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_4\(0) => \ramloop[95].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_5\(7) => \ramloop[94].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_5\(6) => \ramloop[94].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_5\(5) => \ramloop[94].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_5\(4) => \ramloop[94].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_5\(3) => \ramloop[94].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_5\(2) => \ramloop[94].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_5\(1) => \ramloop[94].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_5\(0) => \ramloop[94].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_6\(7) => \ramloop[93].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_6\(6) => \ramloop[93].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_6\(5) => \ramloop[93].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_6\(4) => \ramloop[93].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_6\(3) => \ramloop[93].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_6\(2) => \ramloop[93].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_6\(1) => \ramloop[93].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_6\(0) => \ramloop[93].ram.r_n_7\,
      \doutb[7]_INST_0_i_15_7\(7) => \ramloop[92].ram.r_n_0\,
      \doutb[7]_INST_0_i_15_7\(6) => \ramloop[92].ram.r_n_1\,
      \doutb[7]_INST_0_i_15_7\(5) => \ramloop[92].ram.r_n_2\,
      \doutb[7]_INST_0_i_15_7\(4) => \ramloop[92].ram.r_n_3\,
      \doutb[7]_INST_0_i_15_7\(3) => \ramloop[92].ram.r_n_4\,
      \doutb[7]_INST_0_i_15_7\(2) => \ramloop[92].ram.r_n_5\,
      \doutb[7]_INST_0_i_15_7\(1) => \ramloop[92].ram.r_n_6\,
      \doutb[7]_INST_0_i_15_7\(0) => \ramloop[92].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_0\(7) => \ramloop[66].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_0\(6) => \ramloop[66].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_0\(5) => \ramloop[66].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_0\(4) => \ramloop[66].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_0\(3) => \ramloop[66].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_0\(2) => \ramloop[66].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_0\(1) => \ramloop[66].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_0\(0) => \ramloop[66].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_1\(7) => \ramloop[65].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_1\(6) => \ramloop[65].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_1\(5) => \ramloop[65].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_1\(4) => \ramloop[65].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_1\(3) => \ramloop[65].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_1\(2) => \ramloop[65].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_1\(1) => \ramloop[65].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_1\(0) => \ramloop[65].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_2\(7) => \ramloop[64].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_2\(6) => \ramloop[64].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_2\(5) => \ramloop[64].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_2\(4) => \ramloop[64].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_2\(3) => \ramloop[64].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_2\(2) => \ramloop[64].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_2\(1) => \ramloop[64].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_2\(0) => \ramloop[64].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_3\(7) => \ramloop[71].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_3\(6) => \ramloop[71].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_3\(5) => \ramloop[71].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_3\(4) => \ramloop[71].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_3\(3) => \ramloop[71].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_3\(2) => \ramloop[71].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_3\(1) => \ramloop[71].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_3\(0) => \ramloop[71].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_4\(7) => \ramloop[70].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_4\(6) => \ramloop[70].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_4\(5) => \ramloop[70].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_4\(4) => \ramloop[70].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_4\(3) => \ramloop[70].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_4\(2) => \ramloop[70].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_4\(1) => \ramloop[70].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_4\(0) => \ramloop[70].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_5\(7) => \ramloop[69].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_5\(6) => \ramloop[69].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_5\(5) => \ramloop[69].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_5\(4) => \ramloop[69].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_5\(3) => \ramloop[69].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_5\(2) => \ramloop[69].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_5\(1) => \ramloop[69].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_5\(0) => \ramloop[69].ram.r_n_7\,
      \doutb[7]_INST_0_i_16_6\(7) => \ramloop[68].ram.r_n_0\,
      \doutb[7]_INST_0_i_16_6\(6) => \ramloop[68].ram.r_n_1\,
      \doutb[7]_INST_0_i_16_6\(5) => \ramloop[68].ram.r_n_2\,
      \doutb[7]_INST_0_i_16_6\(4) => \ramloop[68].ram.r_n_3\,
      \doutb[7]_INST_0_i_16_6\(3) => \ramloop[68].ram.r_n_4\,
      \doutb[7]_INST_0_i_16_6\(2) => \ramloop[68].ram.r_n_5\,
      \doutb[7]_INST_0_i_16_6\(1) => \ramloop[68].ram.r_n_6\,
      \doutb[7]_INST_0_i_16_6\(0) => \ramloop[68].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_0\(7) => \ramloop[75].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_0\(6) => \ramloop[75].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_0\(5) => \ramloop[75].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_0\(4) => \ramloop[75].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_0\(3) => \ramloop[75].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_0\(2) => \ramloop[75].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_0\(1) => \ramloop[75].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_0\(0) => \ramloop[75].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_1\(7) => \ramloop[74].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_1\(6) => \ramloop[74].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_1\(5) => \ramloop[74].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_1\(4) => \ramloop[74].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_1\(3) => \ramloop[74].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_1\(2) => \ramloop[74].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_1\(1) => \ramloop[74].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_1\(0) => \ramloop[74].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_2\(7) => \ramloop[73].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_2\(6) => \ramloop[73].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_2\(5) => \ramloop[73].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_2\(4) => \ramloop[73].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_2\(3) => \ramloop[73].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_2\(2) => \ramloop[73].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_2\(1) => \ramloop[73].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_2\(0) => \ramloop[73].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_3\(7) => \ramloop[72].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_3\(6) => \ramloop[72].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_3\(5) => \ramloop[72].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_3\(4) => \ramloop[72].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_3\(3) => \ramloop[72].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_3\(2) => \ramloop[72].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_3\(1) => \ramloop[72].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_3\(0) => \ramloop[72].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_4\(7) => \ramloop[79].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_4\(6) => \ramloop[79].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_4\(5) => \ramloop[79].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_4\(4) => \ramloop[79].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_4\(3) => \ramloop[79].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_4\(2) => \ramloop[79].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_4\(1) => \ramloop[79].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_4\(0) => \ramloop[79].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_5\(7) => \ramloop[78].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_5\(6) => \ramloop[78].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_5\(5) => \ramloop[78].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_5\(4) => \ramloop[78].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_5\(3) => \ramloop[78].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_5\(2) => \ramloop[78].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_5\(1) => \ramloop[78].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_5\(0) => \ramloop[78].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_6\(7) => \ramloop[77].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_6\(6) => \ramloop[77].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_6\(5) => \ramloop[77].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_6\(4) => \ramloop[77].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_6\(3) => \ramloop[77].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_6\(2) => \ramloop[77].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_6\(1) => \ramloop[77].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_6\(0) => \ramloop[77].ram.r_n_7\,
      \doutb[7]_INST_0_i_17_7\(7) => \ramloop[76].ram.r_n_0\,
      \doutb[7]_INST_0_i_17_7\(6) => \ramloop[76].ram.r_n_1\,
      \doutb[7]_INST_0_i_17_7\(5) => \ramloop[76].ram.r_n_2\,
      \doutb[7]_INST_0_i_17_7\(4) => \ramloop[76].ram.r_n_3\,
      \doutb[7]_INST_0_i_17_7\(3) => \ramloop[76].ram.r_n_4\,
      \doutb[7]_INST_0_i_17_7\(2) => \ramloop[76].ram.r_n_5\,
      \doutb[7]_INST_0_i_17_7\(1) => \ramloop[76].ram.r_n_6\,
      \doutb[7]_INST_0_i_17_7\(0) => \ramloop[76].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_0\(7) => \ramloop[51].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_0\(6) => \ramloop[51].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_0\(5) => \ramloop[51].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_0\(4) => \ramloop[51].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_0\(3) => \ramloop[51].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_0\(2) => \ramloop[51].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_0\(1) => \ramloop[51].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_0\(0) => \ramloop[51].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_1\(7) => \ramloop[50].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_1\(6) => \ramloop[50].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_1\(5) => \ramloop[50].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_1\(4) => \ramloop[50].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_1\(3) => \ramloop[50].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_1\(2) => \ramloop[50].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_1\(1) => \ramloop[50].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_1\(0) => \ramloop[50].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_2\(7) => \ramloop[49].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_2\(6) => \ramloop[49].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_2\(5) => \ramloop[49].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_2\(4) => \ramloop[49].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_2\(3) => \ramloop[49].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_2\(2) => \ramloop[49].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_2\(1) => \ramloop[49].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_2\(0) => \ramloop[49].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_3\(7) => \ramloop[48].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_3\(6) => \ramloop[48].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_3\(5) => \ramloop[48].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_3\(4) => \ramloop[48].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_3\(3) => \ramloop[48].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_3\(2) => \ramloop[48].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_3\(1) => \ramloop[48].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_3\(0) => \ramloop[48].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_4\(7) => \ramloop[55].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_4\(6) => \ramloop[55].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_4\(5) => \ramloop[55].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_4\(4) => \ramloop[55].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_4\(3) => \ramloop[55].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_4\(2) => \ramloop[55].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_4\(1) => \ramloop[55].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_4\(0) => \ramloop[55].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_5\(7) => \ramloop[54].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_5\(6) => \ramloop[54].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_5\(5) => \ramloop[54].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_5\(4) => \ramloop[54].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_5\(3) => \ramloop[54].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_5\(2) => \ramloop[54].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_5\(1) => \ramloop[54].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_5\(0) => \ramloop[54].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_6\(7) => \ramloop[53].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_6\(6) => \ramloop[53].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_6\(5) => \ramloop[53].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_6\(4) => \ramloop[53].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_6\(3) => \ramloop[53].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_6\(2) => \ramloop[53].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_6\(1) => \ramloop[53].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_6\(0) => \ramloop[53].ram.r_n_7\,
      \doutb[7]_INST_0_i_18_7\(7) => \ramloop[52].ram.r_n_0\,
      \doutb[7]_INST_0_i_18_7\(6) => \ramloop[52].ram.r_n_1\,
      \doutb[7]_INST_0_i_18_7\(5) => \ramloop[52].ram.r_n_2\,
      \doutb[7]_INST_0_i_18_7\(4) => \ramloop[52].ram.r_n_3\,
      \doutb[7]_INST_0_i_18_7\(3) => \ramloop[52].ram.r_n_4\,
      \doutb[7]_INST_0_i_18_7\(2) => \ramloop[52].ram.r_n_5\,
      \doutb[7]_INST_0_i_18_7\(1) => \ramloop[52].ram.r_n_6\,
      \doutb[7]_INST_0_i_18_7\(0) => \ramloop[52].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_0\(7) => \ramloop[59].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_0\(6) => \ramloop[59].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_0\(5) => \ramloop[59].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_0\(4) => \ramloop[59].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_0\(3) => \ramloop[59].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_0\(2) => \ramloop[59].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_0\(1) => \ramloop[59].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_0\(0) => \ramloop[59].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_1\(7) => \ramloop[58].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_1\(6) => \ramloop[58].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_1\(5) => \ramloop[58].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_1\(4) => \ramloop[58].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_1\(3) => \ramloop[58].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_1\(2) => \ramloop[58].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_1\(1) => \ramloop[58].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_1\(0) => \ramloop[58].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_2\(7) => \ramloop[57].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_2\(6) => \ramloop[57].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_2\(5) => \ramloop[57].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_2\(4) => \ramloop[57].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_2\(3) => \ramloop[57].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_2\(2) => \ramloop[57].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_2\(1) => \ramloop[57].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_2\(0) => \ramloop[57].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_3\(7) => \ramloop[56].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_3\(6) => \ramloop[56].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_3\(5) => \ramloop[56].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_3\(4) => \ramloop[56].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_3\(3) => \ramloop[56].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_3\(2) => \ramloop[56].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_3\(1) => \ramloop[56].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_3\(0) => \ramloop[56].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_4\(7) => \ramloop[63].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_4\(6) => \ramloop[63].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_4\(5) => \ramloop[63].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_4\(4) => \ramloop[63].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_4\(3) => \ramloop[63].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_4\(2) => \ramloop[63].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_4\(1) => \ramloop[63].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_4\(0) => \ramloop[63].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_5\(7) => \ramloop[62].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_5\(6) => \ramloop[62].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_5\(5) => \ramloop[62].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_5\(4) => \ramloop[62].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_5\(3) => \ramloop[62].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_5\(2) => \ramloop[62].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_5\(1) => \ramloop[62].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_5\(0) => \ramloop[62].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_6\(7) => \ramloop[61].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_6\(6) => \ramloop[61].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_6\(5) => \ramloop[61].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_6\(4) => \ramloop[61].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_6\(3) => \ramloop[61].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_6\(2) => \ramloop[61].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_6\(1) => \ramloop[61].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_6\(0) => \ramloop[61].ram.r_n_7\,
      \doutb[7]_INST_0_i_19_7\(7) => \ramloop[60].ram.r_n_0\,
      \doutb[7]_INST_0_i_19_7\(6) => \ramloop[60].ram.r_n_1\,
      \doutb[7]_INST_0_i_19_7\(5) => \ramloop[60].ram.r_n_2\,
      \doutb[7]_INST_0_i_19_7\(4) => \ramloop[60].ram.r_n_3\,
      \doutb[7]_INST_0_i_19_7\(3) => \ramloop[60].ram.r_n_4\,
      \doutb[7]_INST_0_i_19_7\(2) => \ramloop[60].ram.r_n_5\,
      \doutb[7]_INST_0_i_19_7\(1) => \ramloop[60].ram.r_n_6\,
      \doutb[7]_INST_0_i_19_7\(0) => \ramloop[60].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_0\(7) => \ramloop[35].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_0\(6) => \ramloop[35].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_0\(5) => \ramloop[35].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_0\(4) => \ramloop[35].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_0\(3) => \ramloop[35].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_0\(2) => \ramloop[35].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_0\(1) => \ramloop[35].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_0\(0) => \ramloop[35].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_1\(7) => \ramloop[34].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_1\(6) => \ramloop[34].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_1\(5) => \ramloop[34].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_1\(4) => \ramloop[34].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_1\(3) => \ramloop[34].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_1\(2) => \ramloop[34].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_1\(1) => \ramloop[34].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_1\(0) => \ramloop[34].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_2\(7) => \ramloop[33].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_2\(6) => \ramloop[33].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_2\(5) => \ramloop[33].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_2\(4) => \ramloop[33].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_2\(3) => \ramloop[33].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_2\(2) => \ramloop[33].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_2\(1) => \ramloop[33].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_2\(0) => \ramloop[33].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_3\(7) => \ramloop[32].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_3\(6) => \ramloop[32].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_3\(5) => \ramloop[32].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_3\(4) => \ramloop[32].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_3\(3) => \ramloop[32].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_3\(2) => \ramloop[32].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_3\(1) => \ramloop[32].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_3\(0) => \ramloop[32].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_4\(7) => \ramloop[39].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_4\(6) => \ramloop[39].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_4\(5) => \ramloop[39].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_4\(4) => \ramloop[39].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_4\(3) => \ramloop[39].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_4\(2) => \ramloop[39].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_4\(1) => \ramloop[39].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_4\(0) => \ramloop[39].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_5\(7) => \ramloop[38].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_5\(6) => \ramloop[38].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_5\(5) => \ramloop[38].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_5\(4) => \ramloop[38].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_5\(3) => \ramloop[38].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_5\(2) => \ramloop[38].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_5\(1) => \ramloop[38].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_5\(0) => \ramloop[38].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_6\(7) => \ramloop[37].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_6\(6) => \ramloop[37].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_6\(5) => \ramloop[37].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_6\(4) => \ramloop[37].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_6\(3) => \ramloop[37].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_6\(2) => \ramloop[37].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_6\(1) => \ramloop[37].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_6\(0) => \ramloop[37].ram.r_n_7\,
      \doutb[7]_INST_0_i_20_7\(7) => \ramloop[36].ram.r_n_0\,
      \doutb[7]_INST_0_i_20_7\(6) => \ramloop[36].ram.r_n_1\,
      \doutb[7]_INST_0_i_20_7\(5) => \ramloop[36].ram.r_n_2\,
      \doutb[7]_INST_0_i_20_7\(4) => \ramloop[36].ram.r_n_3\,
      \doutb[7]_INST_0_i_20_7\(3) => \ramloop[36].ram.r_n_4\,
      \doutb[7]_INST_0_i_20_7\(2) => \ramloop[36].ram.r_n_5\,
      \doutb[7]_INST_0_i_20_7\(1) => \ramloop[36].ram.r_n_6\,
      \doutb[7]_INST_0_i_20_7\(0) => \ramloop[36].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_0\(7) => \ramloop[43].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_0\(6) => \ramloop[43].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_0\(5) => \ramloop[43].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_0\(4) => \ramloop[43].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_0\(3) => \ramloop[43].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_0\(2) => \ramloop[43].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_0\(1) => \ramloop[43].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_0\(0) => \ramloop[43].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_1\(7) => \ramloop[42].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_1\(6) => \ramloop[42].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_1\(5) => \ramloop[42].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_1\(4) => \ramloop[42].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_1\(3) => \ramloop[42].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_1\(2) => \ramloop[42].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_1\(1) => \ramloop[42].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_1\(0) => \ramloop[42].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_2\(7) => \ramloop[41].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_2\(6) => \ramloop[41].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_2\(5) => \ramloop[41].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_2\(4) => \ramloop[41].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_2\(3) => \ramloop[41].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_2\(2) => \ramloop[41].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_2\(1) => \ramloop[41].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_2\(0) => \ramloop[41].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_3\(7) => \ramloop[40].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_3\(6) => \ramloop[40].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_3\(5) => \ramloop[40].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_3\(4) => \ramloop[40].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_3\(3) => \ramloop[40].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_3\(2) => \ramloop[40].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_3\(1) => \ramloop[40].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_3\(0) => \ramloop[40].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_4\(7) => \ramloop[47].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_4\(6) => \ramloop[47].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_4\(5) => \ramloop[47].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_4\(4) => \ramloop[47].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_4\(3) => \ramloop[47].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_4\(2) => \ramloop[47].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_4\(1) => \ramloop[47].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_4\(0) => \ramloop[47].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_5\(7) => \ramloop[46].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_5\(6) => \ramloop[46].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_5\(5) => \ramloop[46].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_5\(4) => \ramloop[46].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_5\(3) => \ramloop[46].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_5\(2) => \ramloop[46].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_5\(1) => \ramloop[46].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_5\(0) => \ramloop[46].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_6\(7) => \ramloop[45].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_6\(6) => \ramloop[45].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_6\(5) => \ramloop[45].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_6\(4) => \ramloop[45].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_6\(3) => \ramloop[45].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_6\(2) => \ramloop[45].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_6\(1) => \ramloop[45].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_6\(0) => \ramloop[45].ram.r_n_7\,
      \doutb[7]_INST_0_i_21_7\(7) => \ramloop[44].ram.r_n_0\,
      \doutb[7]_INST_0_i_21_7\(6) => \ramloop[44].ram.r_n_1\,
      \doutb[7]_INST_0_i_21_7\(5) => \ramloop[44].ram.r_n_2\,
      \doutb[7]_INST_0_i_21_7\(4) => \ramloop[44].ram.r_n_3\,
      \doutb[7]_INST_0_i_21_7\(3) => \ramloop[44].ram.r_n_4\,
      \doutb[7]_INST_0_i_21_7\(2) => \ramloop[44].ram.r_n_5\,
      \doutb[7]_INST_0_i_21_7\(1) => \ramloop[44].ram.r_n_6\,
      \doutb[7]_INST_0_i_21_7\(0) => \ramloop[44].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_0\(7) => \ramloop[19].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_0\(6) => \ramloop[19].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_0\(5) => \ramloop[19].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_0\(4) => \ramloop[19].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_0\(3) => \ramloop[19].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_0\(2) => \ramloop[19].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_0\(1) => \ramloop[19].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_0\(0) => \ramloop[19].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_1\(7) => \ramloop[18].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_1\(6) => \ramloop[18].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_1\(5) => \ramloop[18].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_1\(4) => \ramloop[18].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_1\(3) => \ramloop[18].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_1\(2) => \ramloop[18].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_1\(1) => \ramloop[18].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_1\(0) => \ramloop[18].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_2\(7) => \ramloop[17].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_2\(6) => \ramloop[17].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_2\(5) => \ramloop[17].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_2\(4) => \ramloop[17].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_2\(3) => \ramloop[17].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_2\(2) => \ramloop[17].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_2\(1) => \ramloop[17].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_2\(0) => \ramloop[17].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_3\(7) => \ramloop[16].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_3\(6) => \ramloop[16].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_3\(5) => \ramloop[16].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_3\(4) => \ramloop[16].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_3\(3) => \ramloop[16].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_3\(2) => \ramloop[16].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_3\(1) => \ramloop[16].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_3\(0) => \ramloop[16].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_4\(7) => \ramloop[23].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_4\(6) => \ramloop[23].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_4\(5) => \ramloop[23].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_4\(4) => \ramloop[23].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_4\(3) => \ramloop[23].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_4\(2) => \ramloop[23].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_4\(1) => \ramloop[23].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_4\(0) => \ramloop[23].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_5\(7) => \ramloop[22].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_5\(6) => \ramloop[22].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_5\(5) => \ramloop[22].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_5\(4) => \ramloop[22].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_5\(3) => \ramloop[22].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_5\(2) => \ramloop[22].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_5\(1) => \ramloop[22].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_5\(0) => \ramloop[22].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_6\(7) => \ramloop[21].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_6\(6) => \ramloop[21].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_6\(5) => \ramloop[21].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_6\(4) => \ramloop[21].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_6\(3) => \ramloop[21].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_6\(2) => \ramloop[21].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_6\(1) => \ramloop[21].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_6\(0) => \ramloop[21].ram.r_n_7\,
      \doutb[7]_INST_0_i_22_7\(7) => \ramloop[20].ram.r_n_0\,
      \doutb[7]_INST_0_i_22_7\(6) => \ramloop[20].ram.r_n_1\,
      \doutb[7]_INST_0_i_22_7\(5) => \ramloop[20].ram.r_n_2\,
      \doutb[7]_INST_0_i_22_7\(4) => \ramloop[20].ram.r_n_3\,
      \doutb[7]_INST_0_i_22_7\(3) => \ramloop[20].ram.r_n_4\,
      \doutb[7]_INST_0_i_22_7\(2) => \ramloop[20].ram.r_n_5\,
      \doutb[7]_INST_0_i_22_7\(1) => \ramloop[20].ram.r_n_6\,
      \doutb[7]_INST_0_i_22_7\(0) => \ramloop[20].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_0\(7) => \ramloop[27].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_0\(6) => \ramloop[27].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_0\(5) => \ramloop[27].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_0\(4) => \ramloop[27].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_0\(3) => \ramloop[27].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_0\(2) => \ramloop[27].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_0\(1) => \ramloop[27].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_0\(0) => \ramloop[27].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_1\(7) => \ramloop[26].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_1\(6) => \ramloop[26].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_1\(5) => \ramloop[26].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_1\(4) => \ramloop[26].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_1\(3) => \ramloop[26].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_1\(2) => \ramloop[26].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_1\(1) => \ramloop[26].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_1\(0) => \ramloop[26].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_2\(7) => \ramloop[25].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_2\(6) => \ramloop[25].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_2\(5) => \ramloop[25].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_2\(4) => \ramloop[25].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_2\(3) => \ramloop[25].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_2\(2) => \ramloop[25].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_2\(1) => \ramloop[25].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_2\(0) => \ramloop[25].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_3\(7) => \ramloop[24].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_3\(6) => \ramloop[24].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_3\(5) => \ramloop[24].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_3\(4) => \ramloop[24].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_3\(3) => \ramloop[24].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_3\(2) => \ramloop[24].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_3\(1) => \ramloop[24].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_3\(0) => \ramloop[24].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_4\(7) => \ramloop[31].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_4\(6) => \ramloop[31].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_4\(5) => \ramloop[31].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_4\(4) => \ramloop[31].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_4\(3) => \ramloop[31].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_4\(2) => \ramloop[31].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_4\(1) => \ramloop[31].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_4\(0) => \ramloop[31].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_5\(7) => \ramloop[30].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_5\(6) => \ramloop[30].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_5\(5) => \ramloop[30].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_5\(4) => \ramloop[30].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_5\(3) => \ramloop[30].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_5\(2) => \ramloop[30].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_5\(1) => \ramloop[30].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_5\(0) => \ramloop[30].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_6\(7) => \ramloop[29].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_6\(6) => \ramloop[29].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_6\(5) => \ramloop[29].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_6\(4) => \ramloop[29].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_6\(3) => \ramloop[29].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_6\(2) => \ramloop[29].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_6\(1) => \ramloop[29].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_6\(0) => \ramloop[29].ram.r_n_7\,
      \doutb[7]_INST_0_i_23_7\(7) => \ramloop[28].ram.r_n_0\,
      \doutb[7]_INST_0_i_23_7\(6) => \ramloop[28].ram.r_n_1\,
      \doutb[7]_INST_0_i_23_7\(5) => \ramloop[28].ram.r_n_2\,
      \doutb[7]_INST_0_i_23_7\(4) => \ramloop[28].ram.r_n_3\,
      \doutb[7]_INST_0_i_23_7\(3) => \ramloop[28].ram.r_n_4\,
      \doutb[7]_INST_0_i_23_7\(2) => \ramloop[28].ram.r_n_5\,
      \doutb[7]_INST_0_i_23_7\(1) => \ramloop[28].ram.r_n_6\,
      \doutb[7]_INST_0_i_23_7\(0) => \ramloop[28].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_0\(7) => \ramloop[3].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_0\(6) => \ramloop[3].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_0\(5) => \ramloop[3].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_0\(4) => \ramloop[3].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_0\(3) => \ramloop[3].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_0\(2) => \ramloop[3].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_0\(1) => \ramloop[3].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_0\(0) => \ramloop[3].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_1\(7) => \ramloop[2].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_1\(6) => \ramloop[2].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_1\(5) => \ramloop[2].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_1\(4) => \ramloop[2].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_1\(3) => \ramloop[2].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_1\(2) => \ramloop[2].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_1\(1) => \ramloop[2].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_1\(0) => \ramloop[2].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_2\(7) => \ramloop[1].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_2\(6) => \ramloop[1].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_2\(5) => \ramloop[1].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_2\(4) => \ramloop[1].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_2\(3) => \ramloop[1].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_2\(2) => \ramloop[1].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_2\(1) => \ramloop[1].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_2\(0) => \ramloop[1].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_3\(7 downto 0) => ram_doutb(7 downto 0),
      \doutb[7]_INST_0_i_24_4\(7) => \ramloop[7].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_4\(6) => \ramloop[7].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_4\(5) => \ramloop[7].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_4\(4) => \ramloop[7].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_4\(3) => \ramloop[7].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_4\(2) => \ramloop[7].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_4\(1) => \ramloop[7].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_4\(0) => \ramloop[7].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_5\(7) => \ramloop[6].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_5\(6) => \ramloop[6].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_5\(5) => \ramloop[6].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_5\(4) => \ramloop[6].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_5\(3) => \ramloop[6].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_5\(2) => \ramloop[6].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_5\(1) => \ramloop[6].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_5\(0) => \ramloop[6].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_6\(7) => \ramloop[5].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_6\(6) => \ramloop[5].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_6\(5) => \ramloop[5].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_6\(4) => \ramloop[5].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_6\(3) => \ramloop[5].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_6\(2) => \ramloop[5].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_6\(1) => \ramloop[5].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_6\(0) => \ramloop[5].ram.r_n_7\,
      \doutb[7]_INST_0_i_24_7\(7) => \ramloop[4].ram.r_n_0\,
      \doutb[7]_INST_0_i_24_7\(6) => \ramloop[4].ram.r_n_1\,
      \doutb[7]_INST_0_i_24_7\(5) => \ramloop[4].ram.r_n_2\,
      \doutb[7]_INST_0_i_24_7\(4) => \ramloop[4].ram.r_n_3\,
      \doutb[7]_INST_0_i_24_7\(3) => \ramloop[4].ram.r_n_4\,
      \doutb[7]_INST_0_i_24_7\(2) => \ramloop[4].ram.r_n_5\,
      \doutb[7]_INST_0_i_24_7\(1) => \ramloop[4].ram.r_n_6\,
      \doutb[7]_INST_0_i_24_7\(0) => \ramloop[4].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_0\(7) => \ramloop[11].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_0\(6) => \ramloop[11].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_0\(5) => \ramloop[11].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_0\(4) => \ramloop[11].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_0\(3) => \ramloop[11].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_0\(2) => \ramloop[11].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_0\(1) => \ramloop[11].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_0\(0) => \ramloop[11].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_1\(7) => \ramloop[10].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_1\(6) => \ramloop[10].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_1\(5) => \ramloop[10].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_1\(4) => \ramloop[10].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_1\(3) => \ramloop[10].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_1\(2) => \ramloop[10].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_1\(1) => \ramloop[10].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_1\(0) => \ramloop[10].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_2\(7) => \ramloop[9].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_2\(6) => \ramloop[9].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_2\(5) => \ramloop[9].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_2\(4) => \ramloop[9].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_2\(3) => \ramloop[9].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_2\(2) => \ramloop[9].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_2\(1) => \ramloop[9].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_2\(0) => \ramloop[9].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_3\(7) => \ramloop[8].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_3\(6) => \ramloop[8].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_3\(5) => \ramloop[8].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_3\(4) => \ramloop[8].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_3\(3) => \ramloop[8].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_3\(2) => \ramloop[8].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_3\(1) => \ramloop[8].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_3\(0) => \ramloop[8].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_4\(7) => \ramloop[15].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_4\(6) => \ramloop[15].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_4\(5) => \ramloop[15].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_4\(4) => \ramloop[15].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_4\(3) => \ramloop[15].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_4\(2) => \ramloop[15].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_4\(1) => \ramloop[15].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_4\(0) => \ramloop[15].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_5\(7) => \ramloop[14].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_5\(6) => \ramloop[14].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_5\(5) => \ramloop[14].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_5\(4) => \ramloop[14].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_5\(3) => \ramloop[14].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_5\(2) => \ramloop[14].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_5\(1) => \ramloop[14].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_5\(0) => \ramloop[14].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_6\(7) => \ramloop[13].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_6\(6) => \ramloop[13].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_6\(5) => \ramloop[13].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_6\(4) => \ramloop[13].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_6\(3) => \ramloop[13].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_6\(2) => \ramloop[13].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_6\(1) => \ramloop[13].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_6\(0) => \ramloop[13].ram.r_n_7\,
      \doutb[7]_INST_0_i_25_7\(7) => \ramloop[12].ram.r_n_0\,
      \doutb[7]_INST_0_i_25_7\(6) => \ramloop[12].ram.r_n_1\,
      \doutb[7]_INST_0_i_25_7\(5) => \ramloop[12].ram.r_n_2\,
      \doutb[7]_INST_0_i_25_7\(4) => \ramloop[12].ram.r_n_3\,
      \doutb[7]_INST_0_i_25_7\(3) => \ramloop[12].ram.r_n_4\,
      \doutb[7]_INST_0_i_25_7\(2) => \ramloop[12].ram.r_n_5\,
      \doutb[7]_INST_0_i_25_7\(1) => \ramloop[12].ram.r_n_6\,
      \doutb[7]_INST_0_i_25_7\(0) => \ramloop[12].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_0\(7) => \ramloop[99].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_0\(6) => \ramloop[99].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_0\(5) => \ramloop[99].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_0\(4) => \ramloop[99].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_0\(3) => \ramloop[99].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_0\(2) => \ramloop[99].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_0\(1) => \ramloop[99].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_0\(0) => \ramloop[99].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_1\(7) => \ramloop[98].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_1\(6) => \ramloop[98].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_1\(5) => \ramloop[98].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_1\(4) => \ramloop[98].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_1\(3) => \ramloop[98].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_1\(2) => \ramloop[98].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_1\(1) => \ramloop[98].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_1\(0) => \ramloop[98].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_2\(7) => \ramloop[97].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_2\(6) => \ramloop[97].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_2\(5) => \ramloop[97].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_2\(4) => \ramloop[97].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_2\(3) => \ramloop[97].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_2\(2) => \ramloop[97].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_2\(1) => \ramloop[97].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_2\(0) => \ramloop[97].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_3\(7) => \ramloop[96].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_3\(6) => \ramloop[96].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_3\(5) => \ramloop[96].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_3\(4) => \ramloop[96].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_3\(3) => \ramloop[96].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_3\(2) => \ramloop[96].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_3\(1) => \ramloop[96].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_3\(0) => \ramloop[96].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_4\(7) => \ramloop[103].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_4\(6) => \ramloop[103].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_4\(5) => \ramloop[103].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_4\(4) => \ramloop[103].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_4\(3) => \ramloop[103].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_4\(2) => \ramloop[103].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_4\(1) => \ramloop[103].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_4\(0) => \ramloop[103].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_5\(7) => \ramloop[102].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_5\(6) => \ramloop[102].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_5\(5) => \ramloop[102].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_5\(4) => \ramloop[102].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_5\(3) => \ramloop[102].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_5\(2) => \ramloop[102].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_5\(1) => \ramloop[102].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_5\(0) => \ramloop[102].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_6\(7) => \ramloop[101].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_6\(6) => \ramloop[101].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_6\(5) => \ramloop[101].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_6\(4) => \ramloop[101].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_6\(3) => \ramloop[101].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_6\(2) => \ramloop[101].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_6\(1) => \ramloop[101].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_6\(0) => \ramloop[101].ram.r_n_7\,
      \doutb[7]_INST_0_i_26_7\(7) => \ramloop[100].ram.r_n_0\,
      \doutb[7]_INST_0_i_26_7\(6) => \ramloop[100].ram.r_n_1\,
      \doutb[7]_INST_0_i_26_7\(5) => \ramloop[100].ram.r_n_2\,
      \doutb[7]_INST_0_i_26_7\(4) => \ramloop[100].ram.r_n_3\,
      \doutb[7]_INST_0_i_26_7\(3) => \ramloop[100].ram.r_n_4\,
      \doutb[7]_INST_0_i_26_7\(2) => \ramloop[100].ram.r_n_5\,
      \doutb[7]_INST_0_i_26_7\(1) => \ramloop[100].ram.r_n_6\,
      \doutb[7]_INST_0_i_26_7\(0) => \ramloop[100].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_0\(7) => \ramloop[107].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_0\(6) => \ramloop[107].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_0\(5) => \ramloop[107].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_0\(4) => \ramloop[107].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_0\(3) => \ramloop[107].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_0\(2) => \ramloop[107].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_0\(1) => \ramloop[107].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_0\(0) => \ramloop[107].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_1\(7) => \ramloop[106].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_1\(6) => \ramloop[106].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_1\(5) => \ramloop[106].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_1\(4) => \ramloop[106].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_1\(3) => \ramloop[106].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_1\(2) => \ramloop[106].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_1\(1) => \ramloop[106].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_1\(0) => \ramloop[106].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_2\(7) => \ramloop[105].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_2\(6) => \ramloop[105].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_2\(5) => \ramloop[105].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_2\(4) => \ramloop[105].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_2\(3) => \ramloop[105].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_2\(2) => \ramloop[105].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_2\(1) => \ramloop[105].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_2\(0) => \ramloop[105].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_3\(7) => \ramloop[104].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_3\(6) => \ramloop[104].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_3\(5) => \ramloop[104].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_3\(4) => \ramloop[104].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_3\(3) => \ramloop[104].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_3\(2) => \ramloop[104].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_3\(1) => \ramloop[104].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_3\(0) => \ramloop[104].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_4\(7) => \ramloop[111].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_4\(6) => \ramloop[111].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_4\(5) => \ramloop[111].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_4\(4) => \ramloop[111].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_4\(3) => \ramloop[111].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_4\(2) => \ramloop[111].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_4\(1) => \ramloop[111].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_4\(0) => \ramloop[111].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_5\(7) => \ramloop[110].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_5\(6) => \ramloop[110].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_5\(5) => \ramloop[110].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_5\(4) => \ramloop[110].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_5\(3) => \ramloop[110].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_5\(2) => \ramloop[110].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_5\(1) => \ramloop[110].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_5\(0) => \ramloop[110].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_6\(7) => \ramloop[109].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_6\(6) => \ramloop[109].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_6\(5) => \ramloop[109].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_6\(4) => \ramloop[109].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_6\(3) => \ramloop[109].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_6\(2) => \ramloop[109].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_6\(1) => \ramloop[109].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_6\(0) => \ramloop[109].ram.r_n_7\,
      \doutb[7]_INST_0_i_27_7\(7) => \ramloop[108].ram.r_n_0\,
      \doutb[7]_INST_0_i_27_7\(6) => \ramloop[108].ram.r_n_1\,
      \doutb[7]_INST_0_i_27_7\(5) => \ramloop[108].ram.r_n_2\,
      \doutb[7]_INST_0_i_27_7\(4) => \ramloop[108].ram.r_n_3\,
      \doutb[7]_INST_0_i_27_7\(3) => \ramloop[108].ram.r_n_4\,
      \doutb[7]_INST_0_i_27_7\(2) => \ramloop[108].ram.r_n_5\,
      \doutb[7]_INST_0_i_27_7\(1) => \ramloop[108].ram.r_n_6\,
      \doutb[7]_INST_0_i_27_7\(0) => \ramloop[108].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_0\(7) => \ramloop[115].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_0\(6) => \ramloop[115].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_0\(5) => \ramloop[115].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_0\(4) => \ramloop[115].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_0\(3) => \ramloop[115].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_0\(2) => \ramloop[115].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_0\(1) => \ramloop[115].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_0\(0) => \ramloop[115].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_1\(7) => \ramloop[114].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_1\(6) => \ramloop[114].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_1\(5) => \ramloop[114].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_1\(4) => \ramloop[114].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_1\(3) => \ramloop[114].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_1\(2) => \ramloop[114].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_1\(1) => \ramloop[114].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_1\(0) => \ramloop[114].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_2\(7) => \ramloop[113].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_2\(6) => \ramloop[113].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_2\(5) => \ramloop[113].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_2\(4) => \ramloop[113].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_2\(3) => \ramloop[113].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_2\(2) => \ramloop[113].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_2\(1) => \ramloop[113].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_2\(0) => \ramloop[113].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_3\(7) => \ramloop[112].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_3\(6) => \ramloop[112].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_3\(5) => \ramloop[112].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_3\(4) => \ramloop[112].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_3\(3) => \ramloop[112].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_3\(2) => \ramloop[112].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_3\(1) => \ramloop[112].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_3\(0) => \ramloop[112].ram.r_n_7\,
      \doutb[7]_INST_0_i_2_4\(7) => \ramloop[116].ram.r_n_0\,
      \doutb[7]_INST_0_i_2_4\(6) => \ramloop[116].ram.r_n_1\,
      \doutb[7]_INST_0_i_2_4\(5) => \ramloop[116].ram.r_n_2\,
      \doutb[7]_INST_0_i_2_4\(4) => \ramloop[116].ram.r_n_3\,
      \doutb[7]_INST_0_i_2_4\(3) => \ramloop[116].ram.r_n_4\,
      \doutb[7]_INST_0_i_2_4\(2) => \ramloop[116].ram.r_n_5\,
      \doutb[7]_INST_0_i_2_4\(1) => \ramloop[116].ram.r_n_6\,
      \doutb[7]_INST_0_i_2_4\(0) => \ramloop[116].ram.r_n_7\
    );
\ramloop[0].ram.r\: entity work.vgamem_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_doutb(7 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => \ramloop[0].ram.r_n_8\,
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => \ramloop[0].ram.r_n_9\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[100].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized99\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[100].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[100].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[100].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[100].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[100].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[100].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[100].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[100].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[101].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized100\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[101].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[101].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[101].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[101].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[101].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[101].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[101].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[101].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[102].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized101\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[102].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[102].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[102].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[102].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[102].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[102].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[102].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[102].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[103].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized102\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[103].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[103].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[103].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[103].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[103].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[103].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[103].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[103].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[104].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized103\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[104].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[104].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[104].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[104].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[104].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[104].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[104].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[104].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[105].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized104\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[105].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[105].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[105].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[105].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[105].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[105].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[105].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[105].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[106].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized105\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[106].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[106].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[106].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[106].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[106].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[106].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[106].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[106].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[107].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized106\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[107].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[107].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[107].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[107].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[107].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[107].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[107].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[107].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[108].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized107\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[108].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[108].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[108].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[108].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[108].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[108].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[108].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[108].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[109].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized108\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[109].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[109].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[109].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[109].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[109].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[109].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[109].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[109].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[110].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized109\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[110].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[110].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[110].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[110].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[110].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[110].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[110].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[110].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[111].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized110\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[111].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[111].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[111].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[111].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[111].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[111].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[111].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[111].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[112].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized111\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[112].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[112].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[112].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[112].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[112].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[112].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[112].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[112].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[113].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized112\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[113].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[113].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[113].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[113].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[113].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[113].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[113].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[113].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[114].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized113\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[114].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[114].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[114].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[114].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[114].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[114].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[114].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[114].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => \ramloop[114].ram.r_n_8\,
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[115].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized114\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[115].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[115].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[115].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[115].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[115].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[115].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[115].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[115].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_17_sp_1 => \ramloop[115].ram.r_n_8\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[116].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized115\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[116].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[116].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[116].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[116].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[116].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[116].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[116].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[116].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[117].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized116\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \ramloop[32].ram.r_n_8\,
      DOADO(7) => \ramloop[117].ram.r_n_0\,
      DOADO(6) => \ramloop[117].ram.r_n_1\,
      DOADO(5) => \ramloop[117].ram.r_n_2\,
      DOADO(4) => \ramloop[117].ram.r_n_3\,
      DOADO(3) => \ramloop[117].ram.r_n_4\,
      DOADO(2) => \ramloop[117].ram.r_n_5\,
      DOADO(1) => \ramloop[117].ram.r_n_6\,
      DOADO(0) => \ramloop[117].ram.r_n_7\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[11].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[12].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[13].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[14].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[15].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[16].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[16].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[16].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[16].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[16].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[16].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[16].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[17].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[18].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[19].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[20].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[21].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[22].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_17_sp_1 => \ramloop[22].ram.r_n_8\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[23].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[24].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[25].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[26].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[27].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[28].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[29].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[30].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_17_sp_1 => \ramloop[30].ram.r_n_8\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[31].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[32].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_15_sp_1 => \ramloop[32].ram.r_n_8\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[33].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[34].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[35].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[36].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[37].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[38].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[39].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[40].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[41].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[42].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[42].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[43].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized42\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[43].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[44].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized43\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[44].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[45].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized44\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[45].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[46].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized45\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[46].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[47].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized46\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[47].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[48].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized47\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[48].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[49].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized48\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[49].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[50].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized49\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[50].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[115].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => \ramloop[50].ram.r_n_8\,
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[51].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized50\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[51].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[52].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized51\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[52].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[53].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized52\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[53].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[54].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized53\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[54].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[55].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized54\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[55].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[56].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized55\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[56].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[56].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[56].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[56].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[56].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[56].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[56].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[56].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[60].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[56].ram.r_n_8\,
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[57].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized56\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[57].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[57].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[57].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[57].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[57].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[57].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[57].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[57].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[58].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized57\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[58].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[58].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[58].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[58].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[58].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[58].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[58].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[58].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[62].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => \ramloop[58].ram.r_n_8\,
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[59].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized58\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[59].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[59].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[59].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[59].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[59].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[59].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[59].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[59].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[60].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized59\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[60].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[60].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[60].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[60].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[60].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[60].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[60].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[60].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[60].ram.r_n_8\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[61].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized60\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[61].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[61].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[61].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[61].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[61].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[61].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[61].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[61].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[60].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[62].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized61\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[62].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[62].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[62].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[62].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[62].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[62].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[62].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[62].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_17_sp_1 => \ramloop[62].ram.r_n_8\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[63].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized62\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[63].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[63].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[63].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[63].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[63].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[63].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[63].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[63].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[62].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[64].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized63\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[64].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[64].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[64].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[64].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[64].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[64].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[64].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[64].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[0].ram.r_n_9\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => \ramloop[64].ram.r_n_8\,
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[65].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized64\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[65].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[65].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[65].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[65].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[65].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[65].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[65].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[65].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[66].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized65\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[66].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[66].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[66].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[66].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[66].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[66].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[66].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[66].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[67].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized66\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[22].ram.r_n_8\,
      DOBDO(7) => \ramloop[67].ram.r_n_0\,
      DOBDO(6) => \ramloop[67].ram.r_n_1\,
      DOBDO(5) => \ramloop[67].ram.r_n_2\,
      DOBDO(4) => \ramloop[67].ram.r_n_3\,
      DOBDO(3) => \ramloop[67].ram.r_n_4\,
      DOBDO(2) => \ramloop[67].ram.r_n_5\,
      DOBDO(1) => \ramloop[67].ram.r_n_6\,
      DOBDO(0) => \ramloop[67].ram.r_n_7\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[68].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized67\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[68].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[68].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[68].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[68].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[68].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[68].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[68].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[68].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[69].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized68\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[69].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[69].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[69].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[69].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[69].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[69].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[69].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[69].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[70].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized69\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[70].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[70].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[70].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[70].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[70].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[70].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[70].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[70].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[71].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized70\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[71].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[71].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[71].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[71].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[71].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[71].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[71].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[71].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[72].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized71\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[72].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[72].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[72].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[72].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[72].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[72].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[72].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[72].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[73].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized72\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[73].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[73].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[73].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[73].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[73].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[73].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[73].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[73].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[74].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized73\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[74].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[74].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[74].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[74].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[74].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[74].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[74].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[74].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[75].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized74\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[75].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[75].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[75].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[75].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[75].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[75].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[75].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[75].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[76].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized75\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[76].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[76].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[76].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[76].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[76].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[76].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[76].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[76].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[77].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized76\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[77].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[77].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[77].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[77].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[77].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[77].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[77].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[77].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[78].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized77\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[78].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[78].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[78].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[78].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[78].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[78].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[78].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[78].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[79].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[79].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[79].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[79].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[79].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[79].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[79].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[79].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[79].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[80].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized79\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[80].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[80].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[80].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[80].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[80].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[80].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[80].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[80].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[81].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized80\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[81].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[81].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[81].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[81].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[81].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[81].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[81].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[81].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[82].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized81\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[82].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[82].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[82].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[82].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[82].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[82].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[82].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[82].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[83].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized82\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[83].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[83].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[83].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[83].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[83].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[83].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[83].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[83].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[84].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[84].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[84].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[84].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[84].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[84].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[84].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[84].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[84].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[85].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized84\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[85].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[85].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[85].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[85].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[85].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[85].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[85].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[85].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[86].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized85\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[86].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[86].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[86].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[86].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[86].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[86].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[86].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[86].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[87].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized86\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[87].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[87].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[87].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[87].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[87].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[87].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[87].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[87].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[22].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[88].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized87\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[88].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[88].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[88].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[88].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[88].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[88].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[88].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[88].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      addrb_13_sp_1 => \ramloop[88].ram.r_n_8\,
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[89].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[89].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[89].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[89].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[89].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[89].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[89].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[89].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[89].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[88].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_11_sp_1 => \ramloop[89].ram.r_n_8\,
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[90].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized89\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[90].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[90].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[90].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[90].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[90].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[90].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[90].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[90].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[91].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[91].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[91].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[91].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[91].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[91].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[91].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[91].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[91].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[30].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => \ramloop[91].ram.r_n_8\,
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[92].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized91\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[92].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[92].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[92].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[92].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[92].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[92].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[92].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[92].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[93].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized92\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[93].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[93].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[93].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[93].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[93].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[93].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[93].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[93].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[94].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized93\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[94].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[94].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[94].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[94].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[94].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[94].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[94].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[94].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[95].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized94\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[95].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[95].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[95].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[95].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[95].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[95].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[95].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[95].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[30].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[96].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized95\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[96].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[96].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[96].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[96].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[96].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[96].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[96].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[96].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[97].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized96\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[97].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[97].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[97].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[97].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[97].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[97].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[97].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[97].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[32].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[98].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized97\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[98].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[98].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[98].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[98].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[98].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[98].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[98].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[98].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[99].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized98\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[99].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[99].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[99].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[99].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[99].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[99].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[99].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[99].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[114].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[115].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\vgamem_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[88].ram.r_n_8\,
      addra(13 downto 12) => addra(15 downto 14),
      addra(11) => addra(12),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(15) => addrb(18),
      addrb(14) => addrb(16),
      addrb(13) => addrb(14),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vgamem_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end vgamem_blk_mem_gen_top;

architecture STRUCTURE of vgamem_blk_mem_gen_top is
begin
\valid.cstr\: entity work.vgamem_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vgamem_blk_mem_gen_v8_4_2_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
end vgamem_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of vgamem_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.vgamem_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vgamem_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of vgamem_blk_mem_gen_v8_4_2 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of vgamem_blk_mem_gen_v8_4_2 : entity is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of vgamem_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of vgamem_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of vgamem_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of vgamem_blk_mem_gen_v8_4_2 : entity is "117";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of vgamem_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of vgamem_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of vgamem_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of vgamem_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     4.440526 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of vgamem_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of vgamem_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of vgamem_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of vgamem_blk_mem_gen_v8_4_2 : entity is "vgamem.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of vgamem_blk_mem_gen_v8_4_2 : entity is "vgamem.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of vgamem_blk_mem_gen_v8_4_2 : entity is 120000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of vgamem_blk_mem_gen_v8_4_2 : entity is 480000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of vgamem_blk_mem_gen_v8_4_2 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of vgamem_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of vgamem_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of vgamem_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of vgamem_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of vgamem_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of vgamem_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of vgamem_blk_mem_gen_v8_4_2 : entity is 120000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of vgamem_blk_mem_gen_v8_4_2 : entity is 480000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of vgamem_blk_mem_gen_v8_4_2 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of vgamem_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of vgamem_blk_mem_gen_v8_4_2 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of vgamem_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of vgamem_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vgamem_blk_mem_gen_v8_4_2 : entity is "yes";
end vgamem_blk_mem_gen_v8_4_2;

architecture STRUCTURE of vgamem_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.vgamem_blk_mem_gen_v8_4_2_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vgamem is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of vgamem : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vgamem : entity is "vgamem,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vgamem : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of vgamem : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end vgamem;

architecture STRUCTURE of vgamem is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "117";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.440526 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "vgamem.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "vgamem.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 120000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 480000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 120000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 480000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.vgamem_blk_mem_gen_v8_4_2
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(31 downto 0) => NLW_U0_douta_UNCONNECTED(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(18 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(18 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(18 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(18 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
