Bhat, N. B., Chaudhary, K., and Kuh, E. S. 1993. Performance-oriented fully routable dynamic architecture for a field programmable logic device. Memo no. UCB/RELM93/42, University of California, Berkeley.
Brown, J., Chen, D., Eslick, I., Tau, E., and DeHon, A. 1995. DELTA: Prototype for a First-Generation Dynamically Programmable Gate Array. MIT Press, Cambridge, MA.
Douglas Chang , Malgorzata Marek-Sadowska, Buffer minimization and time-multiplexed I/O on dynamically reconfigurable FPGAs, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.142-148, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258331]
Douglas Chang , Malgorzata Marek-Sadowska, Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs, IEEE Transactions on Computers, v.48 n.6, p.565-578, June 1999[doi>10.1109/12.773794]
Mango Chia-Tso Chao , Guang-Ming Wu , Iris Hui-Ru Jiang , Yao-Wen Chang, A clustering- and probability-based approach for time-multiplexed FPGA partitioning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.364-369, November 07-11, 1999, San Jose, California, USA
Lerong Cheng , Fei Li , Yan Lin , P. Wong , Lei He, Device and Architecture Cooptimization for FPGA Power Reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.7, p.1211-1221, July 2007[doi>10.1109/TCAD.2006.888289]
Silviu Chiricescu , Miriam Leeser , M. Michael Vai, Design and analysis of a dynamically reconfigurable three-dimensional FPGA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.186-197, Feb. 2001[doi>10.1109/92.920832]
DeHon, A. 1994. DPGA-coupled microprocessors: commodity ICs for the early 21st century. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines. 31--39.
Farrahi, A. H. and Sarrafzadeh, M. 1994. FPGA technology mapping for power minimization. In Proceedings of the International Workshop on Field Programmable Logic and Applications. 66--77.
Ford, J. R. and Fulkerson, D. R. 1962. Flows in Networks. Princeton University Press, Princeton, NJ.
Fujii, T., Furuta, K.-I., Motomura, M., Nomura, M., Mizuno, M., Anjo, K.-I., Wakabayashi, K., Hirota, Y., Nakazawa, Y.-E., Ito, H., and Yamashina, M. 1999. A dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture. In Proceedings of the IEEE International Solid-State Circuits Conference. 364--365.
Chen Huang , Frank Vahid, Server-side coprocessor updating for mobile devices with FPGAs, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, February 21-23, 2010, Monterey, California, USA[doi>10.1145/1723112.1723135]
Jones, D. and Lewis, D. M. 1995. A time-multiplexed FPGA architecture for logic emulation. In Proceedings of the IEEE Custom Integrated Circuits Conference. 495--498.
Kotani, K., Miyamoto, N., Ohkawa, T., Jamak, A., Kita S., and Ohmi, T. 2005. A personal-use single-chip emulator using dynamically reconfigurable logic array. In Proceedings of the IEEE Asian Solid-State Circuits Conference. 329--332.
Hao Li , Srinivas Katkoori , Wai-Kei Mak, Power minimization algorithms for LUT-based FPGA technology mapping, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.1, p.33-51, January 2004[doi>10.1145/966137.966139]
Huiqun Liu , D. F. Wong, Network flow based circuit partitioning for time-multiplexed FPGAs, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.497-504, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289077]
Huiqun Liu , D. F. Wong, Network-flow-based multiway partitioning with area and pin constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.1, p.50-59, November 2006[doi>10.1109/43.673632]
Wai-Kei Mak , E. F.Y. Young, Temporal logic replication for dynamically reconfigurable FPGA partitioning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.7, p.952-959, November 2006[doi>10.1109/TCAD.2003.814237]
Najm, F. N. 1993. Transition density: a new measure of activity in digital circuits. IEEE Trans. Comput.-Aid. Desi. Integrat. Circuits Syst. 12, 2, 310--323.
Mahmoud Meribout , Masato Motomura, A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems, IEEE Transactions on Computers, v.53 n.12, p.1508-1522, December 2004[doi>10.1109/TC.2004.105]
Roel Pantonial , Md. Ashfaquzzaman Khan , Naoto Miyamoto , Koji Kotani , Shigetoshi Sugawa , Tadahiro Ohmi, Improving Execution Speed of FPGA using Dynamically Reconfigurable Technique, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.108-109, January 23-26, 2007[doi>10.1109/ASPDAC.2007.357964]
Vikram Saxena , Farid N. Najm , Ibrahim N. Hajj, Estimation of state line statistics in sequential circuits, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.455-473, July 2002[doi>10.1145/567270.567275]
Steve Trimberger, Scheduling designs into a time-multiplexed FPGA, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.153-160, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275135]
S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997
Zhi-Hong Wang , En-Cheng Liu , Jianbang Lai , Ting-Chi Wang, Power minization in LUT-based FPGA technology mapping, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.635-640, January 2001, Yokohama, Japan[doi>10.1145/370155.370569]
Weste, N. and Eshraghian, K. 1993. Principles of CMOS VLSI Design: A Systems Perspective. Addison-Wesley, Reading, MA.
Guang-Ming Wu , Jai-Ming Lin , Yao-Wen Chang, Generic ILP-based approaches for time-multiplexed FPGA partitioning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.10, p.1266-1274, November 2006[doi>10.1109/43.952745]
Hannah Honghua Yang , D. F. Wong, Balanced partitioning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1533-1540, December 1996[doi>10.1109/43.552086]
