<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1102' ll='1106' type='TargetInstrInfo::RegSubRegPair llvm::getRegSubRegPair(const llvm::MachineOperand &amp; O)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1101'>/// \brief Create RegSubRegPair from a register MachineOperand</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='131' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='327' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='430' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='771' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='785' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7159' u='c' c='_ZL13getRegOrUndefRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7217' u='c' c='_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE'/>
