{
  "module_name": "hinic_hw_dev.h",
  "hash_id": "a992da0982b3bd57a6b562f093ccb14b20bc7e02199c0ae4d63d1bbb1dc49d9e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/huawei/hinic/hinic_hw_dev.h",
  "human_readable_source": " \n \n\n#ifndef HINIC_HW_DEV_H\n#define HINIC_HW_DEV_H\n\n#include <linux/pci.h>\n#include <linux/types.h>\n#include <linux/bitops.h>\n#include <net/devlink.h>\n\n#include \"hinic_hw_if.h\"\n#include \"hinic_hw_eqs.h\"\n#include \"hinic_hw_mgmt.h\"\n#include \"hinic_hw_qp.h\"\n#include \"hinic_hw_io.h\"\n#include \"hinic_hw_mbox.h\"\n\n#define HINIC_MAX_QPS   32\n\n#define HINIC_MGMT_NUM_MSG_CMD  (HINIC_MGMT_MSG_CMD_MAX - \\\n\t\t\t\t HINIC_MGMT_MSG_CMD_BASE)\n\n#define HINIC_PF_SET_VF_ALREADY\t\t\t\t0x4\n#define HINIC_MGMT_STATUS_EXIST\t\t\t\t0x6\n#define HINIC_MGMT_CMD_UNSUPPORTED\t\t\t0xFF\n\n#define HINIC_CMD_VER_FUNC_ID\t\t\t\t2\n\nstruct hinic_cap {\n\tu16     max_qps;\n\tu16     num_qps;\n\tu8\t\tmax_vf;\n\tu16     max_vf_qps;\n};\n\nenum hw_ioctxt_set_cmdq_depth {\n\tHW_IOCTXT_SET_CMDQ_DEPTH_DEFAULT,\n\tHW_IOCTXT_SET_CMDQ_DEPTH_ENABLE,\n};\n\nenum hinic_port_cmd {\n\tHINIC_PORT_CMD_VF_REGISTER = 0x0,\n\tHINIC_PORT_CMD_VF_UNREGISTER = 0x1,\n\n\tHINIC_PORT_CMD_CHANGE_MTU = 0x2,\n\n\tHINIC_PORT_CMD_ADD_VLAN = 0x3,\n\tHINIC_PORT_CMD_DEL_VLAN = 0x4,\n\n\tHINIC_PORT_CMD_SET_ETS = 0x7,\n\tHINIC_PORT_CMD_GET_ETS = 0x8,\n\n\tHINIC_PORT_CMD_SET_PFC = 0x5,\n\n\tHINIC_PORT_CMD_SET_MAC = 0x9,\n\tHINIC_PORT_CMD_GET_MAC = 0xA,\n\tHINIC_PORT_CMD_DEL_MAC = 0xB,\n\n\tHINIC_PORT_CMD_SET_RX_MODE = 0xC,\n\n\tHINIC_PORT_CMD_SET_ANTI_ATTACK_RATE = 0xD,\n\n\tHINIC_PORT_CMD_GET_PAUSE_INFO = 0x14,\n\tHINIC_PORT_CMD_SET_PAUSE_INFO = 0x15,\n\n\tHINIC_PORT_CMD_GET_LINK_STATE = 0x18,\n\n\tHINIC_PORT_CMD_SET_LRO = 0x19,\n\n\tHINIC_PORT_CMD_SET_RX_CSUM = 0x1A,\n\n\tHINIC_PORT_CMD_SET_RX_VLAN_OFFLOAD = 0x1B,\n\n\tHINIC_PORT_CMD_GET_PORT_STATISTICS = 0x1C,\n\n\tHINIC_PORT_CMD_CLEAR_PORT_STATISTICS = 0x1D,\n\n\tHINIC_PORT_CMD_GET_VPORT_STAT = 0x1E,\n\n\tHINIC_PORT_CMD_CLEAN_VPORT_STAT\t= 0x1F,\n\n\tHINIC_PORT_CMD_GET_RSS_TEMPLATE_INDIR_TBL = 0x25,\n\n\tHINIC_PORT_CMD_SET_PORT_STATE = 0x29,\n\tHINIC_PORT_CMD_GET_PORT_STATE = 0x30,\n\n\tHINIC_PORT_CMD_SET_RSS_TEMPLATE_TBL = 0x2B,\n\n\tHINIC_PORT_CMD_GET_RSS_TEMPLATE_TBL = 0x2C,\n\n\tHINIC_PORT_CMD_SET_RSS_HASH_ENGINE = 0x2D,\n\n\tHINIC_PORT_CMD_GET_RSS_HASH_ENGINE = 0x2E,\n\n\tHINIC_PORT_CMD_GET_RSS_CTX_TBL = 0x2F,\n\n\tHINIC_PORT_CMD_SET_RSS_CTX_TBL = 0x30,\n\n\tHINIC_PORT_CMD_RSS_TEMP_MGR\t= 0x31,\n\n\tHINIC_PORT_CMD_RD_LINE_TBL = 0x39,\n\n\tHINIC_PORT_CMD_RSS_CFG = 0x42,\n\n\tHINIC_PORT_CMD_GET_PHY_TYPE = 0x44,\n\n\tHINIC_PORT_CMD_FWCTXT_INIT = 0x45,\n\n\tHINIC_PORT_CMD_GET_LOOPBACK_MODE = 0x48,\n\tHINIC_PORT_CMD_SET_LOOPBACK_MODE = 0x49,\n\n\tHINIC_PORT_CMD_GET_JUMBO_FRAME_SIZE = 0x4A,\n\tHINIC_PORT_CMD_SET_JUMBO_FRAME_SIZE = 0x4B,\n\n\tHINIC_PORT_CMD_ENABLE_SPOOFCHK = 0x4E,\n\n\tHINIC_PORT_CMD_GET_MGMT_VERSION = 0x58,\n\n\tHINIC_PORT_CMD_GET_PORT_TYPE = 0x5B,\n\n\tHINIC_PORT_CMD_SET_FUNC_STATE = 0x5D,\n\n\tHINIC_PORT_CMD_GET_PORT_ID_BY_FUNC_ID = 0x5E,\n\n\tHINIC_PORT_CMD_GET_DMA_CS = 0x64,\n\tHINIC_PORT_CMD_SET_DMA_CS = 0x65,\n\n\tHINIC_PORT_CMD_GET_GLOBAL_QPN = 0x66,\n\n\tHINIC_PORT_CMD_SET_VF_RATE = 0x69,\n\n\tHINIC_PORT_CMD_SET_VF_VLAN = 0x6A,\n\n\tHINIC_PORT_CMD_CLR_VF_VLAN = 0x6B,\n\n\tHINIC_PORT_CMD_SET_TSO = 0x70,\n\n\tHINIC_PORT_CMD_UPDATE_FW = 0x72,\n\n\tHINIC_PORT_CMD_SET_RQ_IQ_MAP = 0x73,\n\n\tHINIC_PORT_CMD_SET_PFC_THD = 0x75,\n\n\tHINIC_PORT_CMD_LINK_STATUS_REPORT = 0xA0,\n\n\tHINIC_PORT_CMD_SET_LOSSLESS_ETH\t= 0xA3,\n\n\tHINIC_PORT_CMD_UPDATE_MAC = 0xA4,\n\n\tHINIC_PORT_CMD_GET_CAP = 0xAA,\n\n\tHINIC_PORT_CMD_UP_TC_ADD_FLOW = 0xAF,\n\tHINIC_PORT_CMD_UP_TC_DEL_FLOW = 0xB0,\n\tHINIC_PORT_CMD_UP_TC_GET_FLOW = 0xB1,\n\n\tHINIC_PORT_CMD_UP_TC_FLUSH_TCAM = 0xB2,\n\n\tHINIC_PORT_CMD_UP_TC_CTRL_TCAM_BLOCK = 0xB3,\n\n\tHINIC_PORT_CMD_UP_TC_ENABLE = 0xB4,\n\n\tHINIC_PORT_CMD_UP_TC_GET_TCAM_BLOCK = 0xB5,\n\n\tHINIC_PORT_CMD_SET_IPSU_MAC = 0xCB,\n\tHINIC_PORT_CMD_GET_IPSU_MAC = 0xCC,\n\n\tHINIC_PORT_CMD_SET_XSFP_STATUS = 0xD4,\n\n\tHINIC_PORT_CMD_GET_LINK_MODE = 0xD9,\n\n\tHINIC_PORT_CMD_SET_SPEED = 0xDA,\n\n\tHINIC_PORT_CMD_SET_AUTONEG = 0xDB,\n\n\tHINIC_PORT_CMD_CLEAR_QP_RES = 0xDD,\n\n\tHINIC_PORT_CMD_SET_SUPER_CQE = 0xDE,\n\n\tHINIC_PORT_CMD_SET_VF_COS = 0xDF,\n\tHINIC_PORT_CMD_GET_VF_COS = 0xE1,\n\n\tHINIC_PORT_CMD_CABLE_PLUG_EVENT\t= 0xE5,\n\n\tHINIC_PORT_CMD_LINK_ERR_EVENT = 0xE6,\n\n\tHINIC_PORT_CMD_SET_COS_UP_MAP = 0xE8,\n\n\tHINIC_PORT_CMD_RESET_LINK_CFG = 0xEB,\n\n\tHINIC_PORT_CMD_GET_STD_SFP_INFO = 0xF0,\n\n\tHINIC_PORT_CMD_FORCE_PKT_DROP = 0xF3,\n\n\tHINIC_PORT_CMD_SET_LRO_TIMER = 0xF4,\n\n\tHINIC_PORT_CMD_SET_VHD_CFG = 0xF7,\n\n\tHINIC_PORT_CMD_SET_LINK_FOLLOW = 0xF8,\n\n\tHINIC_PORT_CMD_SET_VF_MAX_MIN_RATE = 0xF9,\n\n\tHINIC_PORT_CMD_GET_SFP_ABS = 0xFB,\n\n\tHINIC_PORT_CMD_Q_FILTER\t= 0xFC,\n\n\tHINIC_PORT_CMD_TCAM_FILTER = 0xFE,\n\n\tHINIC_PORT_CMD_SET_VLAN_FILTER = 0xFF,\n};\n\n \nenum hinic_hilink_cmd {\n\tHINIC_HILINK_CMD_GET_LINK_INFO\t\t= 0x3,\n\tHINIC_HILINK_CMD_SET_LINK_SETTINGS\t= 0x8,\n};\n\nenum hinic_ucode_cmd {\n\tHINIC_UCODE_CMD_MODIFY_QUEUE_CONTEXT    = 0,\n\tHINIC_UCODE_CMD_CLEAN_QUEUE_CONTEXT,\n\tHINIC_UCODE_CMD_ARM_SQ,\n\tHINIC_UCODE_CMD_ARM_RQ,\n\tHINIC_UCODE_CMD_SET_RSS_INDIR_TABLE,\n\tHINIC_UCODE_CMD_SET_RSS_CONTEXT_TABLE,\n\tHINIC_UCODE_CMD_GET_RSS_INDIR_TABLE,\n\tHINIC_UCODE_CMD_GET_RSS_CONTEXT_TABLE,\n\tHINIC_UCODE_CMD_SET_IQ_ENABLE,\n\tHINIC_UCODE_CMD_SET_RQ_FLUSH            = 10\n};\n\n#define NIC_RSS_CMD_TEMP_ALLOC  0x01\n#define NIC_RSS_CMD_TEMP_FREE   0x02\n\nenum hinic_mgmt_msg_cmd {\n\tHINIC_MGMT_MSG_CMD_BASE         = 0xA0,\n\n\tHINIC_MGMT_MSG_CMD_LINK_STATUS  = 0xA0,\n\n\tHINIC_MGMT_MSG_CMD_CABLE_PLUG_EVENT\t= 0xE5,\n\tHINIC_MGMT_MSG_CMD_LINK_ERR_EVENT\t= 0xE6,\n\n\tHINIC_MGMT_MSG_CMD_MAX,\n};\n\nenum hinic_cb_state {\n\tHINIC_CB_ENABLED = BIT(0),\n\tHINIC_CB_RUNNING = BIT(1),\n};\n\nenum hinic_res_state {\n\tHINIC_RES_CLEAN         = 0,\n\tHINIC_RES_ACTIVE        = 1,\n};\n\nstruct hinic_cmd_fw_ctxt {\n\tu8      status;\n\tu8      version;\n\tu8      rsvd0[6];\n\n\tu16     func_idx;\n\tu16     rx_buf_sz;\n\n\tu32     rsvd1;\n};\n\nstruct hinic_cmd_hw_ioctxt {\n\tu8      status;\n\tu8      version;\n\tu8      rsvd0[6];\n\n\tu16     func_idx;\n\n\tu16     rsvd1;\n\n\tu8      set_cmdq_depth;\n\tu8      cmdq_depth;\n\n\tu8      lro_en;\n\tu8      rsvd3;\n\tu8      ppf_idx;\n\tu8      rsvd4;\n\n\tu16     rq_depth;\n\tu16     rx_buf_sz_idx;\n\tu16     sq_depth;\n};\n\nstruct hinic_cmd_io_status {\n\tu8      status;\n\tu8      version;\n\tu8      rsvd0[6];\n\n\tu16     func_idx;\n\tu8      rsvd1;\n\tu8      rsvd2;\n\tu32     io_status;\n};\n\nstruct hinic_cmd_clear_io_res {\n\tu8      status;\n\tu8      version;\n\tu8      rsvd0[6];\n\n\tu16     func_idx;\n\tu8      rsvd1;\n\tu8      rsvd2;\n};\n\nstruct hinic_cmd_set_res_state {\n\tu8      status;\n\tu8      version;\n\tu8      rsvd0[6];\n\n\tu16     func_idx;\n\tu8      state;\n\tu8      rsvd1;\n\tu32     rsvd2;\n};\n\nstruct hinic_ceq_ctrl_reg {\n\tu8 status;\n\tu8 version;\n\tu8 rsvd0[6];\n\n\tu16 func_id;\n\tu16 q_id;\n\tu32 ctrl0;\n\tu32 ctrl1;\n};\n\nstruct hinic_cmd_base_qpn {\n\tu8      status;\n\tu8      version;\n\tu8      rsvd0[6];\n\n\tu16     func_idx;\n\tu16     qpn;\n};\n\nstruct hinic_cmd_hw_ci {\n\tu8      status;\n\tu8      version;\n\tu8      rsvd0[6];\n\n\tu16     func_idx;\n\n\tu8      dma_attr_off;\n\tu8      pending_limit;\n\tu8      coalesc_timer;\n\n\tu8      msix_en;\n\tu16     msix_entry_idx;\n\n\tu32     sq_id;\n\tu32     rsvd1;\n\tu64     ci_addr;\n};\n\nstruct hinic_cmd_l2nic_reset {\n\tu8\tstatus;\n\tu8\tversion;\n\tu8\trsvd0[6];\n\n\tu16\tfunc_id;\n\tu16\treset_flag;\n};\n\nstruct hinic_msix_config {\n\tu8\tstatus;\n\tu8\tversion;\n\tu8\trsvd0[6];\n\n\tu16\tfunc_id;\n\tu16\tmsix_index;\n\tu8\tpending_cnt;\n\tu8\tcoalesce_timer_cnt;\n\tu8\tlli_timer_cnt;\n\tu8\tlli_credit_cnt;\n\tu8\tresend_timer_cnt;\n\tu8\trsvd1[3];\n};\n\nstruct hinic_set_random_id {\n\tu8    status;\n\tu8    version;\n\tu8    rsvd0[6];\n\n\tu8    vf_in_pf;\n\tu8    rsvd1;\n\tu16   func_idx;\n\tu32   random_id;\n};\n\nstruct hinic_board_info {\n\tu32\tboard_type;\n\tu32\tport_num;\n\tu32\tport_speed;\n\tu32\tpcie_width;\n\tu32\thost_num;\n\tu32\tpf_num;\n\tu32\tvf_total_num;\n\tu32\ttile_num;\n\tu32\tqcm_num;\n\tu32\tcore_num;\n\tu32\twork_mode;\n\tu32\tservice_mode;\n\tu32\tpcie_mode;\n\tu32\tcfg_addr;\n\tu32\tboot_sel;\n\tu32\tboard_id;\n};\n\nstruct hinic_comm_board_info {\n\tu8\tstatus;\n\tu8\tversion;\n\tu8\trsvd0[6];\n\n\tstruct hinic_board_info info;\n\n\tu32\trsvd1[4];\n};\n\nstruct hinic_hwdev {\n\tstruct hinic_hwif               *hwif;\n\tstruct msix_entry               *msix_entries;\n\n\tstruct hinic_aeqs               aeqs;\n\tstruct hinic_func_to_io         func_to_io;\n\tstruct hinic_mbox_func_to_func  *func_to_func;\n\n\tstruct hinic_cap                nic_cap;\n\tu8\t\t\t\tport_id;\n\tstruct hinic_devlink_priv\t*devlink_dev;\n};\n\nstruct hinic_nic_cb {\n\tvoid    (*handler)(void *handle, void *buf_in,\n\t\t\t   u16 in_size, void *buf_out,\n\t\t\t   u16 *out_size);\n\n\tvoid            *handle;\n\tunsigned long   cb_state;\n};\n\n#define HINIC_COMM_SELF_CMD_MAX 4\n\ntypedef void (*comm_mgmt_self_msg_proc)(void *handle, void *buf_in, u16 in_size,\n\t\t\t\t\tvoid *buf_out, u16 *out_size);\n\nstruct comm_mgmt_self_msg_sub_info {\n\tu8 cmd;\n\tcomm_mgmt_self_msg_proc proc;\n};\n\nstruct comm_mgmt_self_msg_info {\n\tu8 cmd_num;\n\tstruct comm_mgmt_self_msg_sub_info info[HINIC_COMM_SELF_CMD_MAX];\n};\n\nstruct hinic_pfhwdev {\n\tstruct hinic_hwdev              hwdev;\n\n\tstruct hinic_pf_to_mgmt         pf_to_mgmt;\n\n\tstruct hinic_nic_cb             nic_cb[HINIC_MGMT_NUM_MSG_CMD];\n\n\tstruct comm_mgmt_self_msg_info\tproc;\n};\n\nstruct hinic_dev_cap {\n\tu8      status;\n\tu8      version;\n\tu8      rsvd0[6];\n\n\tu8      rsvd1[5];\n\tu8      intr_type;\n\tu8\tmax_cos_id;\n\tu8\ter_id;\n\tu8\tport_id;\n\tu8      max_vf;\n\tu8      rsvd2[62];\n\tu16     max_sqs;\n\tu16\tmax_rqs;\n\tu16\tmax_vf_sqs;\n\tu16     max_vf_rqs;\n\tu8      rsvd3[204];\n};\n\nunion hinic_fault_hw_mgmt {\n\tu32 val[4];\n\t \n\tstruct {\n\t\tu8 node_id;\n\t\tu8 err_level;\n\t\tu16 err_type;\n\t\tu32 err_csr_addr;\n\t\tu32 err_csr_value;\n\t\t \n\t\tu16 func_id;\n\t\tu16 rsvd2;\n\t} chip;\n\n\t \n\tstruct {\n\t\tu8 cause_id;\n\t\tu8 core_id;\n\t\tu8 c_id;\n\t\tu8 rsvd3;\n\t\tu32 epc;\n\t\tu32 rsvd4;\n\t\tu32 rsvd5;\n\t} ucode;\n\n\t \n\tstruct {\n\t\tu32 err_csr_ctrl;\n\t\tu32 err_csr_data;\n\t\tu32 ctrl_tab;\n\t\tu32 mem_index;\n\t} mem_timeout;\n\n\t \n\tstruct {\n\t\tu32 err_csr;\n\t\tu32 rsvd6;\n\t\tu32 rsvd7;\n\t\tu32 rsvd8;\n\t} reg_timeout;\n\n\tstruct {\n\t\t \n\t\tu8 op_type;\n\t\tu8 port_id;\n\t\tu8 dev_ad;\n\t\tu8 rsvd9;\n\t\tu32 csr_addr;\n\t\tu32 op_data;\n\t\tu32 rsvd10;\n\t} phy_fault;\n};\n\nstruct hinic_fault_event {\n\tu8 type;\n\tu8 fault_level;\n\tu8 rsvd0[2];\n\tunion hinic_fault_hw_mgmt event;\n};\n\nstruct hinic_cmd_fault_event {\n\tu8\tstatus;\n\tu8\tversion;\n\tu8\trsvd0[6];\n\n\tstruct hinic_fault_event event;\n};\n\nenum hinic_fault_type {\n\tFAULT_TYPE_CHIP,\n\tFAULT_TYPE_UCODE,\n\tFAULT_TYPE_MEM_RD_TIMEOUT,\n\tFAULT_TYPE_MEM_WR_TIMEOUT,\n\tFAULT_TYPE_REG_RD_TIMEOUT,\n\tFAULT_TYPE_REG_WR_TIMEOUT,\n\tFAULT_TYPE_PHY_FAULT,\n\tFAULT_TYPE_MAX,\n};\n\nenum hinic_fault_err_level {\n\tFAULT_LEVEL_FATAL,\n\tFAULT_LEVEL_SERIOUS_RESET,\n\tFAULT_LEVEL_SERIOUS_FLR,\n\tFAULT_LEVEL_GENERAL,\n\tFAULT_LEVEL_SUGGESTION,\n\tFAULT_LEVEL_MAX\n};\n\nstruct hinic_mgmt_watchdog_info {\n\tu8 status;\n\tu8 version;\n\tu8 rsvd0[6];\n\n\tu32 curr_time_h;\n\tu32 curr_time_l;\n\tu32 task_id;\n\tu32 rsv;\n\n\tu32 reg[13];\n\tu32 pc;\n\tu32 lr;\n\tu32 cpsr;\n\n\tu32 stack_top;\n\tu32 stack_bottom;\n\tu32 sp;\n\tu32 curr_used;\n\tu32 peak_used;\n\tu32 is_overflow;\n\n\tu32 stack_actlen;\n\tu8 data[1024];\n};\n\nvoid hinic_hwdev_cb_register(struct hinic_hwdev *hwdev,\n\t\t\t     enum hinic_mgmt_msg_cmd cmd, void *handle,\n\t\t\t     void (*handler)(void *handle, void *buf_in,\n\t\t\t\t\t     u16 in_size, void *buf_out,\n\t\t\t\t\t     u16 *out_size));\n\nvoid hinic_hwdev_cb_unregister(struct hinic_hwdev *hwdev,\n\t\t\t       enum hinic_mgmt_msg_cmd cmd);\n\nint hinic_port_msg_cmd(struct hinic_hwdev *hwdev, enum hinic_port_cmd cmd,\n\t\t       void *buf_in, u16 in_size, void *buf_out,\n\t\t       u16 *out_size);\n\nint hinic_hilink_msg_cmd(struct hinic_hwdev *hwdev, enum hinic_hilink_cmd cmd,\n\t\t\t void *buf_in, u16 in_size, void *buf_out,\n\t\t\t u16 *out_size);\n\nint hinic_hwdev_ifup(struct hinic_hwdev *hwdev, u16 sq_depth, u16 rq_depth);\n\nvoid hinic_hwdev_ifdown(struct hinic_hwdev *hwdev);\n\nstruct hinic_hwdev *hinic_init_hwdev(struct pci_dev *pdev, struct devlink *devlink);\n\nvoid hinic_free_hwdev(struct hinic_hwdev *hwdev);\n\nint hinic_hwdev_num_qps(struct hinic_hwdev *hwdev);\n\nstruct hinic_sq *hinic_hwdev_get_sq(struct hinic_hwdev *hwdev, int i);\n\nstruct hinic_rq *hinic_hwdev_get_rq(struct hinic_hwdev *hwdev, int i);\n\nint hinic_hwdev_msix_cnt_set(struct hinic_hwdev *hwdev, u16 msix_index);\n\nint hinic_hwdev_msix_set(struct hinic_hwdev *hwdev, u16 msix_index,\n\t\t\t u8 pending_limit, u8 coalesc_timer,\n\t\t\t u8 lli_timer_cfg, u8 lli_credit_limit,\n\t\t\t u8 resend_timer);\n\nint hinic_hwdev_hw_ci_addr_set(struct hinic_hwdev *hwdev, struct hinic_sq *sq,\n\t\t\t       u8 pending_limit, u8 coalesc_timer);\n\nvoid hinic_hwdev_set_msix_state(struct hinic_hwdev *hwdev, u16 msix_index,\n\t\t\t\tenum hinic_msix_state flag);\n\nint hinic_set_interrupt_cfg(struct hinic_hwdev *hwdev,\n\t\t\t    struct hinic_msix_config *interrupt_info);\n\nint hinic_get_board_info(struct hinic_hwdev *hwdev,\n\t\t\t struct hinic_comm_board_info *board_info);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}