Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 03:22:56 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/adpcm_main_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 3.124ns (69.639%)  route 1.362ns (30.361%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/Q
                         net (fo=94, unplaced)        0.176     0.283    bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_16__5
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.383 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_33__2/O
                         net (fo=1, unplaced)         0.185     0.568    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_33
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.606 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_1__8/O
                         net (fo=18, unplaced)        0.261     0.867    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.018 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.018    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.091 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.091    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     1.700 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.700    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.746 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.746    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.317 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.439 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.453    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     2.999 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     2.999    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.108 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, unplaced)         0.247     3.355    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product_0[24]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.393 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9/O
                         net (fo=1, unplaced)         0.020     3.413    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9_n_20
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     3.612 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.617    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     3.703 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[24]_i_1/O[4]
                         net (fo=3, unplaced)         0.189     3.892    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[21]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.929 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4/O
                         net (fo=1, unplaced)         0.029     3.958    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4_n_20
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.124 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.129    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.215 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[4]
                         net (fo=2, unplaced)         0.183     4.398    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[28]
                         LUT3 (Prop_LUT3_I2_O)        0.070     4.468 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[28]_i_1/O
                         net (fo=1, unplaced)         0.048     4.516    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_888
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[28]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 3.105ns (69.479%)  route 1.364ns (30.521%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/Q
                         net (fo=94, unplaced)        0.176     0.283    bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_16__5
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.383 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_33__2/O
                         net (fo=1, unplaced)         0.185     0.568    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_33
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.606 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_1__8/O
                         net (fo=18, unplaced)        0.261     0.867    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.018 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.018    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.091 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.091    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     1.700 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.700    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.746 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.746    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.317 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.439 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.453    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     2.999 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     2.999    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.108 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, unplaced)         0.247     3.355    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product_0[24]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.393 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9/O
                         net (fo=1, unplaced)         0.020     3.413    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9_n_20
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     3.612 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.617    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     3.703 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[24]_i_1/O[4]
                         net (fo=3, unplaced)         0.189     3.892    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[21]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.929 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4/O
                         net (fo=1, unplaced)         0.029     3.958    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4_n_20
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.124 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.129    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     4.196 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[2]
                         net (fo=2, unplaced)         0.185     4.381    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[26]
                         LUT3 (Prop_LUT3_I2_O)        0.070     4.451 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[26]_i_1/O
                         net (fo=1, unplaced)         0.048     4.499    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_890
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[26]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[26]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 3.094ns (69.403%)  route 1.364ns (30.597%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/Q
                         net (fo=94, unplaced)        0.176     0.283    bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_16__5
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.383 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_33__2/O
                         net (fo=1, unplaced)         0.185     0.568    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_33
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.606 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_1__8/O
                         net (fo=18, unplaced)        0.261     0.867    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.018 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.018    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.091 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.091    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     1.700 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.700    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.746 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.746    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.317 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.439 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.453    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     2.999 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     2.999    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.108 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, unplaced)         0.247     3.355    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product_0[24]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.393 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9/O
                         net (fo=1, unplaced)         0.020     3.413    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9_n_20
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     3.612 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.617    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     3.703 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[24]_i_1/O[4]
                         net (fo=3, unplaced)         0.189     3.892    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[21]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.929 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4/O
                         net (fo=1, unplaced)         0.029     3.958    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4_n_20
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.124 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.129    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.185 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[0]
                         net (fo=2, unplaced)         0.185     4.370    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[24]
                         LUT3 (Prop_LUT3_I2_O)        0.070     4.440 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[24]_i_1/O
                         net (fo=1, unplaced)         0.048     4.488    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_892
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[24]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[24]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 3.141ns (70.458%)  route 1.317ns (29.542%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/Q
                         net (fo=94, unplaced)        0.176     0.283    bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_16__5
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.383 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_33__2/O
                         net (fo=1, unplaced)         0.185     0.568    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_33
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.606 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_1__8/O
                         net (fo=18, unplaced)        0.261     0.867    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.018 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.018    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.091 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.091    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     1.700 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.700    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.746 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.746    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.317 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.439 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.453    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     2.999 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     2.999    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.108 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, unplaced)         0.247     3.355    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product_0[24]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.393 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9/O
                         net (fo=1, unplaced)         0.020     3.413    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9_n_20
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     3.612 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.617    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     3.703 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[24]_i_1/O[4]
                         net (fo=3, unplaced)         0.189     3.892    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[21]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.929 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4/O
                         net (fo=1, unplaced)         0.029     3.958    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4_n_20
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.124 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.129    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     4.232 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[6]
                         net (fo=2, unplaced)         0.138     4.370    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[30]
                         LUT3 (Prop_LUT3_I2_O)        0.070     4.440 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[30]_i_1/O
                         net (fo=1, unplaced)         0.048     4.488    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_886
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 3.082ns (69.352%)  route 1.362ns (30.648%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/Q
                         net (fo=94, unplaced)        0.176     0.283    bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_16__5
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.383 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_33__2/O
                         net (fo=1, unplaced)         0.185     0.568    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_33
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.606 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_1__8/O
                         net (fo=18, unplaced)        0.261     0.867    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.018 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.018    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.091 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.091    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     1.700 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.700    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.746 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.746    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.317 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.439 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.453    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     2.999 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     2.999    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.108 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, unplaced)         0.247     3.355    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product_0[24]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.393 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9/O
                         net (fo=1, unplaced)         0.020     3.413    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[16]_i_9_n_20
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     3.612 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.617    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     3.703 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[24]_i_1/O[4]
                         net (fo=3, unplaced)         0.189     3.892    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[21]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.929 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4/O
                         net (fo=1, unplaced)         0.029     3.958    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[23]_i_4_n_20
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.124 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.129    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     4.205 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[1]
                         net (fo=2, unplaced)         0.183     4.388    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[25]
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.426 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[25]_i_1/O
                         net (fo=1, unplaced)         0.048     4.474    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_891
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[25]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[25]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/zl_1_fu_36_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 3.571ns (81.362%)  route 0.818ns (18.638%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.076     0.076    bd_0_i/hls_inst/inst/delay_dhx_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.857     0.933 f  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/DOUTBDOUT[15]
                         net (fo=18, unplaced)        0.241     1.174    bd_0_i/hls_inst/inst/delay_dhx_U/A[15]
                         LUT3 (Prop_LUT3_I0_O)        0.112     1.286 f  bd_0_i/hls_inst/inst/delay_dhx_U/tmp_product_i_1/O
                         net (fo=18, unplaced)        0.261     1.547    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.698 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.698    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.771 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.771    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.380 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.380    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.426 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.426    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.997 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.997    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.119 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.133    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.679 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     3.679    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__0/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.788 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=2, unplaced)         0.247     4.035    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__1[24]
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36[31]_i_9/O
                         net (fo=1, unplaced)         0.020     4.093    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36[31]_i_9_n_20
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     4.292 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36_reg[31]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.297    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36_reg[31]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.319 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36_reg[39]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.324    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36_reg[39]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     4.440 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36_reg[45]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     4.465    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44_n_20
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/zl_1_fu_36_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/zl_1_fu_36_reg[45]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/zl_1_fu_36_reg[45]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 3.094ns (69.889%)  route 1.333ns (30.111%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/Q
                         net (fo=94, unplaced)        0.176     0.283    bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_16__5
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.383 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_33__2/O
                         net (fo=1, unplaced)         0.185     0.568    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_33
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.606 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_1__8/O
                         net (fo=18, unplaced)        0.261     0.867    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.018 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.018    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.091 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.091    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     1.700 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.700    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.746 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.746    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.317 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.439 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.453    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[2])
                                                      0.546     2.999 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     2.999    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<2>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.109     3.108 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.206     3.314    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product_0[19]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.351 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_6/O
                         net (fo=1, unplaced)         0.032     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_6_n_20
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.553 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.558    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     3.644 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[4]
                         net (fo=3, unplaced)         0.189     3.833    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[13]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.870 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_4/O
                         net (fo=1, unplaced)         0.029     3.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_4_n_20
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.065 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.070    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.156 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[4]
                         net (fo=2, unplaced)         0.183     4.339    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[20]
                         LUT3 (Prop_LUT3_I2_O)        0.070     4.409 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[20]_i_1/O
                         net (fo=1, unplaced)         0.048     4.457    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_896
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[20]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 3.124ns (70.807%)  route 1.288ns (29.193%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/Q
                         net (fo=94, unplaced)        0.176     0.283    bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_16__5
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.383 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_33__2/O
                         net (fo=1, unplaced)         0.185     0.568    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_33
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.606 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_1__8/O
                         net (fo=18, unplaced)        0.261     0.867    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.018 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.018    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.091 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.091    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     1.700 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.700    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.746 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.746    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.317 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.439 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.453    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[2])
                                                      0.546     2.999 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     2.999    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<2>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.109     3.108 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.206     3.314    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product_0[19]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.351 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_6/O
                         net (fo=1, unplaced)         0.032     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_6_n_20
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.553 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.558    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     3.644 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[4]
                         net (fo=3, unplaced)         0.189     3.833    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[13]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.870 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_4/O
                         net (fo=1, unplaced)         0.029     3.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_4_n_20
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.065 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.070    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.186 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[7]
                         net (fo=2, unplaced)         0.138     4.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[23]
                         LUT3 (Prop_LUT3_I2_O)        0.070     4.394 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[23]_i_1/O
                         net (fo=1, unplaced)         0.048     4.442    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_893
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[23]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[23]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 3.075ns (69.728%)  route 1.335ns (30.272%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep__4/Q
                         net (fo=94, unplaced)        0.176     0.283    bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_16__5
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.383 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_33__2/O
                         net (fo=1, unplaced)         0.185     0.568    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_33
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.606 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_1__8/O
                         net (fo=18, unplaced)        0.261     0.867    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.018 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.018    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.091 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.091    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     1.700 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.700    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.746 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.746    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.317 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.439 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.453    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[2])
                                                      0.546     2.999 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     2.999    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<2>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.109     3.108 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_16s_32s_47_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.206     3.314    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product_0[19]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.351 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_6/O
                         net (fo=1, unplaced)         0.032     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_6_n_20
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.553 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.558    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     3.644 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[4]
                         net (fo=3, unplaced)         0.189     3.833    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[13]
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.870 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_4/O
                         net (fo=1, unplaced)         0.029     3.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_4_n_20
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.065 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.070    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     4.137 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[2]
                         net (fo=2, unplaced)         0.185     4.322    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[18]
                         LUT3 (Prop_LUT3_I2_O)        0.070     4.392 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[18]_i_1/O
                         net (fo=1, unplaced)         0.048     4.440    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_898
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[18]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/zl_1_fu_36_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 3.549ns (81.343%)  route 0.814ns (18.657%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.076     0.076    bd_0_i/hls_inst/inst/delay_dhx_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.857     0.933 f  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/DOUTBDOUT[15]
                         net (fo=18, unplaced)        0.241     1.174    bd_0_i/hls_inst/inst/delay_dhx_U/A[15]
                         LUT3 (Prop_LUT3_I0_O)        0.112     1.286 f  bd_0_i/hls_inst/inst/delay_dhx_U/tmp_product_i_1/O
                         net (fo=18, unplaced)        0.261     1.547    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.698 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.698    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.771 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.771    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.380 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.380    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.426 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.426    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.997 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.997    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.119 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.133    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.679 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     3.679    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__0/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.788 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=2, unplaced)         0.247     4.035    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/tmp_product__1[24]
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36[31]_i_9/O
                         net (fo=1, unplaced)         0.020     4.093    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36[31]_i_9_n_20
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     4.292 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36_reg[31]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.297    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36_reg[31]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.413 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44/zl_1_fu_36_reg[39]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     4.439    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/mul_16s_32s_48_1_1_U44_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/zl_1_fu_36_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/zl_1_fu_36_reg[39]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_318/zl_1_fu_36_reg[39]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  3.572    




