{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600148582475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600148582475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 08:43:02 2020 " "Processing started: Tue Sep 15 08:43:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600148582475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600148582475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sseg_keypad -c sseg_keypad " "Command: quartus_map --read_settings_files=on --write_settings_files=off sseg_keypad -c sseg_keypad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600148582476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1600148582828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file sseg_keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 sseg_keypad " "Found entity 1: sseg_keypad" {  } { { "sseg_keypad.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sseg_keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600148582881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600148582881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad_ex.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/keypad_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600148582885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600148582885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600148582889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600148582889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.v 1 1 " "Found 1 design units, including 1 entities, in source file bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600148582892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600148582892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluin1 bird.v(159) " "Verilog HDL Implicit Net warning at bird.v(159): created implicit net for \"aluin1\"" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600148582893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluin2 bird.v(160) " "Verilog HDL Implicit Net warning at bird.v(160): created implicit net for \"aluin2\"" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600148582893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sseg_keypad " "Elaborating entity \"sseg_keypad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600148582928 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "511 0 127 sseg_keypad.v(81) " "Verilog HDL warning at sseg_keypad.v(81): number of words (511) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "sseg_keypad.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sseg_keypad.v" 81 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1600148582932 "|sseg_keypad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "sseg_keypad.v" "ss1" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sseg_keypad.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600148582976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.v(15) " "Verilog HDL assignment warning at sevensegment.v(15): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sevensegment.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148582991 "|sseg_keypad|sevensegment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.v(19) " "Verilog HDL assignment warning at sevensegment.v(19): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sevensegment.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148582991 "|sseg_keypad|sevensegment:ss1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp1 " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp1\"" {  } { { "sseg_keypad.v" "kp1" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sseg_keypad.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600148582993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 keypad_ex.v(19) " "Verilog HDL assignment warning at keypad_ex.v(19): truncated value with size 32 to match size of target (26)" {  } { { "keypad_ex.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/keypad_ex.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148582994 "|sseg_keypad|keypad:kp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:br1 " "Elaborating entity \"bird\" for hierarchy \"bird:br1\"" {  } { { "sseg_keypad.v" "br1" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sseg_keypad.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600148583025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.v(32) " "Verilog HDL assignment warning at bird.v(32): truncated value with size 32 to match size of target (12)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583027 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.v(37) " "Verilog HDL assignment warning at bird.v(37): truncated value with size 32 to match size of target (12)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583027 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.v(59) " "Verilog HDL assignment warning at bird.v(59): truncated value with size 32 to match size of target (16)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583028 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.v(63) " "Verilog HDL assignment warning at bird.v(63): truncated value with size 32 to match size of target (16)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583028 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.v(72) " "Verilog HDL assignment warning at bird.v(72): truncated value with size 32 to match size of target (16)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583028 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.v(76) " "Verilog HDL assignment warning at bird.v(76): truncated value with size 32 to match size of target (16)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583028 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.v(80) " "Verilog HDL assignment warning at bird.v(80): truncated value with size 16 to match size of target (12)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583029 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.v(113) " "Verilog HDL assignment warning at bird.v(113): truncated value with size 16 to match size of target (12)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583031 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.v(118) " "Verilog HDL assignment warning at bird.v(118): truncated value with size 16 to match size of target (12)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583031 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.v(122) " "Verilog HDL assignment warning at bird.v(122): truncated value with size 16 to match size of target (12)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583031 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.v(127) " "Verilog HDL assignment warning at bird.v(127): truncated value with size 16 to match size of target (12)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583031 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_wrt bird.v(102) " "Verilog HDL Always Construct warning at bird.v(102): inferring latch(es) for variable \"mem_wrt\", which holds its previous value in one or more paths through the always construct" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1600148583032 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 bird.v(159) " "Verilog HDL assignment warning at bird.v(159): truncated value with size 16 to match size of target (1)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583032 "|sseg_keypad|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 bird.v(160) " "Verilog HDL assignment warning at bird.v(160): truncated value with size 16 to match size of target (1)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1600148583032 "|sseg_keypad|bird:br1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_wrt bird.v(102) " "Inferred latch for \"mem_wrt\" at bird.v(102)" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600148583037 "|sseg_keypad|bird:br1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "sseg_keypad.v" "memory" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sseg_keypad.v" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1600148583932 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1600148583932 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1600148585936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:br1\|mem_wrt " "Latch bird:br1\|mem_wrt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird:br1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal bird:br1\|state\[0\]" {  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1600148586055 ""}  } { { "bird.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/bird.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1600148586055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1600148588153 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1600148590761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1600148591338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600148591338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushbutton " "No output dependent on input pin \"pushbutton\"" {  } { { "sseg_keypad.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/Project3/sseg_keypad/sseg_keypad.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600148591865 "|sseg_keypad|pushbutton"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1600148591865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4220 " "Implemented 4220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1600148591867 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1600148591867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4199 " "Implemented 4199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1600148591867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1600148591867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600148591911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 08:43:11 2020 " "Processing ended: Tue Sep 15 08:43:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600148591911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600148591911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600148591911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600148591911 ""}
