	add u0 (
		.clock                (_connected_to_clock_),                //   input,   width = 1,     clock.clk
		.resetn               (_connected_to_resetn_),               //   input,   width = 1,     reset.reset_n
		.start                (_connected_to_start_),                //   input,   width = 1,      call.valid
		.busy                 (_connected_to_busy_),                 //  output,   width = 1,          .stall
		.done                 (_connected_to_done_),                 //  output,   width = 1,    return.valid
		.stall                (_connected_to_stall_),                //   input,   width = 1,          .stall
		.A                    (_connected_to_A_),                    //   input,  width = 64,         A.data
		.B                    (_connected_to_B_),                    //   input,  width = 64,         B.data
		.C                    (_connected_to_C_),                    //   input,  width = 64,         C.data
		.avmm_0_rw_address    (_connected_to_avmm_0_rw_address_),    //  output,  width = 64, avmm_0_rw.address
		.avmm_0_rw_byteenable (_connected_to_avmm_0_rw_byteenable_), //  output,   width = 8,          .byteenable
		.avmm_0_rw_read       (_connected_to_avmm_0_rw_read_),       //  output,   width = 1,          .read
		.avmm_0_rw_readdata   (_connected_to_avmm_0_rw_readdata_),   //   input,  width = 64,          .readdata
		.avmm_0_rw_write      (_connected_to_avmm_0_rw_write_),      //  output,   width = 1,          .write
		.avmm_0_rw_writedata  (_connected_to_avmm_0_rw_writedata_)   //  output,  width = 64,          .writedata
	);

