{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513019920772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513019920773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:18:40 2017 " "Processing started: Mon Dec 11 17:18:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513019920773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513019920773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_pipeline -c mips_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_pipeline -c mips_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513019920773 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513019921801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_5-behave " "Found design unit 1: mux_5-behave" {  } { { "mux_5.vhd" "" { Text "C:/Altera_Projects/projeto final/mux_5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923553 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Found entity 1: mux_5" {  } { { "mux_5.vhd" "" { Text "C:/Altera_Projects/projeto final/mux_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universal_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file universal_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Universal_adder-behave " "Found design unit 1: Universal_adder-behave" {  } { { "Universal_adder.vhd" "" { Text "C:/Altera_Projects/projeto final/Universal_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Universal_adder " "Found entity 1: Universal_adder" {  } { { "Universal_adder.vhd" "" { Text "C:/Altera_Projects/projeto final/Universal_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pipeline-Behovioral " "Found design unit 1: mips_pipeline-Behovioral" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923575 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_pipeline " "Found entity 1: mips_pipeline" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_extent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_extent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Signed_extent-behave " "Found design unit 1: Signed_extent-behave" {  } { { "Signed_extent.vhd" "" { Text "C:/Altera_Projects/projeto final/Signed_extent.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Signed_extent " "Found entity 1: Signed_extent" {  } { { "Signed_extent.vhd" "" { Text "C:/Altera_Projects/projeto final/Signed_extent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923581 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Altera_Projects/projeto final/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1513019923587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behave " "Found design unit 1: mux-behave" {  } { { "mux.vhd" "" { Text "C:/Altera_Projects/projeto final/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923588 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Altera_Projects/projeto final/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behovioral " "Found design unit 1: ULA-Behovioral" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923595 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BREG-Behovioral " "Found design unit 1: BREG-Behovioral" {  } { { "BREG.vhd" "" { Text "C:/Altera_Projects/projeto final/BREG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923604 ""} { "Info" "ISGN_ENTITY_NAME" "1 BREG " "Found entity 1: BREG" {  } { { "BREG.vhd" "" { Text "C:/Altera_Projects/projeto final/BREG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle_ULA-behovioral " "Found design unit 1: Controle_ULA-behovioral" {  } { { "Controle_ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/Controle_ULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923610 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle_ULA " "Found entity 1: Controle_ULA" {  } { { "Controle_ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/Controle_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_de_Controle-Behovioral " "Found design unit 1: Unidade_de_Controle-Behovioral" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923622 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_Controle " "Found entity 1: Unidade_de_Controle" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memmips-SYN " "Found design unit 1: memmips-SYN" {  } { { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923648 ""} { "Info" "ISGN_ENTITY_NAME" "1 memMIPS " "Found entity 1: memMIPS" {  } { { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_mem-Behovioral " "Found design unit 1: instruction_mem-Behovioral" {  } { { "instruction_mem.vhd" "" { Text "C:/Altera_Projects/projeto final/instruction_mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923666 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.vhd" "" { Text "C:/Altera_Projects/projeto final/instruction_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_de_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_de_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_de_programa-Behovioral " "Found design unit 1: Contador_de_programa-Behovioral" {  } { { "Contador_de_programa.vhd" "" { Text "C:/Altera_Projects/projeto final/Contador_de_programa.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923678 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_de_programa " "Found entity 1: Contador_de_programa" {  } { { "Contador_de_programa.vhd" "" { Text "C:/Altera_Projects/projeto final/Contador_de_programa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_reg-Behovioral " "Found design unit 1: fetch_reg-Behovioral" {  } { { "fetch_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/fetch_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923690 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_reg " "Found entity 1: fetch_reg" {  } { { "fetch_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/fetch_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_exec_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_exec_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_exec_reg-Behovioral " "Found design unit 1: decode_exec_reg-Behovioral" {  } { { "decode_exec_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/decode_exec_reg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923701 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_exec_reg " "Found entity 1: decode_exec_reg" {  } { { "decode_exec_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/decode_exec_reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exec_mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec_mem_reg-Behovioral " "Found design unit 1: exec_mem_reg-Behovioral" {  } { { "exec_mem_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/exec_mem_reg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923708 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec_mem_reg " "Found entity 1: exec_mem_reg" {  } { { "exec_mem_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/exec_mem_reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behovioral " "Found design unit 1: mux4-behovioral" {  } { { "mux_4.vhd" "" { Text "C:/Altera_Projects/projeto final/mux_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923716 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux_4.vhd" "" { Text "C:/Altera_Projects/projeto final/mux_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb_reg-Behovioral " "Found design unit 1: mem_wb_reg-Behovioral" {  } { { "mem_wb_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/mem_wb_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923722 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_reg " "Found entity 1: mem_wb_reg" {  } { { "mem_wb_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/mem_wb_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-Behovioral " "Found design unit 1: shift_left_2-Behovioral" {  } { { "shift_left_2.vhd" "" { Text "C:/Altera_Projects/projeto final/shift_left_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923728 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.vhd" "" { Text "C:/Altera_Projects/projeto final/shift_left_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019923728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019923728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_pipeline " "Elaborating entity \"mips_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513019923922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_Inst_25_21 mips_pipeline.vhd(192) " "Verilog HDL or VHDL warning at mips_pipeline.vhd(192): object \"EX_Inst_25_21\" assigned a value but never read" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513019923933 "|mips_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_OVFL mips_pipeline.vhd(196) " "Verilog HDL or VHDL warning at mips_pipeline.vhd(196): object \"EX_OVFL\" assigned a value but never read" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513019923933 "|mips_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_WD1 mips_pipeline.vhd(202) " "Verilog HDL or VHDL warning at mips_pipeline.vhd(202): object \"WB_WD1\" assigned a value but never read" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513019923933 "|mips_pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WB_DR mips_pipeline.vhd(202) " "VHDL Signal Declaration warning at mips_pipeline.vhd(202): used implicit default value for signal \"WB_DR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1513019923934 "|mips_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTL3_MemRead mips_pipeline.vhd(209) " "Verilog HDL or VHDL warning at mips_pipeline.vhd(209): object \"CTL3_MemRead\" assigned a value but never read" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513019923934 "|mips_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:PCSel " "Elaborating entity \"mux\" for hierarchy \"mux:PCSel\"" {  } { { "mips_pipeline.vhd" "PCSel" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019923939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_de_programa Contador_de_programa:PCSet " "Elaborating entity \"Contador_de_programa\" for hierarchy \"Contador_de_programa:PCSet\"" {  } { { "mips_pipeline.vhd" "PCSet" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019923947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Universal_adder Universal_adder:PCNext " "Elaborating entity \"Universal_adder\" for hierarchy \"Universal_adder:PCNext\"" {  } { { "mips_pipeline.vhd" "PCNext" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019923954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:Fetch " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:Fetch\"" {  } { { "mips_pipeline.vhd" "Fetch" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019923961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_reg fetch_reg:IF2ID " "Elaborating entity \"fetch_reg\" for hierarchy \"fetch_reg:IF2ID\"" {  } { { "mips_pipeline.vhd" "IF2ID" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019923970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_Controle Unidade_de_Controle:CTL " "Elaborating entity \"Unidade_de_Controle\" for hierarchy \"Unidade_de_Controle:CTL\"" {  } { { "mips_pipeline.vhd" "CTL" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019923979 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] Unidade_de_Controle.vhd(20) " "Inferred latch for \"ALUop\[0\]\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] Unidade_de_Controle.vhd(20) " "Inferred latch for \"ALUop\[1\]\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Unidade_de_Controle.vhd(20) " "Inferred latch for \"Branch\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Unidade_de_Controle.vhd(20) " "Inferred latch for \"MemWrite\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Unidade_de_Controle.vhd(20) " "Inferred latch for \"MemRead\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Unidade_de_Controle.vhd(20) " "Inferred latch for \"RegWrite\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Unidade_de_Controle.vhd(20) " "Inferred latch for \"MemtoReg\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Unidade_de_Controle.vhd(20) " "Inferred latch for \"ALUSrc\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Unidade_de_Controle.vhd(20) " "Inferred latch for \"RegDst\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019923979 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BREG BREG:ToBREG " "Elaborating entity \"BREG\" for hierarchy \"BREG:ToBREG\"" {  } { { "mips_pipeline.vhd" "ToBREG" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019923989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signed_extent Signed_extent:SgnExt " "Elaborating entity \"Signed_extent\" for hierarchy \"Signed_extent:SgnExt\"" {  } { { "mips_pipeline.vhd" "SgnExt" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_exec_reg decode_exec_reg:ID2EX " "Elaborating entity \"decode_exec_reg\" for hierarchy \"decode_exec_reg:ID2EX\"" {  } { { "mips_pipeline.vhd" "ID2EX" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:SL2 " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:SL2\"" {  } { { "mips_pipeline.vhd" "SL2" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle_ULA Controle_ULA:ALUCTL " "Elaborating entity \"Controle_ULA\" for hierarchy \"Controle_ULA:ALUCTL\"" {  } { { "mips_pipeline.vhd" "ALUCTL" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5 mux_5:WrReg " "Elaborating entity \"mux_5\" for hierarchy \"mux_5:WrReg\"" {  } { { "mips_pipeline.vhd" "WrReg" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "mips_pipeline.vhd" "ALU" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924186 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode ULA.vhd(70) " "VHDL Process Statement warning at ULA.vhd(70): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019924196 "|mips_pipeline|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ULA.vhd(71) " "VHDL Process Statement warning at ULA.vhd(71): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019924196 "|mips_pipeline|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ULA.vhd(71) " "VHDL Process Statement warning at ULA.vhd(71): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019924196 "|mips_pipeline|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019924196 "|mips_pipeline|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019924196 "|mips_pipeline|ULA:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec_mem_reg exec_mem_reg:EX2MEM " "Elaborating entity \"exec_mem_reg\" for hierarchy \"exec_mem_reg:EX2MEM\"" {  } { { "mips_pipeline.vhd" "EX2MEM" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMIPS memMIPS:DTMEM " "Elaborating entity \"memMIPS\" for hierarchy \"memMIPS:DTMEM\"" {  } { { "mips_pipeline.vhd" "DTMEM" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memMIPS:DTMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memMIPS:DTMEM\|altsyncram:altsyncram_component\"" {  } { { "memMIPS.vhd" "altsyncram_component" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memMIPS:DTMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memMIPS:DTMEM\|altsyncram:altsyncram_component\"" {  } { { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019924334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memMIPS:DTMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"memMIPS:DTMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Mif1.mif " "Parameter \"init_file\" = \"../Mif1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924336 ""}  } { { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513019924336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3c1 " "Found entity 1: altsyncram_u3c1" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019924589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019924589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3c1 memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated " "Elaborating entity \"altsyncram_u3c1\" for hierarchy \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_reg mem_wb_reg:MEM2WB " "Elaborating entity \"mem_wb_reg\" for hierarchy \"mem_wb_reg:MEM2WB\"" {  } { { "mips_pipeline.vhd" "MEM2WB" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019924609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Unidade_de_Controle:CTL\|RegDst " "LATCH primitive \"Unidade_de_Controle:CTL\|RegDst\" is permanently disabled" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1513019925643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Unidade_de_Controle:CTL\|ALUop\[1\] " "LATCH primitive \"Unidade_de_Controle:CTL\|ALUop\[1\]\" is permanently disabled" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1513019925643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Unidade_de_Controle:CTL\|RegWrite " "LATCH primitive \"Unidade_de_Controle:CTL\|RegWrite\" is permanently disabled" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1513019925644 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[0\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[1\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[2\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[3\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[4\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[5\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[6\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[7\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[8\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[9\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[10\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[11\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[12\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[13\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[14\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[15\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[16\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[17\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[18\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[19\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[20\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[21\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[22\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[23\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[24\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[25\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[26\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[27\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[28\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[29\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[30\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[31\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019925859 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1513019925859 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1513019925859 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1219 " "1219 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513019926686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513019927366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019927366 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019927566 "|mips_pipeline|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513019927566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513019927576 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513019927576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513019927576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513019927646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:18:47 2017 " "Processing ended: Mon Dec 11 17:18:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513019927646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513019927646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513019927646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513019927646 ""}
