#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x15db5b0 .scope module, "cpu_test" "cpu_test" 2 7;
 .timescale 0 0;
v0x170e370_0 .var "clk", 0 0;
v0x170e410_0 .var "init_data", 0 0;
v0x170e4d0_0 .var "reset", 0 0;
S_0x15db1d0 .scope module, "cpu" "execution" 2 17, 3 12 0, S_0x15db5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x170b380_0 .net "ALUctrl", 2 0, v0x16ea440_0;  1 drivers
v0x170b420_0 .net "ALUsrc", 0 0, v0x16ea550_0;  1 drivers
v0x170b510_0 .net "FUNCT", 5 0, L_0x170ed70;  1 drivers
v0x170b600_0 .net "IMM16", 15 0, L_0x170ea80;  1 drivers
v0x170b6a0_0 .net "INSTRUCT", 31 0, L_0x170ee10;  1 drivers
v0x170b790_0 .net "IsBranch", 0 0, v0x16ea6f0_0;  1 drivers
v0x170b830_0 .net "IsJAL", 0 0, v0x16ea790_0;  1 drivers
v0x170b8d0_0 .net "IsJR", 0 0, v0x16ea8a0_0;  1 drivers
v0x170b9c0_0 .net "IsJump", 0 0, v0x16ea960_0;  1 drivers
v0x170baf0_0 .net "MemToReg", 0 0, v0x16eaa20_0;  1 drivers
v0x170bbe0_0 .net "MemWr", 0 0, v0x16eaae0_0;  1 drivers
v0x170bcd0_0 .net "OP", 5 0, L_0x170e6c0;  1 drivers
v0x170bdc0_0 .net "PCcount", 31 0, v0x16ef690_0;  1 drivers
RS_0x7f5687fdd198 .resolv tri, L_0x1767440, L_0x176cbd0;
v0x170bef0_0 .net8 "PCplus4", 31 0, RS_0x7f5687fdd198;  2 drivers
v0x170bf90_0 .net "RD", 4 0, L_0x170e9e0;  1 drivers
v0x170c030_0 .net "RS", 4 0, L_0x170e8b0;  1 drivers
v0x170c0d0_0 .net "RT", 4 0, L_0x170e780;  1 drivers
v0x170c280_0 .net "RegDst", 0 0, v0x16eace0_0;  1 drivers
v0x170c320_0 .net "RegWr", 0 0, v0x16ead80_0;  1 drivers
v0x170c3c0_0 .net "Rint", 4 0, L_0x17e2260;  1 drivers
v0x170c4b0_0 .net "SE", 31 0, L_0x1848550;  1 drivers
v0x170c550_0 .net "SHAMT", 4 0, L_0x170ecd0;  1 drivers
v0x170c5f0_0 .net "TA", 25 0, L_0x170eb20;  1 drivers
v0x170c690_0 .net *"_s13", 0 0, L_0x17804c0;  1 drivers
v0x170c730_0 .net *"_s14", 13 0, L_0x1780560;  1 drivers
L_0x7f5687f51138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x170c7d0_0 .net/2u *"_s16", 1 0, L_0x7f5687f51138;  1 drivers
v0x170c870_0 .net *"_s25", 0 0, L_0x1848120;  1 drivers
v0x170c910_0 .net *"_s26", 15 0, L_0x1848420;  1 drivers
v0x170c9b0_0 .net *"_s7", 3 0, L_0x1770070;  1 drivers
L_0x7f5687f510f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x170ca90_0 .net/2u *"_s8", 1 0, L_0x7f5687f510f0;  1 drivers
v0x170cb70_0 .net "aluadd4carryout", 0 0, L_0x176adc0;  1 drivers
v0x170cc10_0 .net "aluadd4overflow", 0 0, L_0x176c8c0;  1 drivers
v0x170cd00_0 .net "aluadd4zero", 0 0, L_0x176cf30;  1 drivers
v0x170c1c0_0 .net "aluaddcarryout", 0 0, L_0x17dca10;  1 drivers
v0x170cfb0_0 .net "aluaddoverflow", 0 0, L_0x17de560;  1 drivers
RS_0x7f5687fdc778 .resolv tri, L_0x17d9090, L_0x17de870;
v0x170d0a0_0 .net8 "aluaddsum", 31 0, RS_0x7f5687fdc778;  2 drivers
v0x170d140_0 .net "aluaddzero", 0 0, L_0x17debd0;  1 drivers
v0x170d230_0 .net "alusrcout", 31 0, L_0x1848900;  1 drivers
v0x170d320_0 .net "branchaddr", 31 0, L_0x1780870;  1 drivers
v0x170d3c0_0 .net "carryout", 0 0, L_0x1842e40;  1 drivers
v0x170d460_0 .net "clk", 0 0, v0x170e370_0;  1 drivers
o0x7f5687fa0c48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x170d500_0 .net "datain", 31 0, o0x7f5687fa0c48;  0 drivers
v0x170d5f0_0 .net "isbranchout", 31 0, L_0x17e1d00;  1 drivers
v0x170d6e0_0 .net "isjrout", 31 0, L_0x17e2130;  1 drivers
v0x170d7f0_0 .net "isjumpout", 31 0, L_0x17e2000;  1 drivers
v0x170d900_0 .net "jumpaddr", 31 0, L_0x1780380;  1 drivers
v0x170d9c0_0 .net "mem2regout", 31 0, L_0x18489a0;  1 drivers
v0x170dab0_0 .net "memout", 31 0, v0x16e80c0_0;  1 drivers
v0x170dbc0_0 .net "overflow", 0 0, L_0x1844940;  1 drivers
v0x170dc60_0 .net "regAw", 4 0, L_0x17e2390;  1 drivers
v0x170dd20_0 .net "regDa", 31 0, L_0x17e6770;  1 drivers
v0x170de70_0 .net "regDb", 31 0, L_0x17e7ac0;  1 drivers
v0x170dfc0_0 .net "regDin", 31 0, L_0x17e25e0;  1 drivers
RS_0x7f5687f9fe68 .resolv tri, L_0x183f4c0, L_0x1844c90;
v0x170e080_0 .net8 "result", 31 0, RS_0x7f5687f9fe68;  2 drivers
v0x170e1d0_0 .net "shift2", 31 0, L_0x17809f0;  1 drivers
v0x170e290_0 .net "zero", 0 0, L_0x1844ff0;  1 drivers
L_0x1770070 .part RS_0x7f5687fdd198, 28, 4;
L_0x1780380 .concat [ 2 26 4 0], L_0x7f5687f510f0, L_0x170eb20, L_0x1770070;
L_0x17804c0 .part L_0x170ea80, 15, 1;
LS_0x1780560_0_0 .concat [ 1 1 1 1], L_0x17804c0, L_0x17804c0, L_0x17804c0, L_0x17804c0;
LS_0x1780560_0_4 .concat [ 1 1 1 1], L_0x17804c0, L_0x17804c0, L_0x17804c0, L_0x17804c0;
LS_0x1780560_0_8 .concat [ 1 1 1 1], L_0x17804c0, L_0x17804c0, L_0x17804c0, L_0x17804c0;
LS_0x1780560_0_12 .concat [ 1 1 0 0], L_0x17804c0, L_0x17804c0;
L_0x1780560 .concat [ 4 4 4 2], LS_0x1780560_0_0, LS_0x1780560_0_4, LS_0x1780560_0_8, LS_0x1780560_0_12;
L_0x1780870 .concat [ 2 16 14 0], L_0x7f5687f51138, L_0x170ea80, L_0x1780560;
L_0x1848120 .part L_0x170ea80, 15, 1;
LS_0x1848420_0_0 .concat [ 1 1 1 1], L_0x1848120, L_0x1848120, L_0x1848120, L_0x1848120;
LS_0x1848420_0_4 .concat [ 1 1 1 1], L_0x1848120, L_0x1848120, L_0x1848120, L_0x1848120;
LS_0x1848420_0_8 .concat [ 1 1 1 1], L_0x1848120, L_0x1848120, L_0x1848120, L_0x1848120;
LS_0x1848420_0_12 .concat [ 1 1 1 1], L_0x1848120, L_0x1848120, L_0x1848120, L_0x1848120;
L_0x1848420 .concat [ 4 4 4 4], LS_0x1848420_0_0, LS_0x1848420_0_4, LS_0x1848420_0_8, LS_0x1848420_0_12;
L_0x1848550 .concat [ 16 16 0 0], L_0x170ea80, L_0x1848420;
S_0x15d5890 .scope module, "aluadd" "alu" 3 89, 4 145 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x17d9cf0/d .functor OR 1, L_0x17dc4f0, L_0x17dc650, C4<0>, C4<0>;
L_0x17d9cf0 .delay 1 (40,40,40) L_0x17d9cf0/d;
L_0x17dc900/d .functor OR 1, L_0x17d9cf0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17dc900 .delay 1 (40,40,40) L_0x17dc900/d;
L_0x17dca10/d .functor OR 1, L_0x17dd800, L_0x17dd0d0, C4<0>, C4<0>;
L_0x17dca10 .delay 1 (40,40,40) L_0x17dca10/d;
L_0x17de7b0/d .functor NOT 1, L_0x17ddb40, C4<0>, C4<0>, C4<0>;
L_0x17de7b0 .delay 1 (10,10,10) L_0x17de7b0/d;
L_0x17ddca0/d .functor NOT 1, L_0x17de560, C4<0>, C4<0>, C4<0>;
L_0x17ddca0 .delay 1 (10,10,10) L_0x17ddca0/d;
L_0x17ddda0/d .functor AND 1, L_0x17de7b0, L_0x17ddf00, L_0x17defe0, C4<1>;
L_0x17ddda0 .delay 1 (60,60,60) L_0x17ddda0/d;
L_0x17df0d0/d .functor NOT 1, L_0x17ddda0, C4<0>, C4<0>, C4<0>;
L_0x17df0d0 .delay 1 (10,10,10) L_0x17df0d0/d;
L_0x17df1e0/d .functor AND 1, L_0x17df390, L_0x17ddca0, L_0x17ddda0, C4<1>;
L_0x17df1e0 .delay 1 (60,60,60) L_0x17df1e0/d;
L_0x17de910/d .functor OR 1, L_0x17dea70, L_0x17df1e0, C4<0>, C4<0>;
L_0x17de910 .delay 1 (40,40,40) L_0x17de910/d;
v0x109c670_0 .net "SLTval", 0 0, L_0x17df1e0;  1 drivers
v0x109c710_0 .net *"_s321", 0 0, L_0x17a8d70;  1 drivers
v0x109c7f0_0 .net *"_s324", 0 0, L_0x17d4040;  1 drivers
v0x109c8b0_0 .net *"_s327", 0 0, L_0x17d5e10;  1 drivers
v0x109c990_0 .net *"_s330", 0 0, L_0x17d73f0;  1 drivers
v0x109f1b0_0 .net *"_s333", 0 0, L_0x17d75e0;  1 drivers
v0x109f270_0 .net *"_s336", 0 0, L_0x17d7c00;  1 drivers
v0x109f350_0 .net *"_s339", 0 0, L_0x17d7d60;  1 drivers
v0x109f430_0 .net *"_s342", 0 0, L_0x17d7360;  1 drivers
v0x109f510_0 .net *"_s345", 0 0, L_0x17d8a30;  1 drivers
v0x1099000_0 .net *"_s348", 0 0, L_0x17d8280;  1 drivers
v0x10990c0_0 .net *"_s351", 0 0, L_0x17d84a0;  1 drivers
v0x10991a0_0 .net *"_s354", 0 0, L_0x17d86c0;  1 drivers
v0x1099280_0 .net *"_s357", 0 0, L_0x17d9310;  1 drivers
v0x1099360_0 .net *"_s360", 0 0, L_0x17d8c50;  1 drivers
v0x10bab30_0 .net *"_s363", 0 0, L_0x17d8e70;  1 drivers
v0x10babf0_0 .net *"_s366", 0 0, L_0x17d7fd0;  1 drivers
v0x10bada0_0 .net *"_s369", 0 0, L_0x17d9d80;  1 drivers
v0x10bae80_0 .net *"_s372", 0 0, L_0x17d94e0;  1 drivers
v0x1062cf0_0 .net *"_s375", 0 0, L_0x17d9700;  1 drivers
v0x1062db0_0 .net *"_s378", 0 0, L_0x17d9920;  1 drivers
v0x1062e90_0 .net *"_s381", 0 0, L_0x17da650;  1 drivers
v0x1062f70_0 .net *"_s384", 0 0, L_0x17d9fa0;  1 drivers
v0x1063050_0 .net *"_s387", 0 0, L_0x17da1c0;  1 drivers
v0x14d7470_0 .net *"_s390", 0 0, L_0x17da3e0;  1 drivers
v0x14d7550_0 .net *"_s393", 0 0, L_0x17da540;  1 drivers
v0x14d7630_0 .net *"_s396", 0 0, L_0x17da870;  1 drivers
v0x14d7710_0 .net *"_s399", 0 0, L_0x17daa90;  1 drivers
v0x14d77f0_0 .net *"_s402", 0 0, L_0x17dacb0;  1 drivers
v0x14d78d0_0 .net *"_s405", 0 0, L_0x17dae10;  1 drivers
v0x13fc6d0_0 .net *"_s408", 0 0, L_0x17db0f0;  1 drivers
v0x13fc7b0_0 .net *"_s411", 0 0, L_0x17db310;  1 drivers
v0x13fc890_0 .net *"_s414", 0 0, L_0x17dcc00;  1 drivers
v0x10bac90_0 .net *"_s420", 0 0, L_0x17dc4f0;  1 drivers
v0x13fcb40_0 .net *"_s422", 0 0, L_0x17dc650;  1 drivers
v0x13fcc20_0 .net *"_s424", 0 0, L_0x17dc900;  1 drivers
v0x160f3a0_0 .net *"_s429", 0 0, L_0x17dd800;  1 drivers
v0x160f440_0 .net *"_s431", 0 0, L_0x17dd0d0;  1 drivers
v0x160f4e0_0 .net *"_s440", 0 0, L_0x17ddb40;  1 drivers
v0x160f580_0 .net *"_s444", 0 0, L_0x17ddf00;  1 drivers
v0x160f620_0 .net *"_s446", 0 0, L_0x17defe0;  1 drivers
v0x160f6c0_0 .net *"_s450", 0 0, L_0x17df390;  1 drivers
v0x160f760_0 .net *"_s452", 0 0, L_0x17de910;  1 drivers
v0x160f800_0 .net *"_s455", 0 0, L_0x17dea70;  1 drivers
v0x160f8a0_0 .net "carryOut", 32 0, L_0x17dc740;  1 drivers
v0x160f940_0 .net "carryout", 0 0, L_0x17dca10;  alias, 1 drivers
L_0x7f5687f51180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x160f9e0_0 .net "command", 2 0, L_0x7f5687f51180;  1 drivers
v0x160fa80_0 .net "initialResult", 31 0, L_0x17d6540;  1 drivers
v0x160fb20_0 .net "isSLT", 0 0, L_0x17ddda0;  1 drivers
v0x160fbc0_0 .net "isSLTinv", 0 0, L_0x17df0d0;  1 drivers
v0x160fc60_0 .net "isSubtract", 0 0, L_0x17d9cf0;  1 drivers
v0x160fd00_0 .net8 "operandA", 31 0, RS_0x7f5687fdd198;  alias, 2 drivers
v0x160fda0_0 .net "operandB", 31 0, L_0x17809f0;  alias, 1 drivers
v0x160fe40_0 .net "overflow", 0 0, L_0x17de560;  alias, 1 drivers
v0x160fee0_0 .net "overflowInv", 0 0, L_0x17ddca0;  1 drivers
v0x160ff80_0 .net8 "result", 31 0, RS_0x7f5687fdc778;  alias, 2 drivers
v0x1610020_0 .net "s2inv", 0 0, L_0x17de7b0;  1 drivers
v0x16100c0_0 .net "zero", 0 0, L_0x17debd0;  alias, 1 drivers
L_0x1783110 .part RS_0x7f5687fdd198, 0, 1;
L_0x1783270 .part L_0x17809f0, 0, 1;
L_0x1780e90 .part L_0x17dc740, 0, 1;
L_0x17834b0 .part L_0x7f5687f51180, 0, 1;
L_0x1783550 .part L_0x7f5687f51180, 1, 1;
L_0x17835f0 .part L_0x7f5687f51180, 2, 1;
L_0x1785b30 .part RS_0x7f5687fdd198, 1, 1;
L_0x1785c90 .part L_0x17809f0, 1, 1;
L_0x17839a0 .part L_0x17dc740, 1, 1;
L_0x1785ed0 .part L_0x7f5687f51180, 0, 1;
L_0x1786000 .part L_0x7f5687f51180, 1, 1;
L_0x17860a0 .part L_0x7f5687f51180, 2, 1;
L_0x1788600 .part RS_0x7f5687fdd198, 2, 1;
L_0x1788760 .part L_0x17809f0, 2, 1;
L_0x1786470 .part L_0x17dc740, 2, 1;
L_0x17889a0 .part L_0x7f5687f51180, 0, 1;
L_0x1788ad0 .part L_0x7f5687f51180, 1, 1;
L_0x1788c80 .part L_0x7f5687f51180, 2, 1;
L_0x178b0a0 .part RS_0x7f5687fdd198, 3, 1;
L_0x178b200 .part L_0x17809f0, 3, 1;
L_0x1788d20 .part L_0x17dc740, 3, 1;
L_0x178b570 .part L_0x7f5687f51180, 0, 1;
L_0x178b4c0 .part L_0x7f5687f51180, 1, 1;
L_0x178b6d0 .part L_0x7f5687f51180, 2, 1;
L_0x178dbc0 .part RS_0x7f5687fdd198, 4, 1;
L_0x178dd20 .part L_0x17809f0, 4, 1;
L_0x178b770 .part L_0x17dc740, 4, 1;
L_0x178dfb0 .part L_0x7f5687f51180, 0, 1;
L_0x178ded0 .part L_0x7f5687f51180, 1, 1;
L_0x178e140 .part L_0x7f5687f51180, 2, 1;
L_0x1790610 .part RS_0x7f5687fdd198, 5, 1;
L_0x1790770 .part L_0x17809f0, 5, 1;
L_0x178e1e0 .part L_0x17dc740, 5, 1;
L_0x1790a30 .part L_0x7f5687f51180, 0, 1;
L_0x1788b70 .part L_0x7f5687f51180, 1, 1;
L_0x1790920 .part L_0x7f5687f51180, 2, 1;
L_0x1793190 .part RS_0x7f5687fdd198, 6, 1;
L_0x17932f0 .part L_0x17809f0, 6, 1;
L_0x1790ce0 .part L_0x17dc740, 6, 1;
L_0x17935e0 .part L_0x7f5687f51180, 0, 1;
L_0x17934a0 .part L_0x7f5687f51180, 1, 1;
L_0x1793540 .part L_0x7f5687f51180, 2, 1;
L_0x1795bc0 .part RS_0x7f5687fdd198, 7, 1;
L_0x1795d20 .part L_0x17809f0, 7, 1;
L_0x17939e0 .part L_0x17dc740, 7, 1;
L_0x1793710 .part L_0x7f5687f51180, 0, 1;
L_0x1795ed0 .part L_0x7f5687f51180, 1, 1;
L_0x1795f70 .part L_0x7f5687f51180, 2, 1;
L_0x17986c0 .part RS_0x7f5687fdd198, 8, 1;
L_0x1798820 .part L_0x17809f0, 8, 1;
L_0x17964e0 .part L_0x17dc740, 8, 1;
L_0x17961e0 .part L_0x7f5687f51180, 0, 1;
L_0x1798b80 .part L_0x7f5687f51180, 1, 1;
L_0x1798c20 .part L_0x7f5687f51180, 2, 1;
L_0x179b150 .part RS_0x7f5687fdd198, 9, 1;
L_0x179b2b0 .part L_0x17809f0, 9, 1;
L_0x1798ed0 .part L_0x17dc740, 9, 1;
L_0x1798d50 .part L_0x7f5687f51180, 0, 1;
L_0x179b640 .part L_0x7f5687f51180, 1, 1;
L_0x179b6e0 .part L_0x7f5687f51180, 2, 1;
L_0x179dbc0 .part RS_0x7f5687fdd198, 10, 1;
L_0x179dd20 .part L_0x17809f0, 10, 1;
L_0x179ba30 .part L_0x17dc740, 10, 1;
L_0x179b810 .part L_0x7f5687f51180, 0, 1;
L_0x179b8b0 .part L_0x7f5687f51180, 1, 1;
L_0x1790ad0 .part L_0x7f5687f51180, 2, 1;
L_0x17a0850 .part RS_0x7f5687fdd198, 11, 1;
L_0x17a09b0 .part L_0x17809f0, 11, 1;
L_0x179df90 .part L_0x17dc740, 11, 1;
L_0x179e4f0 .part L_0x7f5687f51180, 0, 1;
L_0x179e590 .part L_0x7f5687f51180, 1, 1;
L_0x179e630 .part L_0x7f5687f51180, 2, 1;
L_0x17a33c0 .part RS_0x7f5687fdd198, 12, 1;
L_0x17a3520 .part L_0x17809f0, 12, 1;
L_0x17a1230 .part L_0x17dc740, 12, 1;
L_0x17a0e00 .part L_0x7f5687f51180, 0, 1;
L_0x17a0ea0 .part L_0x7f5687f51180, 1, 1;
L_0x17a3940 .part L_0x7f5687f51180, 2, 1;
L_0x17a5de0 .part RS_0x7f5687fdd198, 13, 1;
L_0x17a5f40 .part L_0x17809f0, 13, 1;
L_0x17a39e0 .part L_0x17dc740, 13, 1;
L_0x17a3a80 .part L_0x7f5687f51180, 0, 1;
L_0x17a3b20 .part L_0x7f5687f51180, 1, 1;
L_0x17a3bc0 .part L_0x7f5687f51180, 2, 1;
L_0x17a87f0 .part RS_0x7f5687fdd198, 14, 1;
L_0x17a8950 .part L_0x17809f0, 14, 1;
L_0x17a6660 .part L_0x17dc740, 14, 1;
L_0x17a6180 .part L_0x7f5687f51180, 0, 1;
L_0x17a6220 .part L_0x7f5687f51180, 1, 1;
L_0x17a62c0 .part L_0x7f5687f51180, 2, 1;
L_0x17ab1c0 .part RS_0x7f5687fdd198, 15, 1;
L_0x17ab320 .part L_0x17809f0, 15, 1;
L_0x17a90a0 .part L_0x17dc740, 15, 1;
L_0x1796040 .part L_0x7f5687f51180, 0, 1;
L_0x17ab7d0 .part L_0x7f5687f51180, 1, 1;
L_0x17ab870 .part L_0x7f5687f51180, 2, 1;
L_0x17add00 .part RS_0x7f5687fdd198, 16, 1;
L_0x17ade60 .part L_0x17809f0, 16, 1;
L_0x17ae010 .part L_0x17dc740, 16, 1;
L_0x17ae140 .part L_0x7f5687f51180, 0, 1;
L_0x17ab910 .part L_0x7f5687f51180, 1, 1;
L_0x17ab9b0 .part L_0x7f5687f51180, 2, 1;
L_0x17b06f0 .part RS_0x7f5687fdd198, 17, 1;
L_0x17b0850 .part L_0x17809f0, 17, 1;
L_0x17ae1e0 .part L_0x17dc740, 17, 1;
L_0x17ae280 .part L_0x7f5687f51180, 0, 1;
L_0x17ae320 .part L_0x7f5687f51180, 1, 1;
L_0x17ae3c0 .part L_0x7f5687f51180, 2, 1;
L_0x17b30b0 .part RS_0x7f5687fdd198, 18, 1;
L_0x17b3210 .part L_0x17809f0, 18, 1;
L_0x17b0f20 .part L_0x17dc740, 18, 1;
L_0x17b0a90 .part L_0x7f5687f51180, 0, 1;
L_0x17b0b30 .part L_0x7f5687f51180, 1, 1;
L_0x17b0bd0 .part L_0x7f5687f51180, 2, 1;
L_0x17b5a90 .part RS_0x7f5687fdd198, 19, 1;
L_0x17b5bf0 .part L_0x17809f0, 19, 1;
L_0x17b33c0 .part L_0x17dc740, 19, 1;
L_0x17b3460 .part L_0x7f5687f51180, 0, 1;
L_0x17b3500 .part L_0x7f5687f51180, 1, 1;
L_0x17b35a0 .part L_0x7f5687f51180, 2, 1;
L_0x17b84f0 .part RS_0x7f5687fdd198, 20, 1;
L_0x17b8650 .part L_0x17809f0, 20, 1;
L_0x17b5da0 .part L_0x17dc740, 20, 1;
L_0x17b5e40 .part L_0x7f5687f51180, 0, 1;
L_0x17b5ee0 .part L_0x7f5687f51180, 1, 1;
L_0x17b5f80 .part L_0x7f5687f51180, 2, 1;
L_0x17baf80 .part RS_0x7f5687fdd198, 21, 1;
L_0x17bb0e0 .part L_0x17809f0, 21, 1;
L_0x17b8800 .part L_0x17dc740, 21, 1;
L_0x17b88a0 .part L_0x7f5687f51180, 0, 1;
L_0x17b8940 .part L_0x7f5687f51180, 1, 1;
L_0x17b89e0 .part L_0x7f5687f51180, 2, 1;
L_0x17bdea0 .part RS_0x7f5687fdd198, 22, 1;
L_0x17be000 .part L_0x17809f0, 22, 1;
L_0x17bbeb0 .part L_0x17dc740, 22, 1;
L_0x17bbf50 .part L_0x7f5687f51180, 0, 1;
L_0x17bbff0 .part L_0x7f5687f51180, 1, 1;
L_0x17bc090 .part L_0x7f5687f51180, 2, 1;
L_0x17c0980 .part RS_0x7f5687fdd198, 23, 1;
L_0x176fa30 .part L_0x17809f0, 23, 1;
L_0x17be660 .part L_0x17dc740, 23, 1;
L_0x176fc70 .part L_0x7f5687f51180, 0, 1;
L_0x176fd10 .part L_0x7f5687f51180, 1, 1;
L_0x17be1b0 .part L_0x7f5687f51180, 2, 1;
L_0x17c3800 .part RS_0x7f5687fdd198, 24, 1;
L_0x17c3960 .part L_0x17809f0, 24, 1;
L_0x17c12f0 .part L_0x17dc740, 24, 1;
L_0x17c1390 .part L_0x7f5687f51180, 0, 1;
L_0x17c1430 .part L_0x7f5687f51180, 1, 1;
L_0x17c14d0 .part L_0x7f5687f51180, 2, 1;
L_0x17c62e0 .part RS_0x7f5687fdd198, 25, 1;
L_0x17c6440 .part L_0x17809f0, 25, 1;
L_0x17c3b10 .part L_0x17dc740, 25, 1;
L_0x17c3bb0 .part L_0x7f5687f51180, 0, 1;
L_0x17c3c50 .part L_0x7f5687f51180, 1, 1;
L_0x17c3cf0 .part L_0x7f5687f51180, 2, 1;
L_0x17c8da0 .part RS_0x7f5687fdd198, 26, 1;
L_0x17c8f00 .part L_0x17809f0, 26, 1;
L_0x17c65f0 .part L_0x17dc740, 26, 1;
L_0x17c6690 .part L_0x7f5687f51180, 0, 1;
L_0x17c6730 .part L_0x7f5687f51180, 1, 1;
L_0x17c67d0 .part L_0x7f5687f51180, 2, 1;
L_0x17cb7f0 .part RS_0x7f5687fdd198, 27, 1;
L_0x17cb950 .part L_0x17809f0, 27, 1;
L_0x17a0b60 .part L_0x17dc740, 27, 1;
L_0x17a0c90 .part L_0x7f5687f51180, 0, 1;
L_0x17c90b0 .part L_0x7f5687f51180, 1, 1;
L_0x17c9150 .part L_0x7f5687f51180, 2, 1;
L_0x17ce490 .part RS_0x7f5687fdd198, 28, 1;
L_0x17ce5f0 .part L_0x17809f0, 28, 1;
L_0x17cbf10 .part L_0x17dc740, 28, 1;
L_0x17cbfb0 .part L_0x7f5687f51180, 0, 1;
L_0x17cc050 .part L_0x7f5687f51180, 1, 1;
L_0x17cc0f0 .part L_0x7f5687f51180, 2, 1;
L_0x17d0f40 .part RS_0x7f5687fdd198, 29, 1;
L_0x17d10a0 .part L_0x17809f0, 29, 1;
L_0x17d1250 .part L_0x17dc740, 29, 1;
L_0x17d1380 .part L_0x7f5687f51180, 0, 1;
L_0x17ce7a0 .part L_0x7f5687f51180, 1, 1;
L_0x17ce840 .part L_0x7f5687f51180, 2, 1;
L_0x17d3a50 .part RS_0x7f5687fdd198, 30, 1;
L_0x17d3bb0 .part L_0x17809f0, 30, 1;
L_0x17d1420 .part L_0x17dc740, 30, 1;
L_0x17d14c0 .part L_0x7f5687f51180, 0, 1;
L_0x17d1560 .part L_0x7f5687f51180, 1, 1;
L_0x17d1600 .part L_0x7f5687f51180, 2, 1;
LS_0x17d6540_0_0 .concat8 [ 1 1 1 1], L_0x1782d20, L_0x1785740, L_0x1788210, L_0x178acb0;
LS_0x17d6540_0_4 .concat8 [ 1 1 1 1], L_0x178d7d0, L_0x1790220, L_0x1792da0, L_0x17957d0;
LS_0x17d6540_0_8 .concat8 [ 1 1 1 1], L_0x17982d0, L_0x179ad60, L_0x179d7d0, L_0x17a0460;
LS_0x17d6540_0_12 .concat8 [ 1 1 1 1], L_0x17a2fd0, L_0x17a59f0, L_0x17a8400, L_0x17aadd0;
LS_0x17d6540_0_16 .concat8 [ 1 1 1 1], L_0x17ad910, L_0x17b0300, L_0x17b2cc0, L_0x17b56a0;
LS_0x17d6540_0_20 .concat8 [ 1 1 1 1], L_0x17b8100, L_0x17bab90, L_0x17bdab0, L_0x17c0590;
LS_0x17d6540_0_24 .concat8 [ 1 1 1 1], L_0x17c3410, L_0x17c5ef0, L_0x17c89b0, L_0x17cb400;
LS_0x17d6540_0_28 .concat8 [ 1 1 1 1], L_0x17ce0a0, L_0x17d0b50, L_0x17d3660, L_0x17d6150;
LS_0x17d6540_1_0 .concat8 [ 4 4 4 4], LS_0x17d6540_0_0, LS_0x17d6540_0_4, LS_0x17d6540_0_8, LS_0x17d6540_0_12;
LS_0x17d6540_1_4 .concat8 [ 4 4 4 4], LS_0x17d6540_0_16, LS_0x17d6540_0_20, LS_0x17d6540_0_24, LS_0x17d6540_0_28;
L_0x17d6540 .concat8 [ 16 16 0 0], LS_0x17d6540_1_0, LS_0x17d6540_1_4;
L_0x17d7160 .part RS_0x7f5687fdd198, 31, 1;
L_0x17d3d60 .part L_0x17809f0, 31, 1;
L_0x17d18f0 .part L_0x17dc740, 31, 1;
L_0x17a8b90 .part L_0x7f5687f51180, 0, 1;
L_0x17a8c30 .part L_0x7f5687f51180, 1, 1;
L_0x17a8cd0 .part L_0x7f5687f51180, 2, 1;
L_0x17d3fa0 .part L_0x17d6540, 0, 1;
L_0x17d4150 .part L_0x17d6540, 1, 1;
L_0x17d7200 .part L_0x17d6540, 2, 1;
L_0x17d74f0 .part L_0x17d6540, 3, 1;
L_0x17d76a0 .part L_0x17d6540, 4, 1;
L_0x17d7cc0 .part L_0x17d6540, 5, 1;
L_0x17d7e70 .part L_0x17d6540, 6, 1;
L_0x17d88d0 .part L_0x17d6540, 7, 1;
L_0x17d8af0 .part L_0x17d6540, 8, 1;
L_0x17d8340 .part L_0x17d6540, 9, 1;
L_0x17d8560 .part L_0x17d6540, 10, 1;
L_0x17d8780 .part L_0x17d6540, 11, 1;
L_0x17d9380 .part L_0x17d6540, 12, 1;
L_0x17d8d10 .part L_0x17d6540, 13, 1;
L_0x17d8f30 .part L_0x17d6540, 14, 1;
L_0x17d8090 .part L_0x17d6540, 15, 1;
L_0x17d9e40 .part L_0x17d6540, 16, 1;
L_0x17d95a0 .part L_0x17d6540, 17, 1;
L_0x17d97c0 .part L_0x17d6540, 18, 1;
L_0x17d99e0 .part L_0x17d6540, 19, 1;
L_0x17da710 .part L_0x17d6540, 20, 1;
L_0x17da060 .part L_0x17d6540, 21, 1;
L_0x17da280 .part L_0x17d6540, 22, 1;
L_0x17da4a0 .part L_0x17d6540, 23, 1;
L_0x17daf90 .part L_0x17d6540, 24, 1;
L_0x17da930 .part L_0x17d6540, 25, 1;
L_0x17dab50 .part L_0x17d6540, 26, 1;
L_0x17dad70 .part L_0x17d6540, 27, 1;
L_0x17db830 .part L_0x17d6540, 28, 1;
L_0x17db1b0 .part L_0x17d6540, 29, 1;
L_0x17db3d0 .part L_0x17d6540, 30, 1;
LS_0x17d9090_0_0 .concat8 [ 1 1 1 1], L_0x17a8d70, L_0x17d4040, L_0x17d5e10, L_0x17d73f0;
LS_0x17d9090_0_4 .concat8 [ 1 1 1 1], L_0x17d75e0, L_0x17d7c00, L_0x17d7d60, L_0x17d7360;
LS_0x17d9090_0_8 .concat8 [ 1 1 1 1], L_0x17d8a30, L_0x17d8280, L_0x17d84a0, L_0x17d86c0;
LS_0x17d9090_0_12 .concat8 [ 1 1 1 1], L_0x17d9310, L_0x17d8c50, L_0x17d8e70, L_0x17d7fd0;
LS_0x17d9090_0_16 .concat8 [ 1 1 1 1], L_0x17d9d80, L_0x17d94e0, L_0x17d9700, L_0x17d9920;
LS_0x17d9090_0_20 .concat8 [ 1 1 1 1], L_0x17da650, L_0x17d9fa0, L_0x17da1c0, L_0x17da3e0;
LS_0x17d9090_0_24 .concat8 [ 1 1 1 1], L_0x17da540, L_0x17da870, L_0x17daa90, L_0x17dacb0;
LS_0x17d9090_0_28 .concat8 [ 1 1 1 1], L_0x17dae10, L_0x17db0f0, L_0x17db310, L_0x17dcc00;
LS_0x17d9090_1_0 .concat8 [ 4 4 4 4], LS_0x17d9090_0_0, LS_0x17d9090_0_4, LS_0x17d9090_0_8, LS_0x17d9090_0_12;
LS_0x17d9090_1_4 .concat8 [ 4 4 4 4], LS_0x17d9090_0_16, LS_0x17d9090_0_20, LS_0x17d9090_0_24, LS_0x17d9090_0_28;
L_0x17d9090 .concat8 [ 16 16 0 0], LS_0x17d9090_1_0, LS_0x17d9090_1_4;
L_0x17d9b90 .part L_0x17d6540, 31, 1;
L_0x17dc4f0 .part L_0x7f5687f51180, 0, 1;
L_0x17dc650 .part L_0x7f5687f51180, 0, 1;
LS_0x17dc740_0_0 .concat8 [ 1 1 1 1], L_0x17dc900, L_0x1781880, L_0x1784390, L_0x1786e60;
LS_0x17dc740_0_4 .concat8 [ 1 1 1 1], L_0x1789860, L_0x178c380, L_0x178ee20, L_0x1791950;
LS_0x17dc740_0_8 .concat8 [ 1 1 1 1], L_0x17943d0, L_0x1796ed0, L_0x17998c0, L_0x179c420;
LS_0x17dc740_0_12 .concat8 [ 1 1 1 1], L_0x179f030, L_0x17a1c20, L_0x17a4640, L_0x17a7050;
LS_0x17dc740_0_16 .concat8 [ 1 1 1 1], L_0x17a9a90, L_0x17ac510, L_0x17aef00, L_0x17b18c0;
LS_0x17dc740_0_20 .concat8 [ 1 1 1 1], L_0x17b42a0, L_0x17b6cb0, L_0x17b96f0, L_0x17bc610;
LS_0x17dc740_0_24 .concat8 [ 1 1 1 1], L_0x17bf0a0, L_0x17c1f70, L_0x17c4a00, L_0x17c7510;
LS_0x17dc740_0_28 .concat8 [ 1 1 1 1], L_0x17c9fb0, L_0x17ccc70, L_0x17cf700, L_0x17d2210;
LS_0x17dc740_0_32 .concat8 [ 1 0 0 0], L_0x17d4cb0;
LS_0x17dc740_1_0 .concat8 [ 4 4 4 4], LS_0x17dc740_0_0, LS_0x17dc740_0_4, LS_0x17dc740_0_8, LS_0x17dc740_0_12;
LS_0x17dc740_1_4 .concat8 [ 4 4 4 4], LS_0x17dc740_0_16, LS_0x17dc740_0_20, LS_0x17dc740_0_24, LS_0x17dc740_0_28;
LS_0x17dc740_1_8 .concat8 [ 1 0 0 0], LS_0x17dc740_0_32;
L_0x17dc740 .concat8 [ 16 16 1 0], LS_0x17dc740_1_0, LS_0x17dc740_1_4, LS_0x17dc740_1_8;
L_0x17dd800 .part L_0x17dc740, 32, 1;
L_0x17dd0d0 .part L_0x17dc740, 32, 1;
L_0x17de710 .part RS_0x7f5687fdd198, 31, 1;
L_0x17dd960 .part L_0x17809f0, 31, 1;
L_0x17dda50 .part L_0x17d6540, 31, 1;
L_0x17ddb40 .part L_0x7f5687f51180, 2, 1;
L_0x17ddf00 .part L_0x7f5687f51180, 0, 1;
L_0x17defe0 .part L_0x7f5687f51180, 1, 1;
L_0x17df390 .part L_0x17d6540, 31, 1;
L_0x17de870 .part/pv L_0x17de910, 0, 1, 32;
L_0x17dea70 .part L_0x17d6540, 0, 1;
S_0x15d54b0 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1576310 .param/l "i" 0 4 165, +C4<00>;
S_0x15cfb70 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x15d54b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1780bb0/d .functor AND 1, L_0x1783110, L_0x1783270, C4<1>, C4<1>;
L_0x1780bb0 .delay 1 (40,40,40) L_0x1780bb0/d;
L_0x1780c70/d .functor NAND 1, L_0x1783110, L_0x1783270, C4<1>, C4<1>;
L_0x1780c70 .delay 1 (20,20,20) L_0x1780c70/d;
L_0x1780dd0/d .functor OR 1, L_0x1783110, L_0x1783270, C4<0>, C4<0>;
L_0x1780dd0 .delay 1 (40,40,40) L_0x1780dd0/d;
L_0x1780f60/d .functor NOR 1, L_0x1783110, L_0x1783270, C4<0>, C4<0>;
L_0x1780f60 .delay 1 (20,20,20) L_0x1780f60/d;
L_0x1781020/d .functor XOR 1, L_0x1783110, L_0x1783270, C4<0>, C4<0>;
L_0x1781020 .delay 1 (40,40,40) L_0x1781020/d;
L_0x1781a80/d .functor NOT 1, L_0x17834b0, C4<0>, C4<0>, C4<0>;
L_0x1781a80 .delay 1 (10,10,10) L_0x1781a80/d;
L_0x1781be0/d .functor NOT 1, L_0x1783550, C4<0>, C4<0>, C4<0>;
L_0x1781be0 .delay 1 (10,10,10) L_0x1781be0/d;
L_0x1781ca0/d .functor NOT 1, L_0x17835f0, C4<0>, C4<0>, C4<0>;
L_0x1781ca0 .delay 1 (10,10,10) L_0x1781ca0/d;
L_0x1781e50/d .functor AND 1, L_0x17813a0, L_0x1781a80, L_0x1781be0, L_0x1781ca0;
L_0x1781e50 .delay 1 (80,80,80) L_0x1781e50/d;
L_0x1782000/d .functor AND 1, L_0x17813a0, L_0x17834b0, L_0x1781be0, L_0x1781ca0;
L_0x1782000 .delay 1 (80,80,80) L_0x1782000/d;
L_0x1782210/d .functor AND 1, L_0x1781020, L_0x1781a80, L_0x1783550, L_0x1781ca0;
L_0x1782210 .delay 1 (80,80,80) L_0x1782210/d;
L_0x17823f0/d .functor AND 1, L_0x17813a0, L_0x17834b0, L_0x1783550, L_0x1781ca0;
L_0x17823f0 .delay 1 (80,80,80) L_0x17823f0/d;
L_0x17825c0/d .functor AND 1, L_0x1780bb0, L_0x1781a80, L_0x1781be0, L_0x17835f0;
L_0x17825c0 .delay 1 (80,80,80) L_0x17825c0/d;
L_0x17827a0/d .functor AND 1, L_0x1780c70, L_0x17834b0, L_0x1781be0, L_0x17835f0;
L_0x17827a0 .delay 1 (80,80,80) L_0x17827a0/d;
L_0x1782550/d .functor AND 1, L_0x1780f60, L_0x1781a80, L_0x1783550, L_0x17835f0;
L_0x1782550 .delay 1 (80,80,80) L_0x1782550/d;
L_0x1782b80/d .functor AND 1, L_0x1780dd0, L_0x17834b0, L_0x1783550, L_0x17835f0;
L_0x1782b80 .delay 1 (80,80,80) L_0x1782b80/d;
L_0x1782d20/0/0 .functor OR 1, L_0x1781e50, L_0x1782000, L_0x1782210, L_0x17825c0;
L_0x1782d20/0/4 .functor OR 1, L_0x17827a0, L_0x1782550, L_0x1782b80, L_0x17823f0;
L_0x1782d20/d .functor OR 1, L_0x1782d20/0/0, L_0x1782d20/0/4, C4<0>, C4<0>;
L_0x1782d20 .delay 1 (160,160,160) L_0x1782d20/d;
v0x15a5e10_0 .net "a", 0 0, L_0x1783110;  1 drivers
v0x15a0010_0 .net "addSub", 0 0, L_0x17813a0;  1 drivers
v0x1588a70_0 .net "andRes", 0 0, L_0x1780bb0;  1 drivers
v0x1582c70_0 .net "b", 0 0, L_0x1783270;  1 drivers
v0x156b690_0 .net "carryIn", 0 0, L_0x1780e90;  1 drivers
v0x156b730_0 .net "carryOut", 0 0, L_0x1781880;  1 drivers
v0x1565890_0 .net "initialResult", 0 0, L_0x1782d20;  1 drivers
v0x1565930_0 .net "isAdd", 0 0, L_0x1781e50;  1 drivers
v0x155fac0_0 .net "isAnd", 0 0, L_0x17825c0;  1 drivers
v0x155fb60_0 .net "isNand", 0 0, L_0x17827a0;  1 drivers
v0x1548520_0 .net "isNor", 0 0, L_0x1782550;  1 drivers
v0x15485c0_0 .net "isOr", 0 0, L_0x1782b80;  1 drivers
v0x1542720_0 .net "isSLT", 0 0, L_0x17823f0;  1 drivers
v0x13cd440_0 .net "isSub", 0 0, L_0x1782000;  1 drivers
v0x13eaa70_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13e4ca0_0 .net "isXor", 0 0, L_0x1782210;  1 drivers
v0x13e4d40_0 .net "nandRes", 0 0, L_0x1780c70;  1 drivers
v0x13c7980_0 .net "norRes", 0 0, L_0x1780f60;  1 drivers
v0x13c7a20_0 .net "orRes", 0 0, L_0x1780dd0;  1 drivers
v0x13c1bb0_0 .net "s0", 0 0, L_0x17834b0;  1 drivers
v0x13aa610_0 .net "s0inv", 0 0, L_0x1781a80;  1 drivers
v0x13a4840_0 .net "s1", 0 0, L_0x1783550;  1 drivers
v0x139ea70_0 .net "s1inv", 0 0, L_0x1781be0;  1 drivers
v0x13874d0_0 .net "s2", 0 0, L_0x17835f0;  1 drivers
v0x13816d0_0 .net "s2inv", 0 0, L_0x1781ca0;  1 drivers
v0x136a120_0 .net "xorRes", 0 0, L_0x1781020;  1 drivers
S_0x15b84b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x15cfb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1781180/d .functor XOR 1, L_0x1783270, L_0x17d9cf0, C4<0>, C4<0>;
L_0x1781180 .delay 1 (40,40,40) L_0x1781180/d;
L_0x1781240/d .functor XOR 1, L_0x1783110, L_0x1781180, C4<0>, C4<0>;
L_0x1781240 .delay 1 (40,40,40) L_0x1781240/d;
L_0x17813a0/d .functor XOR 1, L_0x1781240, L_0x1780e90, C4<0>, C4<0>;
L_0x17813a0 .delay 1 (40,40,40) L_0x17813a0/d;
L_0x17815a0/d .functor AND 1, L_0x1783110, L_0x1781180, C4<1>, C4<1>;
L_0x17815a0 .delay 1 (40,40,40) L_0x17815a0/d;
L_0x1781810/d .functor AND 1, L_0x1781240, L_0x1780e90, C4<1>, C4<1>;
L_0x1781810 .delay 1 (40,40,40) L_0x1781810/d;
L_0x1781880/d .functor OR 1, L_0x17815a0, L_0x1781810, C4<0>, C4<0>;
L_0x1781880 .delay 1 (40,40,40) L_0x1781880/d;
v0x14f9470_0 .net "AandB", 0 0, L_0x17815a0;  1 drivers
v0x14addb0_0 .net "BxorSub", 0 0, L_0x1781180;  1 drivers
v0x15e6220_0 .net "a", 0 0, L_0x1783110;  alias, 1 drivers
v0x15e0420_0 .net "b", 0 0, L_0x1783270;  alias, 1 drivers
v0x15c9640_0 .net "carryin", 0 0, L_0x1780e90;  alias, 1 drivers
v0x15c9310_0 .net "carryout", 0 0, L_0x1781880;  alias, 1 drivers
v0x15c9000_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15c34e0_0 .net "res", 0 0, L_0x17813a0;  alias, 1 drivers
v0x15c31d0_0 .net "xAorB", 0 0, L_0x1781240;  1 drivers
v0x15abbe0_0 .net "xAorBandCin", 0 0, L_0x1781810;  1 drivers
S_0x15b80d0 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1582d60 .param/l "i" 0 4 165, +C4<01>;
S_0x15b2790 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x15b80d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17831b0/d .functor AND 1, L_0x1785b30, L_0x1785c90, C4<1>, C4<1>;
L_0x17831b0 .delay 1 (40,40,40) L_0x17831b0/d;
L_0x1783780/d .functor NAND 1, L_0x1785b30, L_0x1785c90, C4<1>, C4<1>;
L_0x1783780 .delay 1 (20,20,20) L_0x1783780/d;
L_0x17838e0/d .functor OR 1, L_0x1785b30, L_0x1785c90, C4<0>, C4<0>;
L_0x17838e0 .delay 1 (40,40,40) L_0x17838e0/d;
L_0x1783a70/d .functor NOR 1, L_0x1785b30, L_0x1785c90, C4<0>, C4<0>;
L_0x1783a70 .delay 1 (20,20,20) L_0x1783a70/d;
L_0x1783b30/d .functor XOR 1, L_0x1785b30, L_0x1785c90, C4<0>, C4<0>;
L_0x1783b30 .delay 1 (40,40,40) L_0x1783b30/d;
L_0x1784590/d .functor NOT 1, L_0x1785ed0, C4<0>, C4<0>, C4<0>;
L_0x1784590 .delay 1 (10,10,10) L_0x1784590/d;
L_0x17846f0/d .functor NOT 1, L_0x1786000, C4<0>, C4<0>, C4<0>;
L_0x17846f0 .delay 1 (10,10,10) L_0x17846f0/d;
L_0x17847b0/d .functor NOT 1, L_0x17860a0, C4<0>, C4<0>, C4<0>;
L_0x17847b0 .delay 1 (10,10,10) L_0x17847b0/d;
L_0x1784960/d .functor AND 1, L_0x1783eb0, L_0x1784590, L_0x17846f0, L_0x17847b0;
L_0x1784960 .delay 1 (80,80,80) L_0x1784960/d;
L_0x1784b10/d .functor AND 1, L_0x1783eb0, L_0x1785ed0, L_0x17846f0, L_0x17847b0;
L_0x1784b10 .delay 1 (80,80,80) L_0x1784b10/d;
L_0x1784cc0/d .functor AND 1, L_0x1783b30, L_0x1784590, L_0x1786000, L_0x17847b0;
L_0x1784cc0 .delay 1 (80,80,80) L_0x1784cc0/d;
L_0x1784eb0/d .functor AND 1, L_0x1783eb0, L_0x1785ed0, L_0x1786000, L_0x17847b0;
L_0x1784eb0 .delay 1 (80,80,80) L_0x1784eb0/d;
L_0x1784fe0/d .functor AND 1, L_0x17831b0, L_0x1784590, L_0x17846f0, L_0x17860a0;
L_0x1784fe0 .delay 1 (80,80,80) L_0x1784fe0/d;
L_0x1785240/d .functor AND 1, L_0x1783780, L_0x1785ed0, L_0x17846f0, L_0x17860a0;
L_0x1785240 .delay 1 (80,80,80) L_0x1785240/d;
L_0x1784f70/d .functor AND 1, L_0x1783a70, L_0x1784590, L_0x1786000, L_0x17860a0;
L_0x1784f70 .delay 1 (80,80,80) L_0x1784f70/d;
L_0x17855a0/d .functor AND 1, L_0x17838e0, L_0x1785ed0, L_0x1786000, L_0x17860a0;
L_0x17855a0 .delay 1 (80,80,80) L_0x17855a0/d;
L_0x1785740/0/0 .functor OR 1, L_0x1784960, L_0x1784b10, L_0x1784cc0, L_0x1784fe0;
L_0x1785740/0/4 .functor OR 1, L_0x1785240, L_0x1784f70, L_0x17855a0, L_0x1784eb0;
L_0x1785740/d .functor OR 1, L_0x1785740/0/0, L_0x1785740/0/4, C4<0>, C4<0>;
L_0x1785740 .delay 1 (160,160,160) L_0x1785740/d;
v0x145c5c0_0 .net "a", 0 0, L_0x1785b30;  1 drivers
v0x145c2b0_0 .net "addSub", 0 0, L_0x1783eb0;  1 drivers
v0x145c350_0 .net "andRes", 0 0, L_0x17831b0;  1 drivers
v0x144aa90_0 .net "b", 0 0, L_0x1785c90;  1 drivers
v0x144ab30_0 .net "carryIn", 0 0, L_0x17839a0;  1 drivers
v0x1444c90_0 .net "carryOut", 0 0, L_0x1784390;  1 drivers
v0x143ee90_0 .net "initialResult", 0 0, L_0x1785740;  1 drivers
v0x143ef30_0 .net "isAdd", 0 0, L_0x1784960;  1 drivers
v0x1428060_0 .net "isAnd", 0 0, L_0x1784fe0;  1 drivers
v0x1428100_0 .net "isNand", 0 0, L_0x1785240;  1 drivers
v0x1427d30_0 .net "isNor", 0 0, L_0x1784f70;  1 drivers
v0x1427dd0_0 .net "isOr", 0 0, L_0x17855a0;  1 drivers
v0x1427a20_0 .net "isSLT", 0 0, L_0x1784eb0;  1 drivers
v0x14f70f0_0 .net "isSub", 0 0, L_0x1784b10;  1 drivers
v0x14f71b0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x150e530_0 .net "isXor", 0 0, L_0x1784cc0;  1 drivers
v0x150e5f0_0 .net "nandRes", 0 0, L_0x1783780;  1 drivers
v0x1336240_0 .net "norRes", 0 0, L_0x1783a70;  1 drivers
v0x1336300_0 .net "orRes", 0 0, L_0x17838e0;  1 drivers
v0x1335e00_0 .net "s0", 0 0, L_0x1785ed0;  1 drivers
v0x1335ec0_0 .net "s0inv", 0 0, L_0x1784590;  1 drivers
v0x13359c0_0 .net "s1", 0 0, L_0x1786000;  1 drivers
v0x1335a80_0 .net "s1inv", 0 0, L_0x17846f0;  1 drivers
v0x1335580_0 .net "s2", 0 0, L_0x17860a0;  1 drivers
v0x1335620_0 .net "s2inv", 0 0, L_0x17847b0;  1 drivers
v0x1336ac0_0 .net "xorRes", 0 0, L_0x1783b30;  1 drivers
S_0x15b23b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x15b2790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1783c90/d .functor XOR 1, L_0x1785c90, L_0x17d9cf0, C4<0>, C4<0>;
L_0x1783c90 .delay 1 (40,40,40) L_0x1783c90/d;
L_0x1783d50/d .functor XOR 1, L_0x1785b30, L_0x1783c90, C4<0>, C4<0>;
L_0x1783d50 .delay 1 (40,40,40) L_0x1783d50/d;
L_0x1783eb0/d .functor XOR 1, L_0x1783d50, L_0x17839a0, C4<0>, C4<0>;
L_0x1783eb0 .delay 1 (40,40,40) L_0x1783eb0/d;
L_0x17840b0/d .functor AND 1, L_0x1785b30, L_0x1783c90, C4<1>, C4<1>;
L_0x17840b0 .delay 1 (40,40,40) L_0x17840b0/d;
L_0x1784320/d .functor AND 1, L_0x1783d50, L_0x17839a0, C4<1>, C4<1>;
L_0x1784320 .delay 1 (40,40,40) L_0x1784320/d;
L_0x1784390/d .functor OR 1, L_0x17840b0, L_0x1784320, C4<0>, C4<0>;
L_0x1784390 .delay 1 (40,40,40) L_0x1784390/d;
v0x14cb490_0 .net "AandB", 0 0, L_0x17840b0;  1 drivers
v0x14c5620_0 .net "BxorSub", 0 0, L_0x1783c90;  1 drivers
v0x14a8320_0 .net "a", 0 0, L_0x1785b30;  alias, 1 drivers
v0x14a2550_0 .net "b", 0 0, L_0x1785c90;  alias, 1 drivers
v0x149caa0_0 .net "carryin", 0 0, L_0x17839a0;  alias, 1 drivers
v0x148afb0_0 .net "carryout", 0 0, L_0x1784390;  alias, 1 drivers
v0x14851e0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x147f3e0_0 .net "res", 0 0, L_0x1783eb0;  alias, 1 drivers
v0x1467e70_0 .net "xAorB", 0 0, L_0x1783d50;  1 drivers
v0x1462070_0 .net "xAorBandCin", 0 0, L_0x1784320;  1 drivers
S_0x159b0f0 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x13cd500 .param/l "i" 0 4 165, +C4<010>;
S_0x159ad10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x159b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1786140/d .functor AND 1, L_0x1788600, L_0x1788760, C4<1>, C4<1>;
L_0x1786140 .delay 1 (40,40,40) L_0x1786140/d;
L_0x1786250/d .functor NAND 1, L_0x1788600, L_0x1788760, C4<1>, C4<1>;
L_0x1786250 .delay 1 (20,20,20) L_0x1786250/d;
L_0x17863b0/d .functor OR 1, L_0x1788600, L_0x1788760, C4<0>, C4<0>;
L_0x17863b0 .delay 1 (40,40,40) L_0x17863b0/d;
L_0x1786540/d .functor NOR 1, L_0x1788600, L_0x1788760, C4<0>, C4<0>;
L_0x1786540 .delay 1 (20,20,20) L_0x1786540/d;
L_0x1786600/d .functor XOR 1, L_0x1788600, L_0x1788760, C4<0>, C4<0>;
L_0x1786600 .delay 1 (40,40,40) L_0x1786600/d;
L_0x1787060/d .functor NOT 1, L_0x17889a0, C4<0>, C4<0>, C4<0>;
L_0x1787060 .delay 1 (10,10,10) L_0x1787060/d;
L_0x17871c0/d .functor NOT 1, L_0x1788ad0, C4<0>, C4<0>, C4<0>;
L_0x17871c0 .delay 1 (10,10,10) L_0x17871c0/d;
L_0x1787280/d .functor NOT 1, L_0x1788c80, C4<0>, C4<0>, C4<0>;
L_0x1787280 .delay 1 (10,10,10) L_0x1787280/d;
L_0x1787430/d .functor AND 1, L_0x1786980, L_0x1787060, L_0x17871c0, L_0x1787280;
L_0x1787430 .delay 1 (80,80,80) L_0x1787430/d;
L_0x17875e0/d .functor AND 1, L_0x1786980, L_0x17889a0, L_0x17871c0, L_0x1787280;
L_0x17875e0 .delay 1 (80,80,80) L_0x17875e0/d;
L_0x1787790/d .functor AND 1, L_0x1786600, L_0x1787060, L_0x1788ad0, L_0x1787280;
L_0x1787790 .delay 1 (80,80,80) L_0x1787790/d;
L_0x1787980/d .functor AND 1, L_0x1786980, L_0x17889a0, L_0x1788ad0, L_0x1787280;
L_0x1787980 .delay 1 (80,80,80) L_0x1787980/d;
L_0x1787ab0/d .functor AND 1, L_0x1786140, L_0x1787060, L_0x17871c0, L_0x1788c80;
L_0x1787ab0 .delay 1 (80,80,80) L_0x1787ab0/d;
L_0x1787d10/d .functor AND 1, L_0x1786250, L_0x17889a0, L_0x17871c0, L_0x1788c80;
L_0x1787d10 .delay 1 (80,80,80) L_0x1787d10/d;
L_0x1787a40/d .functor AND 1, L_0x1786540, L_0x1787060, L_0x1788ad0, L_0x1788c80;
L_0x1787a40 .delay 1 (80,80,80) L_0x1787a40/d;
L_0x1788070/d .functor AND 1, L_0x17863b0, L_0x17889a0, L_0x1788ad0, L_0x1788c80;
L_0x1788070 .delay 1 (80,80,80) L_0x1788070/d;
L_0x1788210/0/0 .functor OR 1, L_0x1787430, L_0x17875e0, L_0x1787790, L_0x1787ab0;
L_0x1788210/0/4 .functor OR 1, L_0x1787d10, L_0x1787a40, L_0x1788070, L_0x1787980;
L_0x1788210/d .functor OR 1, L_0x1788210/0/0, L_0x1788210/0/4, C4<0>, C4<0>;
L_0x1788210 .delay 1 (160,160,160) L_0x1788210/d;
v0x158ef40_0 .net "a", 0 0, L_0x1788600;  1 drivers
v0x1577830_0 .net "addSub", 0 0, L_0x1786980;  1 drivers
v0x1571b10_0 .net "andRes", 0 0, L_0x1786140;  1 drivers
v0x155a430_0 .net "b", 0 0, L_0x1788760;  1 drivers
v0x1554710_0 .net "carryIn", 0 0, L_0x1786470;  1 drivers
v0x15547b0_0 .net "carryOut", 0 0, L_0x1786e60;  1 drivers
v0x154e9f0_0 .net "initialResult", 0 0, L_0x1788210;  1 drivers
v0x154ea90_0 .net "isAdd", 0 0, L_0x1787430;  1 drivers
v0x153cce0_0 .net "isAnd", 0 0, L_0x1787ab0;  1 drivers
v0x153cd80_0 .net "isNand", 0 0, L_0x1787d10;  1 drivers
v0x15372b0_0 .net "isNor", 0 0, L_0x1787a40;  1 drivers
v0x1537350_0 .net "isOr", 0 0, L_0x1788070;  1 drivers
v0x1536c70_0 .net "isSLT", 0 0, L_0x1787980;  1 drivers
v0x1536d10_0 .net "isSub", 0 0, L_0x17875e0;  1 drivers
v0x13f6be0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13f6c80_0 .net "isXor", 0 0, L_0x1787790;  1 drivers
v0x13f0ec0_0 .net "nandRes", 0 0, L_0x1786250;  1 drivers
v0x13f0f60_0 .net "norRes", 0 0, L_0x1786540;  1 drivers
v0x13d3b40_0 .net "orRes", 0 0, L_0x17863b0;  1 drivers
v0x13d3be0_0 .net "s0", 0 0, L_0x17889a0;  1 drivers
v0x13cde20_0 .net "s0inv", 0 0, L_0x1787060;  1 drivers
v0x13cdee0_0 .net "s1", 0 0, L_0x1788ad0;  1 drivers
v0x13b6780_0 .net "s1inv", 0 0, L_0x17871c0;  1 drivers
v0x13b6820_0 .net "s2", 0 0, L_0x1788c80;  1 drivers
v0x13b0a60_0 .net "s2inv", 0 0, L_0x1787280;  1 drivers
v0x13b0b20_0 .net "xorRes", 0 0, L_0x1786600;  1 drivers
S_0x15953d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x159ad10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1786760/d .functor XOR 1, L_0x1788760, L_0x17d9cf0, C4<0>, C4<0>;
L_0x1786760 .delay 1 (40,40,40) L_0x1786760/d;
L_0x1786820/d .functor XOR 1, L_0x1788600, L_0x1786760, C4<0>, C4<0>;
L_0x1786820 .delay 1 (40,40,40) L_0x1786820/d;
L_0x1786980/d .functor XOR 1, L_0x1786820, L_0x1786470, C4<0>, C4<0>;
L_0x1786980 .delay 1 (40,40,40) L_0x1786980/d;
L_0x1786b80/d .functor AND 1, L_0x1788600, L_0x1786760, C4<1>, C4<1>;
L_0x1786b80 .delay 1 (40,40,40) L_0x1786b80/d;
L_0x1786df0/d .functor AND 1, L_0x1786820, L_0x1786470, C4<1>, C4<1>;
L_0x1786df0 .delay 1 (40,40,40) L_0x1786df0/d;
L_0x1786e60/d .functor OR 1, L_0x1786b80, L_0x1786df0, C4<0>, C4<0>;
L_0x1786e60 .delay 1 (40,40,40) L_0x1786e60/d;
v0x15daee0_0 .net "AandB", 0 0, L_0x1786b80;  1 drivers
v0x15d5120_0 .net "BxorSub", 0 0, L_0x1786760;  1 drivers
v0x15d51e0_0 .net "a", 0 0, L_0x1788600;  alias, 1 drivers
v0x15b7d40_0 .net "b", 0 0, L_0x1788760;  alias, 1 drivers
v0x15b7e00_0 .net "carryin", 0 0, L_0x1786470;  alias, 1 drivers
v0x15b2020_0 .net "carryout", 0 0, L_0x1786e60;  alias, 1 drivers
v0x15b20c0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x159a980_0 .net "res", 0 0, L_0x1786980;  alias, 1 drivers
v0x159aa20_0 .net "xAorB", 0 0, L_0x1786820;  1 drivers
v0x1594c60_0 .net "xAorBandCin", 0 0, L_0x1786df0;  1 drivers
S_0x1594ff0 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1485280 .param/l "i" 0 4 165, +C4<011>;
S_0x158f6b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1594ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1785bd0/d .functor AND 1, L_0x178b0a0, L_0x178b200, C4<1>, C4<1>;
L_0x1785bd0 .delay 1 (40,40,40) L_0x1785bd0/d;
L_0x1788dc0/d .functor NAND 1, L_0x178b0a0, L_0x178b200, C4<1>, C4<1>;
L_0x1788dc0 .delay 1 (20,20,20) L_0x1788dc0/d;
L_0x1788e80/d .functor OR 1, L_0x178b0a0, L_0x178b200, C4<0>, C4<0>;
L_0x1788e80 .delay 1 (40,40,40) L_0x1788e80/d;
L_0x1782990/d .functor NOR 1, L_0x178b0a0, L_0x178b200, C4<0>, C4<0>;
L_0x1782990 .delay 1 (20,20,20) L_0x1782990/d;
L_0x1789070/d .functor XOR 1, L_0x178b0a0, L_0x178b200, C4<0>, C4<0>;
L_0x1789070 .delay 1 (40,40,40) L_0x1789070/d;
L_0x1789a60/d .functor NOT 1, L_0x178b570, C4<0>, C4<0>, C4<0>;
L_0x1789a60 .delay 1 (10,10,10) L_0x1789a60/d;
L_0x1789bc0/d .functor NOT 1, L_0x178b4c0, C4<0>, C4<0>, C4<0>;
L_0x1789bc0 .delay 1 (10,10,10) L_0x1789bc0/d;
L_0x1789c80/d .functor NOT 1, L_0x178b6d0, C4<0>, C4<0>, C4<0>;
L_0x1789c80 .delay 1 (10,10,10) L_0x1789c80/d;
L_0x1789e30/d .functor AND 1, L_0x17893a0, L_0x1789a60, L_0x1789bc0, L_0x1789c80;
L_0x1789e30 .delay 1 (80,80,80) L_0x1789e30/d;
L_0x1789fe0/d .functor AND 1, L_0x17893a0, L_0x178b570, L_0x1789bc0, L_0x1789c80;
L_0x1789fe0 .delay 1 (80,80,80) L_0x1789fe0/d;
L_0x178a1f0/d .functor AND 1, L_0x1789070, L_0x1789a60, L_0x178b4c0, L_0x1789c80;
L_0x178a1f0 .delay 1 (80,80,80) L_0x178a1f0/d;
L_0x178a3d0/d .functor AND 1, L_0x17893a0, L_0x178b570, L_0x178b4c0, L_0x1789c80;
L_0x178a3d0 .delay 1 (80,80,80) L_0x178a3d0/d;
L_0x178a5a0/d .functor AND 1, L_0x1785bd0, L_0x1789a60, L_0x1789bc0, L_0x178b6d0;
L_0x178a5a0 .delay 1 (80,80,80) L_0x178a5a0/d;
L_0x178a780/d .functor AND 1, L_0x1788dc0, L_0x178b570, L_0x1789bc0, L_0x178b6d0;
L_0x178a780 .delay 1 (80,80,80) L_0x178a780/d;
L_0x178a530/d .functor AND 1, L_0x1782990, L_0x1789a60, L_0x178b4c0, L_0x178b6d0;
L_0x178a530 .delay 1 (80,80,80) L_0x178a530/d;
L_0x178ab10/d .functor AND 1, L_0x1788e80, L_0x178b570, L_0x178b4c0, L_0x178b6d0;
L_0x178ab10 .delay 1 (80,80,80) L_0x178ab10/d;
L_0x178acb0/0/0 .functor OR 1, L_0x1789e30, L_0x1789fe0, L_0x178a1f0, L_0x178a5a0;
L_0x178acb0/0/4 .functor OR 1, L_0x178a780, L_0x178a530, L_0x178ab10, L_0x178a3d0;
L_0x178acb0/d .functor OR 1, L_0x178acb0/0/0, L_0x178acb0/0/4, C4<0>, C4<0>;
L_0x178acb0 .delay 1 (160,160,160) L_0x178acb0/d;
v0x1353180_0 .net "a", 0 0, L_0x178b0a0;  1 drivers
v0x134d460_0 .net "addSub", 0 0, L_0x17893a0;  1 drivers
v0x14d1840_0 .net "andRes", 0 0, L_0x1785bd0;  1 drivers
v0x14ba200_0 .net "b", 0 0, L_0x178b200;  1 drivers
v0x14b44e0_0 .net "carryIn", 0 0, L_0x1788d20;  1 drivers
v0x14b4580_0 .net "carryOut", 0 0, L_0x1789860;  1 drivers
v0x14ae7c0_0 .net "initialResult", 0 0, L_0x178acb0;  1 drivers
v0x14ae860_0 .net "isAdd", 0 0, L_0x1789e30;  1 drivers
v0x1497100_0 .net "isAnd", 0 0, L_0x178a5a0;  1 drivers
v0x14971a0_0 .net "isNand", 0 0, L_0x178a780;  1 drivers
v0x14913e0_0 .net "isNor", 0 0, L_0x178a530;  1 drivers
v0x1491480_0 .net "isOr", 0 0, L_0x178ab10;  1 drivers
v0x1479d80_0 .net "isSLT", 0 0, L_0x178a3d0;  1 drivers
v0x1479e20_0 .net "isSub", 0 0, L_0x1789fe0;  1 drivers
v0x1474060_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1474100_0 .net "isXor", 0 0, L_0x178a1f0;  1 drivers
v0x146e340_0 .net "nandRes", 0 0, L_0x1788dc0;  1 drivers
v0x146e3e0_0 .net "norRes", 0 0, L_0x1782990;  1 drivers
v0x1450f10_0 .net "orRes", 0 0, L_0x1788e80;  1 drivers
v0x1450fb0_0 .net "s0", 0 0, L_0x178b570;  1 drivers
v0x1439820_0 .net "s0inv", 0 0, L_0x1789a60;  1 drivers
v0x14398e0_0 .net "s1", 0 0, L_0x178b4c0;  1 drivers
v0x1433b00_0 .net "s1inv", 0 0, L_0x1789bc0;  1 drivers
v0x1433ba0_0 .net "s2", 0 0, L_0x178b6d0;  1 drivers
v0x142dde0_0 .net "s2inv", 0 0, L_0x1789c80;  1 drivers
v0x142dea0_0 .net "xorRes", 0 0, L_0x1789070;  1 drivers
S_0x158f2d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x158f6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1789130/d .functor XOR 1, L_0x178b200, L_0x17d9cf0, C4<0>, C4<0>;
L_0x1789130 .delay 1 (40,40,40) L_0x1789130/d;
L_0x1789290/d .functor XOR 1, L_0x178b0a0, L_0x1789130, C4<0>, C4<0>;
L_0x1789290 .delay 1 (40,40,40) L_0x1789290/d;
L_0x17893a0/d .functor XOR 1, L_0x1789290, L_0x1788d20, C4<0>, C4<0>;
L_0x17893a0 .delay 1 (40,40,40) L_0x17893a0/d;
L_0x17895a0/d .functor AND 1, L_0x178b0a0, L_0x1789130, C4<1>, C4<1>;
L_0x17895a0 .delay 1 (40,40,40) L_0x17895a0/d;
L_0x1788ef0/d .functor AND 1, L_0x1789290, L_0x1788d20, C4<1>, C4<1>;
L_0x1788ef0 .delay 1 (40,40,40) L_0x1788ef0/d;
L_0x1789860/d .functor OR 1, L_0x17895a0, L_0x1788ef0, C4<0>, C4<0>;
L_0x1789860 .delay 1 (40,40,40) L_0x1789860/d;
v0x1393760_0 .net "AandB", 0 0, L_0x17895a0;  1 drivers
v0x138d9a0_0 .net "BxorSub", 0 0, L_0x1789130;  1 drivers
v0x138da60_0 .net "a", 0 0, L_0x178b0a0;  alias, 1 drivers
v0x137bc90_0 .net "b", 0 0, L_0x178b200;  alias, 1 drivers
v0x137bd50_0 .net "carryin", 0 0, L_0x1788d20;  alias, 1 drivers
v0x13762c0_0 .net "carryout", 0 0, L_0x1789860;  alias, 1 drivers
v0x1376360_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13705a0_0 .net "res", 0 0, L_0x17893a0;  alias, 1 drivers
v0x1370640_0 .net "xAorB", 0 0, L_0x1789290;  1 drivers
v0x1358ea0_0 .net "xAorBandCin", 0 0, L_0x1788ef0;  1 drivers
S_0x1577fa0 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1381790 .param/l "i" 0 4 165, +C4<0100>;
S_0x1577bc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1577fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x178b140/d .functor AND 1, L_0x178dbc0, L_0x178dd20, C4<1>, C4<1>;
L_0x178b140 .delay 1 (40,40,40) L_0x178b140/d;
L_0x178a970/d .functor NAND 1, L_0x178dbc0, L_0x178dd20, C4<1>, C4<1>;
L_0x178a970 .delay 1 (20,20,20) L_0x178a970/d;
L_0x178b890/d .functor OR 1, L_0x178dbc0, L_0x178dd20, C4<0>, C4<0>;
L_0x178b890 .delay 1 (40,40,40) L_0x178b890/d;
L_0x178ba80/d .functor NOR 1, L_0x178dbc0, L_0x178dd20, C4<0>, C4<0>;
L_0x178ba80 .delay 1 (20,20,20) L_0x178ba80/d;
L_0x178bb40/d .functor XOR 1, L_0x178dbc0, L_0x178dd20, C4<0>, C4<0>;
L_0x178bb40 .delay 1 (40,40,40) L_0x178bb40/d;
L_0x178c580/d .functor NOT 1, L_0x178dfb0, C4<0>, C4<0>, C4<0>;
L_0x178c580 .delay 1 (10,10,10) L_0x178c580/d;
L_0x178c6e0/d .functor NOT 1, L_0x178ded0, C4<0>, C4<0>, C4<0>;
L_0x178c6e0 .delay 1 (10,10,10) L_0x178c6e0/d;
L_0x178c7a0/d .functor NOT 1, L_0x178e140, C4<0>, C4<0>, C4<0>;
L_0x178c7a0 .delay 1 (10,10,10) L_0x178c7a0/d;
L_0x178c950/d .functor AND 1, L_0x178bec0, L_0x178c580, L_0x178c6e0, L_0x178c7a0;
L_0x178c950 .delay 1 (80,80,80) L_0x178c950/d;
L_0x178cb00/d .functor AND 1, L_0x178bec0, L_0x178dfb0, L_0x178c6e0, L_0x178c7a0;
L_0x178cb00 .delay 1 (80,80,80) L_0x178cb00/d;
L_0x178cd10/d .functor AND 1, L_0x178bb40, L_0x178c580, L_0x178ded0, L_0x178c7a0;
L_0x178cd10 .delay 1 (80,80,80) L_0x178cd10/d;
L_0x178cef0/d .functor AND 1, L_0x178bec0, L_0x178dfb0, L_0x178ded0, L_0x178c7a0;
L_0x178cef0 .delay 1 (80,80,80) L_0x178cef0/d;
L_0x178d0c0/d .functor AND 1, L_0x178b140, L_0x178c580, L_0x178c6e0, L_0x178e140;
L_0x178d0c0 .delay 1 (80,80,80) L_0x178d0c0/d;
L_0x178d2a0/d .functor AND 1, L_0x178a970, L_0x178dfb0, L_0x178c6e0, L_0x178e140;
L_0x178d2a0 .delay 1 (80,80,80) L_0x178d2a0/d;
L_0x178d050/d .functor AND 1, L_0x178ba80, L_0x178c580, L_0x178ded0, L_0x178e140;
L_0x178d050 .delay 1 (80,80,80) L_0x178d050/d;
L_0x178d630/d .functor AND 1, L_0x178b890, L_0x178dfb0, L_0x178ded0, L_0x178e140;
L_0x178d630 .delay 1 (80,80,80) L_0x178d630/d;
L_0x178d7d0/0/0 .functor OR 1, L_0x178c950, L_0x178cb00, L_0x178cd10, L_0x178d0c0;
L_0x178d7d0/0/4 .functor OR 1, L_0x178d2a0, L_0x178d050, L_0x178d630, L_0x178cef0;
L_0x178d7d0/d .functor OR 1, L_0x178d7d0/0/0, L_0x178d7d0/0/4, C4<0>, C4<0>;
L_0x178d7d0 .delay 1 (160,160,160) L_0x178d7d0/d;
v0x1530d20_0 .net "a", 0 0, L_0x178dbc0;  1 drivers
v0x1530de0_0 .net "addSub", 0 0, L_0x178bec0;  1 drivers
v0x15309f0_0 .net "andRes", 0 0, L_0x178b140;  1 drivers
v0x15306c0_0 .net "b", 0 0, L_0x178dd20;  1 drivers
v0x1530390_0 .net "carryIn", 0 0, L_0x178b770;  1 drivers
v0x1530430_0 .net "carryOut", 0 0, L_0x178c380;  1 drivers
v0x1530060_0 .net "initialResult", 0 0, L_0x178d7d0;  1 drivers
v0x1530100_0 .net "isAdd", 0 0, L_0x178c950;  1 drivers
v0x152fd30_0 .net "isAnd", 0 0, L_0x178d0c0;  1 drivers
v0x152fdd0_0 .net "isNand", 0 0, L_0x178d2a0;  1 drivers
v0x152fa00_0 .net "isNor", 0 0, L_0x178d050;  1 drivers
v0x152faa0_0 .net "isOr", 0 0, L_0x178d630;  1 drivers
v0x152f6d0_0 .net "isSLT", 0 0, L_0x178cef0;  1 drivers
v0x152f770_0 .net "isSub", 0 0, L_0x178cb00;  1 drivers
v0x152f3a0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x152f440_0 .net "isXor", 0 0, L_0x178cd10;  1 drivers
v0x152f070_0 .net "nandRes", 0 0, L_0x178a970;  1 drivers
v0x152f110_0 .net "norRes", 0 0, L_0x178ba80;  1 drivers
v0x152ea40_0 .net "orRes", 0 0, L_0x178b890;  1 drivers
v0x152eae0_0 .net "s0", 0 0, L_0x178dfb0;  1 drivers
v0x152e670_0 .net "s0inv", 0 0, L_0x178c580;  1 drivers
v0x152e730_0 .net "s1", 0 0, L_0x178ded0;  1 drivers
v0x152e340_0 .net "s1inv", 0 0, L_0x178c6e0;  1 drivers
v0x152e3e0_0 .net "s2", 0 0, L_0x178e140;  1 drivers
v0x152e010_0 .net "s2inv", 0 0, L_0x178c7a0;  1 drivers
v0x152e0d0_0 .net "xorRes", 0 0, L_0x178bb40;  1 drivers
S_0x1572280 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1577bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x178bca0/d .functor XOR 1, L_0x178dd20, L_0x17d9cf0, C4<0>, C4<0>;
L_0x178bca0 .delay 1 (40,40,40) L_0x178bca0/d;
L_0x178bd60/d .functor XOR 1, L_0x178dbc0, L_0x178bca0, C4<0>, C4<0>;
L_0x178bd60 .delay 1 (40,40,40) L_0x178bd60/d;
L_0x178bec0/d .functor XOR 1, L_0x178bd60, L_0x178b770, C4<0>, C4<0>;
L_0x178bec0 .delay 1 (40,40,40) L_0x178bec0/d;
L_0x178c0c0/d .functor AND 1, L_0x178dbc0, L_0x178bca0, C4<1>, C4<1>;
L_0x178c0c0 .delay 1 (40,40,40) L_0x178c0c0/d;
L_0x178b900/d .functor AND 1, L_0x178bd60, L_0x178b770, C4<1>, C4<1>;
L_0x178b900 .delay 1 (40,40,40) L_0x178b900/d;
L_0x178c380/d .functor OR 1, L_0x178c0c0, L_0x178b900, C4<0>, C4<0>;
L_0x178c380 .delay 1 (40,40,40) L_0x178c380/d;
v0x1342190_0 .net "AandB", 0 0, L_0x178c0c0;  1 drivers
v0x1532150_0 .net "BxorSub", 0 0, L_0x178bca0;  1 drivers
v0x15321f0_0 .net "a", 0 0, L_0x178dbc0;  alias, 1 drivers
v0x1531e20_0 .net "b", 0 0, L_0x178dd20;  alias, 1 drivers
v0x1531ec0_0 .net "carryin", 0 0, L_0x178b770;  alias, 1 drivers
v0x15319e0_0 .net "carryout", 0 0, L_0x178c380;  alias, 1 drivers
v0x1531aa0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1531380_0 .net "res", 0 0, L_0x178bec0;  alias, 1 drivers
v0x1531440_0 .net "xAorB", 0 0, L_0x178bd60;  1 drivers
v0x1531050_0 .net "xAorBandCin", 0 0, L_0x178b900;  1 drivers
S_0x1571ea0 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x152dce0 .param/l "i" 0 4 165, +C4<0101>;
S_0x155aba0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1571ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x178dc60/d .functor AND 1, L_0x1790610, L_0x1790770, C4<1>, C4<1>;
L_0x178dc60 .delay 1 (40,40,40) L_0x178dc60/d;
L_0x178d490/d .functor NAND 1, L_0x1790610, L_0x1790770, C4<1>, C4<1>;
L_0x178d490 .delay 1 (20,20,20) L_0x178d490/d;
L_0x178e330/d .functor OR 1, L_0x1790610, L_0x1790770, C4<0>, C4<0>;
L_0x178e330 .delay 1 (40,40,40) L_0x178e330/d;
L_0x178e520/d .functor NOR 1, L_0x1790610, L_0x1790770, C4<0>, C4<0>;
L_0x178e520 .delay 1 (20,20,20) L_0x178e520/d;
L_0x178e5e0/d .functor XOR 1, L_0x1790610, L_0x1790770, C4<0>, C4<0>;
L_0x178e5e0 .delay 1 (40,40,40) L_0x178e5e0/d;
L_0x178f020/d .functor NOT 1, L_0x1790a30, C4<0>, C4<0>, C4<0>;
L_0x178f020 .delay 1 (10,10,10) L_0x178f020/d;
L_0x178f180/d .functor NOT 1, L_0x1788b70, C4<0>, C4<0>, C4<0>;
L_0x178f180 .delay 1 (10,10,10) L_0x178f180/d;
L_0x178f1f0/d .functor NOT 1, L_0x1790920, C4<0>, C4<0>, C4<0>;
L_0x178f1f0 .delay 1 (10,10,10) L_0x178f1f0/d;
L_0x178f3a0/d .functor AND 1, L_0x178e960, L_0x178f020, L_0x178f180, L_0x178f1f0;
L_0x178f3a0 .delay 1 (80,80,80) L_0x178f3a0/d;
L_0x178f550/d .functor AND 1, L_0x178e960, L_0x1790a30, L_0x178f180, L_0x178f1f0;
L_0x178f550 .delay 1 (80,80,80) L_0x178f550/d;
L_0x178f760/d .functor AND 1, L_0x178e5e0, L_0x178f020, L_0x1788b70, L_0x178f1f0;
L_0x178f760 .delay 1 (80,80,80) L_0x178f760/d;
L_0x178f940/d .functor AND 1, L_0x178e960, L_0x1790a30, L_0x1788b70, L_0x178f1f0;
L_0x178f940 .delay 1 (80,80,80) L_0x178f940/d;
L_0x178fb10/d .functor AND 1, L_0x178dc60, L_0x178f020, L_0x178f180, L_0x1790920;
L_0x178fb10 .delay 1 (80,80,80) L_0x178fb10/d;
L_0x178fcf0/d .functor AND 1, L_0x178d490, L_0x1790a30, L_0x178f180, L_0x1790920;
L_0x178fcf0 .delay 1 (80,80,80) L_0x178fcf0/d;
L_0x178faa0/d .functor AND 1, L_0x178e520, L_0x178f020, L_0x1788b70, L_0x1790920;
L_0x178faa0 .delay 1 (80,80,80) L_0x178faa0/d;
L_0x1790080/d .functor AND 1, L_0x178e330, L_0x1790a30, L_0x1788b70, L_0x1790920;
L_0x1790080 .delay 1 (80,80,80) L_0x1790080/d;
L_0x1790220/0/0 .functor OR 1, L_0x178f3a0, L_0x178f550, L_0x178f760, L_0x178fb10;
L_0x1790220/0/4 .functor OR 1, L_0x178fcf0, L_0x178faa0, L_0x1790080, L_0x178f940;
L_0x1790220/d .functor OR 1, L_0x1790220/0/0, L_0x1790220/0/4, C4<0>, C4<0>;
L_0x1790220 .delay 1 (160,160,160) L_0x1790220/d;
v0x151bd60_0 .net "a", 0 0, L_0x1790610;  1 drivers
v0x151b920_0 .net "addSub", 0 0, L_0x178e960;  1 drivers
v0x151b5f0_0 .net "andRes", 0 0, L_0x178dc60;  1 drivers
v0x151b2c0_0 .net "b", 0 0, L_0x1790770;  1 drivers
v0x151af90_0 .net "carryIn", 0 0, L_0x178e1e0;  1 drivers
v0x151b030_0 .net "carryOut", 0 0, L_0x178ee20;  1 drivers
v0x151ac40_0 .net "initialResult", 0 0, L_0x1790220;  1 drivers
v0x151ace0_0 .net "isAdd", 0 0, L_0x178f3a0;  1 drivers
v0x151a940_0 .net "isAnd", 0 0, L_0x178fb10;  1 drivers
v0x151a9e0_0 .net "isNand", 0 0, L_0x178fcf0;  1 drivers
v0x150edb0_0 .net "isNor", 0 0, L_0x178faa0;  1 drivers
v0x150ee50_0 .net "isOr", 0 0, L_0x1790080;  1 drivers
v0x15e6530_0 .net "isSLT", 0 0, L_0x178f940;  1 drivers
v0x15e65d0_0 .net "isSub", 0 0, L_0x178f550;  1 drivers
v0x15dba20_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15dbac0_0 .net "isXor", 0 0, L_0x178f760;  1 drivers
v0x15d5d00_0 .net "nandRes", 0 0, L_0x178d490;  1 drivers
v0x15d5da0_0 .net "norRes", 0 0, L_0x178e520;  1 drivers
v0x15cf7b0_0 .net "orRes", 0 0, L_0x178e330;  1 drivers
v0x15cf850_0 .net "s0", 0 0, L_0x1790a30;  1 drivers
v0x15b8920_0 .net "s0inv", 0 0, L_0x178f020;  1 drivers
v0x15b89e0_0 .net "s1", 0 0, L_0x1788b70;  1 drivers
v0x15b2c00_0 .net "s1inv", 0 0, L_0x178f180;  1 drivers
v0x15b2cc0_0 .net "s2", 0 0, L_0x1790920;  1 drivers
v0x15abef0_0 .net "s2inv", 0 0, L_0x178f1f0;  1 drivers
v0x15abfb0_0 .net "xorRes", 0 0, L_0x178e5e0;  1 drivers
S_0x155a7c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x155aba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x178e740/d .functor XOR 1, L_0x1790770, L_0x17d9cf0, C4<0>, C4<0>;
L_0x178e740 .delay 1 (40,40,40) L_0x178e740/d;
L_0x178e800/d .functor XOR 1, L_0x1790610, L_0x178e740, C4<0>, C4<0>;
L_0x178e800 .delay 1 (40,40,40) L_0x178e800/d;
L_0x178e960/d .functor XOR 1, L_0x178e800, L_0x178e1e0, C4<0>, C4<0>;
L_0x178e960 .delay 1 (40,40,40) L_0x178e960/d;
L_0x178eb60/d .functor AND 1, L_0x1790610, L_0x178e740, C4<1>, C4<1>;
L_0x178eb60 .delay 1 (40,40,40) L_0x178eb60/d;
L_0x178e3a0/d .functor AND 1, L_0x178e800, L_0x178e1e0, C4<1>, C4<1>;
L_0x178e3a0 .delay 1 (40,40,40) L_0x178e3a0/d;
L_0x178ee20/d .functor OR 1, L_0x178eb60, L_0x178e3a0, C4<0>, C4<0>;
L_0x178ee20 .delay 1 (40,40,40) L_0x178ee20/d;
v0x152d720_0 .net "AandB", 0 0, L_0x178eb60;  1 drivers
v0x152d370_0 .net "BxorSub", 0 0, L_0x178e740;  1 drivers
v0x151ccd0_0 .net "a", 0 0, L_0x1790610;  alias, 1 drivers
v0x151c9a0_0 .net "b", 0 0, L_0x1790770;  alias, 1 drivers
v0x151ca60_0 .net "carryin", 0 0, L_0x178e1e0;  alias, 1 drivers
v0x151c670_0 .net "carryout", 0 0, L_0x178ee20;  alias, 1 drivers
v0x151c730_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x151c340_0 .net "res", 0 0, L_0x178e960;  alias, 1 drivers
v0x151c400_0 .net "xAorB", 0 0, L_0x178e800;  1 drivers
v0x151c030_0 .net "xAorBandCin", 0 0, L_0x178e3a0;  1 drivers
S_0x1554e80 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x15a6120 .param/l "i" 0 4 165, +C4<0110>;
S_0x1554aa0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1554e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17906b0/d .functor AND 1, L_0x1793190, L_0x17932f0, C4<1>, C4<1>;
L_0x17906b0 .delay 1 (40,40,40) L_0x17906b0/d;
L_0x178fee0/d .functor NAND 1, L_0x1793190, L_0x17932f0, C4<1>, C4<1>;
L_0x178fee0 .delay 1 (20,20,20) L_0x178fee0/d;
L_0x1790e60/d .functor OR 1, L_0x1793190, L_0x17932f0, C4<0>, C4<0>;
L_0x1790e60 .delay 1 (40,40,40) L_0x1790e60/d;
L_0x1791050/d .functor NOR 1, L_0x1793190, L_0x17932f0, C4<0>, C4<0>;
L_0x1791050 .delay 1 (20,20,20) L_0x1791050/d;
L_0x17911b0/d .functor XOR 1, L_0x1793190, L_0x17932f0, C4<0>, C4<0>;
L_0x17911b0 .delay 1 (40,40,40) L_0x17911b0/d;
L_0x1791b50/d .functor NOT 1, L_0x17935e0, C4<0>, C4<0>, C4<0>;
L_0x1791b50 .delay 1 (10,10,10) L_0x1791b50/d;
L_0x1791cb0/d .functor NOT 1, L_0x17934a0, C4<0>, C4<0>, C4<0>;
L_0x1791cb0 .delay 1 (10,10,10) L_0x1791cb0/d;
L_0x1791d70/d .functor NOT 1, L_0x1793540, C4<0>, C4<0>, C4<0>;
L_0x1791d70 .delay 1 (10,10,10) L_0x1791d70/d;
L_0x1791f20/d .functor AND 1, L_0x1791490, L_0x1791b50, L_0x1791cb0, L_0x1791d70;
L_0x1791f20 .delay 1 (80,80,80) L_0x1791f20/d;
L_0x17920d0/d .functor AND 1, L_0x1791490, L_0x17935e0, L_0x1791cb0, L_0x1791d70;
L_0x17920d0 .delay 1 (80,80,80) L_0x17920d0/d;
L_0x17922e0/d .functor AND 1, L_0x17911b0, L_0x1791b50, L_0x17934a0, L_0x1791d70;
L_0x17922e0 .delay 1 (80,80,80) L_0x17922e0/d;
L_0x17924c0/d .functor AND 1, L_0x1791490, L_0x17935e0, L_0x17934a0, L_0x1791d70;
L_0x17924c0 .delay 1 (80,80,80) L_0x17924c0/d;
L_0x1792690/d .functor AND 1, L_0x17906b0, L_0x1791b50, L_0x1791cb0, L_0x1793540;
L_0x1792690 .delay 1 (80,80,80) L_0x1792690/d;
L_0x1792870/d .functor AND 1, L_0x178fee0, L_0x17935e0, L_0x1791cb0, L_0x1793540;
L_0x1792870 .delay 1 (80,80,80) L_0x1792870/d;
L_0x1792620/d .functor AND 1, L_0x1791050, L_0x1791b50, L_0x17934a0, L_0x1793540;
L_0x1792620 .delay 1 (80,80,80) L_0x1792620/d;
L_0x1792c00/d .functor AND 1, L_0x1790e60, L_0x17935e0, L_0x17934a0, L_0x1793540;
L_0x1792c00 .delay 1 (80,80,80) L_0x1792c00/d;
L_0x1792da0/0/0 .functor OR 1, L_0x1791f20, L_0x17920d0, L_0x17922e0, L_0x1792690;
L_0x1792da0/0/4 .functor OR 1, L_0x1792870, L_0x1792620, L_0x1792c00, L_0x17924c0;
L_0x1792da0/d .functor OR 1, L_0x1792da0/0/0, L_0x1792da0/0/4, C4<0>, C4<0>;
L_0x1792da0 .delay 1 (160,160,160) L_0x1792da0/d;
v0x1555370_0 .net "a", 0 0, L_0x1793190;  1 drivers
v0x154f5d0_0 .net "addSub", 0 0, L_0x1791490;  1 drivers
v0x1537ef0_0 .net "andRes", 0 0, L_0x17906b0;  1 drivers
v0x13f77c0_0 .net "b", 0 0, L_0x17932f0;  1 drivers
v0x13f1aa0_0 .net "carryIn", 0 0, L_0x1790ce0;  1 drivers
v0x13f1b40_0 .net "carryOut", 0 0, L_0x1791950;  1 drivers
v0x13ead80_0 .net "initialResult", 0 0, L_0x1792da0;  1 drivers
v0x13eae20_0 .net "isAdd", 0 0, L_0x1791f20;  1 drivers
v0x13e4fb0_0 .net "isAnd", 0 0, L_0x1792690;  1 drivers
v0x13e5050_0 .net "isNand", 0 0, L_0x1792870;  1 drivers
v0x13df1e0_0 .net "isNor", 0 0, L_0x1792620;  1 drivers
v0x13df280_0 .net "isOr", 0 0, L_0x1792c00;  1 drivers
v0x13da440_0 .net "isSLT", 0 0, L_0x17924c0;  1 drivers
v0x13da4e0_0 .net "isSub", 0 0, L_0x17920d0;  1 drivers
v0x13d4720_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13d47c0_0 .net "isXor", 0 0, L_0x17922e0;  1 drivers
v0x13cea00_0 .net "nandRes", 0 0, L_0x178fee0;  1 drivers
v0x13ceaa0_0 .net "norRes", 0 0, L_0x1791050;  1 drivers
v0x13c1ec0_0 .net "orRes", 0 0, L_0x1790e60;  1 drivers
v0x13c1f60_0 .net "s0", 0 0, L_0x17935e0;  1 drivers
v0x13b7360_0 .net "s0inv", 0 0, L_0x1791b50;  1 drivers
v0x13b7420_0 .net "s1", 0 0, L_0x17934a0;  1 drivers
v0x13b1640_0 .net "s1inv", 0 0, L_0x1791cb0;  1 drivers
v0x13b1700_0 .net "s2", 0 0, L_0x1793540;  1 drivers
v0x13aa920_0 .net "s2inv", 0 0, L_0x1791d70;  1 drivers
v0x13aa9e0_0 .net "xorRes", 0 0, L_0x17911b0;  1 drivers
S_0x154f160 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1554aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1791220/d .functor XOR 1, L_0x17932f0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x1791220 .delay 1 (40,40,40) L_0x1791220/d;
L_0x1791380/d .functor XOR 1, L_0x1793190, L_0x1791220, C4<0>, C4<0>;
L_0x1791380 .delay 1 (40,40,40) L_0x1791380/d;
L_0x1791490/d .functor XOR 1, L_0x1791380, L_0x1790ce0, C4<0>, C4<0>;
L_0x1791490 .delay 1 (40,40,40) L_0x1791490/d;
L_0x1791690/d .functor AND 1, L_0x1793190, L_0x1791220, C4<1>, C4<1>;
L_0x1791690 .delay 1 (40,40,40) L_0x1791690/d;
L_0x1790ed0/d .functor AND 1, L_0x1791380, L_0x1790ce0, C4<1>, C4<1>;
L_0x1790ed0 .delay 1 (40,40,40) L_0x1790ed0/d;
L_0x1791950/d .functor OR 1, L_0x1791690, L_0x1790ed0, C4<0>, C4<0>;
L_0x1791950 .delay 1 (40,40,40) L_0x1791950/d;
v0x15958e0_0 .net "AandB", 0 0, L_0x1791690;  1 drivers
v0x158fb40_0 .net "BxorSub", 0 0, L_0x1791220;  1 drivers
v0x157d1b0_0 .net "a", 0 0, L_0x1793190;  alias, 1 drivers
v0x1578410_0 .net "b", 0 0, L_0x17932f0;  alias, 1 drivers
v0x15784d0_0 .net "carryin", 0 0, L_0x1790ce0;  alias, 1 drivers
v0x15726f0_0 .net "carryout", 0 0, L_0x1791950;  alias, 1 drivers
v0x15727b0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x155fdd0_0 .net "res", 0 0, L_0x1791490;  alias, 1 drivers
v0x155fe90_0 .net "xAorB", 0 0, L_0x1791380;  1 drivers
v0x155b030_0 .net "xAorBandCin", 0 0, L_0x1790ed0;  1 drivers
S_0x154ed80 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x13a4b50 .param/l "i" 0 4 165, +C4<0111>;
S_0x1537a80 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x154ed80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1793230/d .functor AND 1, L_0x1795bc0, L_0x1795d20, C4<1>, C4<1>;
L_0x1793230 .delay 1 (40,40,40) L_0x1793230/d;
L_0x1793830/d .functor NAND 1, L_0x1795bc0, L_0x1795d20, C4<1>, C4<1>;
L_0x1793830 .delay 1 (20,20,20) L_0x1793830/d;
L_0x1792a60/d .functor OR 1, L_0x1795bc0, L_0x1795d20, C4<0>, C4<0>;
L_0x1792a60 .delay 1 (40,40,40) L_0x1792a60/d;
L_0x1793ab0/d .functor NOR 1, L_0x1795bc0, L_0x1795d20, C4<0>, C4<0>;
L_0x1793ab0 .delay 1 (20,20,20) L_0x1793ab0/d;
L_0x1793b70/d .functor XOR 1, L_0x1795bc0, L_0x1795d20, C4<0>, C4<0>;
L_0x1793b70 .delay 1 (40,40,40) L_0x1793b70/d;
L_0x17945d0/d .functor NOT 1, L_0x1793710, C4<0>, C4<0>, C4<0>;
L_0x17945d0 .delay 1 (10,10,10) L_0x17945d0/d;
L_0x1794730/d .functor NOT 1, L_0x1795ed0, C4<0>, C4<0>, C4<0>;
L_0x1794730 .delay 1 (10,10,10) L_0x1794730/d;
L_0x17947a0/d .functor NOT 1, L_0x1795f70, C4<0>, C4<0>, C4<0>;
L_0x17947a0 .delay 1 (10,10,10) L_0x17947a0/d;
L_0x1794950/d .functor AND 1, L_0x1793ef0, L_0x17945d0, L_0x1794730, L_0x17947a0;
L_0x1794950 .delay 1 (80,80,80) L_0x1794950/d;
L_0x1794b00/d .functor AND 1, L_0x1793ef0, L_0x1793710, L_0x1794730, L_0x17947a0;
L_0x1794b00 .delay 1 (80,80,80) L_0x1794b00/d;
L_0x1794d10/d .functor AND 1, L_0x1793b70, L_0x17945d0, L_0x1795ed0, L_0x17947a0;
L_0x1794d10 .delay 1 (80,80,80) L_0x1794d10/d;
L_0x1794ef0/d .functor AND 1, L_0x1793ef0, L_0x1793710, L_0x1795ed0, L_0x17947a0;
L_0x1794ef0 .delay 1 (80,80,80) L_0x1794ef0/d;
L_0x17950c0/d .functor AND 1, L_0x1793230, L_0x17945d0, L_0x1794730, L_0x1795f70;
L_0x17950c0 .delay 1 (80,80,80) L_0x17950c0/d;
L_0x17952a0/d .functor AND 1, L_0x1793830, L_0x1793710, L_0x1794730, L_0x1795f70;
L_0x17952a0 .delay 1 (80,80,80) L_0x17952a0/d;
L_0x1795050/d .functor AND 1, L_0x1793ab0, L_0x17945d0, L_0x1795ed0, L_0x1795f70;
L_0x1795050 .delay 1 (80,80,80) L_0x1795050/d;
L_0x1795630/d .functor AND 1, L_0x1792a60, L_0x1793710, L_0x1795ed0, L_0x1795f70;
L_0x1795630 .delay 1 (80,80,80) L_0x1795630/d;
L_0x17957d0/0/0 .functor OR 1, L_0x1794950, L_0x1794b00, L_0x1794d10, L_0x17950c0;
L_0x17957d0/0/4 .functor OR 1, L_0x17952a0, L_0x1795050, L_0x1795630, L_0x1794ef0;
L_0x17957d0/d .functor OR 1, L_0x17957d0/0/0, L_0x17957d0/0/4, C4<0>, C4<0>;
L_0x17957d0 .delay 1 (160,160,160) L_0x17957d0/d;
v0x1353de0_0 .net "a", 0 0, L_0x1795bc0;  1 drivers
v0x134e040_0 .net "addSub", 0 0, L_0x1793ef0;  1 drivers
v0x14d2420_0 .net "andRes", 0 0, L_0x1793230;  1 drivers
v0x14cb700_0 .net "b", 0 0, L_0x1795d20;  1 drivers
v0x14c5930_0 .net "carryIn", 0 0, L_0x17939e0;  1 drivers
v0x14c59d0_0 .net "carryOut", 0 0, L_0x17943d0;  1 drivers
v0x14bade0_0 .net "initialResult", 0 0, L_0x17957d0;  1 drivers
v0x14bae80_0 .net "isAdd", 0 0, L_0x1794950;  1 drivers
v0x14b50c0_0 .net "isAnd", 0 0, L_0x17950c0;  1 drivers
v0x14b5160_0 .net "isNand", 0 0, L_0x17952a0;  1 drivers
v0x14af3a0_0 .net "isNor", 0 0, L_0x1795050;  1 drivers
v0x14af440_0 .net "isOr", 0 0, L_0x1795630;  1 drivers
v0x14a8630_0 .net "isSLT", 0 0, L_0x1794ef0;  1 drivers
v0x14a86d0_0 .net "isSub", 0 0, L_0x1794b00;  1 drivers
v0x14a2860_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x14a2900_0 .net "isXor", 0 0, L_0x1794d10;  1 drivers
v0x1497ce0_0 .net "nandRes", 0 0, L_0x1793830;  1 drivers
v0x1497d80_0 .net "norRes", 0 0, L_0x1793ab0;  1 drivers
v0x148c270_0 .net "orRes", 0 0, L_0x1792a60;  1 drivers
v0x148c310_0 .net "s0", 0 0, L_0x1793710;  1 drivers
v0x148b2c0_0 .net "s0inv", 0 0, L_0x17945d0;  1 drivers
v0x148b380_0 .net "s1", 0 0, L_0x1795ed0;  1 drivers
v0x14854f0_0 .net "s1inv", 0 0, L_0x1794730;  1 drivers
v0x14855b0_0 .net "s2", 0 0, L_0x1795f70;  1 drivers
v0x147a960_0 .net "s2inv", 0 0, L_0x17947a0;  1 drivers
v0x147aa20_0 .net "xorRes", 0 0, L_0x1793b70;  1 drivers
S_0x1537670 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1537a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1793cd0/d .functor XOR 1, L_0x1795d20, L_0x17d9cf0, C4<0>, C4<0>;
L_0x1793cd0 .delay 1 (40,40,40) L_0x1793cd0/d;
L_0x1793d90/d .functor XOR 1, L_0x1795bc0, L_0x1793cd0, C4<0>, C4<0>;
L_0x1793d90 .delay 1 (40,40,40) L_0x1793d90/d;
L_0x1793ef0/d .functor XOR 1, L_0x1793d90, L_0x17939e0, C4<0>, C4<0>;
L_0x1793ef0 .delay 1 (40,40,40) L_0x1793ef0/d;
L_0x17940f0/d .functor AND 1, L_0x1795bc0, L_0x1793cd0, C4<1>, C4<1>;
L_0x17940f0 .delay 1 (40,40,40) L_0x17940f0/d;
L_0x1794360/d .functor AND 1, L_0x1793d90, L_0x17939e0, C4<1>, C4<1>;
L_0x1794360 .delay 1 (40,40,40) L_0x1794360/d;
L_0x17943d0/d .functor OR 1, L_0x17940f0, L_0x1794360, C4<0>, C4<0>;
L_0x17943d0 .delay 1 (40,40,40) L_0x17943d0/d;
v0x139a060_0 .net "AandB", 0 0, L_0x17940f0;  1 drivers
v0x13942c0_0 .net "BxorSub", 0 0, L_0x1793cd0;  1 drivers
v0x138e580_0 .net "a", 0 0, L_0x1795bc0;  alias, 1 drivers
v0x1376ea0_0 .net "b", 0 0, L_0x1795d20;  alias, 1 drivers
v0x1376f60_0 .net "carryin", 0 0, L_0x17939e0;  alias, 1 drivers
v0x1371180_0 .net "carryout", 0 0, L_0x17943d0;  alias, 1 drivers
v0x1371240_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x135e4e0_0 .net "res", 0 0, L_0x1793ef0;  alias, 1 drivers
v0x135e5a0_0 .net "xAorB", 0 0, L_0x1793d90;  1 drivers
v0x1359aa0_0 .net "xAorBandCin", 0 0, L_0x1794360;  1 drivers
S_0x13f7350 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x155a500 .param/l "i" 0 4 165, +C4<01000>;
S_0x13f6f70 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x13f7350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1795c60/d .functor AND 1, L_0x17986c0, L_0x1798820, C4<1>, C4<1>;
L_0x1795c60 .delay 1 (40,40,40) L_0x1795c60/d;
L_0x1796330/d .functor NAND 1, L_0x17986c0, L_0x1798820, C4<1>, C4<1>;
L_0x1796330 .delay 1 (20,20,20) L_0x1796330/d;
L_0x1795490/d .functor OR 1, L_0x17986c0, L_0x1798820, C4<0>, C4<0>;
L_0x1795490 .delay 1 (40,40,40) L_0x1795490/d;
L_0x17965b0/d .functor NOR 1, L_0x17986c0, L_0x1798820, C4<0>, C4<0>;
L_0x17965b0 .delay 1 (20,20,20) L_0x17965b0/d;
L_0x1796670/d .functor XOR 1, L_0x17986c0, L_0x1798820, C4<0>, C4<0>;
L_0x1796670 .delay 1 (40,40,40) L_0x1796670/d;
L_0x17970d0/d .functor NOT 1, L_0x17961e0, C4<0>, C4<0>, C4<0>;
L_0x17970d0 .delay 1 (10,10,10) L_0x17970d0/d;
L_0x1797230/d .functor NOT 1, L_0x1798b80, C4<0>, C4<0>, C4<0>;
L_0x1797230 .delay 1 (10,10,10) L_0x1797230/d;
L_0x17972a0/d .functor NOT 1, L_0x1798c20, C4<0>, C4<0>, C4<0>;
L_0x17972a0 .delay 1 (10,10,10) L_0x17972a0/d;
L_0x1797450/d .functor AND 1, L_0x17969f0, L_0x17970d0, L_0x1797230, L_0x17972a0;
L_0x1797450 .delay 1 (80,80,80) L_0x1797450/d;
L_0x1797600/d .functor AND 1, L_0x17969f0, L_0x17961e0, L_0x1797230, L_0x17972a0;
L_0x1797600 .delay 1 (80,80,80) L_0x1797600/d;
L_0x1797810/d .functor AND 1, L_0x1796670, L_0x17970d0, L_0x1798b80, L_0x17972a0;
L_0x1797810 .delay 1 (80,80,80) L_0x1797810/d;
L_0x17979f0/d .functor AND 1, L_0x17969f0, L_0x17961e0, L_0x1798b80, L_0x17972a0;
L_0x17979f0 .delay 1 (80,80,80) L_0x17979f0/d;
L_0x1797bc0/d .functor AND 1, L_0x1795c60, L_0x17970d0, L_0x1797230, L_0x1798c20;
L_0x1797bc0 .delay 1 (80,80,80) L_0x1797bc0/d;
L_0x1797da0/d .functor AND 1, L_0x1796330, L_0x17961e0, L_0x1797230, L_0x1798c20;
L_0x1797da0 .delay 1 (80,80,80) L_0x1797da0/d;
L_0x1797b50/d .functor AND 1, L_0x17965b0, L_0x17970d0, L_0x1798b80, L_0x1798c20;
L_0x1797b50 .delay 1 (80,80,80) L_0x1797b50/d;
L_0x1798130/d .functor AND 1, L_0x1795490, L_0x17961e0, L_0x1798b80, L_0x1798c20;
L_0x1798130 .delay 1 (80,80,80) L_0x1798130/d;
L_0x17982d0/0/0 .functor OR 1, L_0x1797450, L_0x1797600, L_0x1797810, L_0x1797bc0;
L_0x17982d0/0/4 .functor OR 1, L_0x1797da0, L_0x1797b50, L_0x1798130, L_0x17979f0;
L_0x17982d0/d .functor OR 1, L_0x17982d0/0/0, L_0x17982d0/0/4, C4<0>, C4<0>;
L_0x17982d0 .delay 1 (160,160,160) L_0x17982d0/d;
v0x141a6e0_0 .net "a", 0 0, L_0x17986c0;  1 drivers
v0x141a7a0_0 .net "addSub", 0 0, L_0x17969f0;  1 drivers
v0x1519550_0 .net "andRes", 0 0, L_0x1795c60;  1 drivers
v0x1519620_0 .net "b", 0 0, L_0x1798820;  1 drivers
v0x15190b0_0 .net "carryIn", 0 0, L_0x17964e0;  1 drivers
v0x1519150_0 .net "carryOut", 0 0, L_0x1796ed0;  1 drivers
v0x1518be0_0 .net "initialResult", 0 0, L_0x17982d0;  1 drivers
v0x1518c80_0 .net "isAdd", 0 0, L_0x1797450;  1 drivers
v0x15186e0_0 .net "isAnd", 0 0, L_0x1797bc0;  1 drivers
v0x1518210_0 .net "isNand", 0 0, L_0x1797da0;  1 drivers
v0x15182b0_0 .net "isNor", 0 0, L_0x1797b50;  1 drivers
v0x1517d40_0 .net "isOr", 0 0, L_0x1798130;  1 drivers
v0x1517e00_0 .net "isSLT", 0 0, L_0x17979f0;  1 drivers
v0x15109c0_0 .net "isSub", 0 0, L_0x1797600;  1 drivers
v0x1510a80_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1517870_0 .net "isXor", 0 0, L_0x1797810;  1 drivers
v0x1517930_0 .net "nandRes", 0 0, L_0x1796330;  1 drivers
v0x1518780_0 .net "norRes", 0 0, L_0x17965b0;  1 drivers
v0x1516ed0_0 .net "orRes", 0 0, L_0x1795490;  1 drivers
v0x1516f90_0 .net "s0", 0 0, L_0x17961e0;  1 drivers
v0x1516a00_0 .net "s0inv", 0 0, L_0x17970d0;  1 drivers
v0x1516aa0_0 .net "s1", 0 0, L_0x1798b80;  1 drivers
v0x1516530_0 .net "s1inv", 0 0, L_0x1797230;  1 drivers
v0x15165f0_0 .net "s2", 0 0, L_0x1798c20;  1 drivers
v0x1516080_0 .net "s2inv", 0 0, L_0x17972a0;  1 drivers
v0x1515b90_0 .net "xorRes", 0 0, L_0x1796670;  1 drivers
S_0x13f1630 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x13f6f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17967d0/d .functor XOR 1, L_0x1798820, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17967d0 .delay 1 (40,40,40) L_0x17967d0/d;
L_0x1796890/d .functor XOR 1, L_0x17986c0, L_0x17967d0, C4<0>, C4<0>;
L_0x1796890 .delay 1 (40,40,40) L_0x1796890/d;
L_0x17969f0/d .functor XOR 1, L_0x1796890, L_0x17964e0, C4<0>, C4<0>;
L_0x17969f0 .delay 1 (40,40,40) L_0x17969f0/d;
L_0x1796bf0/d .functor AND 1, L_0x17986c0, L_0x17967d0, C4<1>, C4<1>;
L_0x1796bf0 .delay 1 (40,40,40) L_0x1796bf0/d;
L_0x1796e60/d .functor AND 1, L_0x1796890, L_0x17964e0, C4<1>, C4<1>;
L_0x1796e60 .delay 1 (40,40,40) L_0x1796e60/d;
L_0x1796ed0/d .functor OR 1, L_0x1796bf0, L_0x1796e60, C4<0>, C4<0>;
L_0x1796ed0 .delay 1 (40,40,40) L_0x1796ed0/d;
v0x1451af0_0 .net "AandB", 0 0, L_0x1796bf0;  1 drivers
v0x143a400_0 .net "BxorSub", 0 0, L_0x17967d0;  1 drivers
v0x143a4c0_0 .net "a", 0 0, L_0x17986c0;  alias, 1 drivers
v0x14346e0_0 .net "b", 0 0, L_0x1798820;  alias, 1 drivers
v0x14347a0_0 .net "carryin", 0 0, L_0x17964e0;  alias, 1 drivers
v0x142e9c0_0 .net "carryout", 0 0, L_0x1796ed0;  alias, 1 drivers
v0x142ea80_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15316b0_0 .net "res", 0 0, L_0x17969f0;  alias, 1 drivers
v0x1422210_0 .net "xAorB", 0 0, L_0x1796890;  1 drivers
v0x10a4aa0_0 .net "xAorBandCin", 0 0, L_0x1796e60;  1 drivers
S_0x13f1250 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1515700 .param/l "i" 0 4 165, +C4<01001>;
S_0x13d9fd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x13f1250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1798760/d .functor AND 1, L_0x179b150, L_0x179b2b0, C4<1>, C4<1>;
L_0x1798760 .delay 1 (40,40,40) L_0x1798760/d;
L_0x1798a20/d .functor NAND 1, L_0x179b150, L_0x179b2b0, C4<1>, C4<1>;
L_0x1798a20 .delay 1 (20,20,20) L_0x1798a20/d;
L_0x1797f90/d .functor OR 1, L_0x179b150, L_0x179b2b0, C4<0>, C4<0>;
L_0x1797f90 .delay 1 (40,40,40) L_0x1797f90/d;
L_0x1798fa0/d .functor NOR 1, L_0x179b150, L_0x179b2b0, C4<0>, C4<0>;
L_0x1798fa0 .delay 1 (20,20,20) L_0x1798fa0/d;
L_0x1799100/d .functor XOR 1, L_0x179b150, L_0x179b2b0, C4<0>, C4<0>;
L_0x1799100 .delay 1 (40,40,40) L_0x1799100/d;
L_0x1799ac0/d .functor NOT 1, L_0x1798d50, C4<0>, C4<0>, C4<0>;
L_0x1799ac0 .delay 1 (10,10,10) L_0x1799ac0/d;
L_0x1799c20/d .functor NOT 1, L_0x179b640, C4<0>, C4<0>, C4<0>;
L_0x1799c20 .delay 1 (10,10,10) L_0x1799c20/d;
L_0x1799ce0/d .functor NOT 1, L_0x179b6e0, C4<0>, C4<0>, C4<0>;
L_0x1799ce0 .delay 1 (10,10,10) L_0x1799ce0/d;
L_0x1799e90/d .functor AND 1, L_0x17993e0, L_0x1799ac0, L_0x1799c20, L_0x1799ce0;
L_0x1799e90 .delay 1 (80,80,80) L_0x1799e90/d;
L_0x179a040/d .functor AND 1, L_0x17993e0, L_0x1798d50, L_0x1799c20, L_0x1799ce0;
L_0x179a040 .delay 1 (80,80,80) L_0x179a040/d;
L_0x179a250/d .functor AND 1, L_0x1799100, L_0x1799ac0, L_0x179b640, L_0x1799ce0;
L_0x179a250 .delay 1 (80,80,80) L_0x179a250/d;
L_0x179a430/d .functor AND 1, L_0x17993e0, L_0x1798d50, L_0x179b640, L_0x1799ce0;
L_0x179a430 .delay 1 (80,80,80) L_0x179a430/d;
L_0x179a600/d .functor AND 1, L_0x1798760, L_0x1799ac0, L_0x1799c20, L_0x179b6e0;
L_0x179a600 .delay 1 (80,80,80) L_0x179a600/d;
L_0x179a7e0/d .functor AND 1, L_0x1798a20, L_0x1798d50, L_0x1799c20, L_0x179b6e0;
L_0x179a7e0 .delay 1 (80,80,80) L_0x179a7e0/d;
L_0x179a590/d .functor AND 1, L_0x1798fa0, L_0x1799ac0, L_0x179b640, L_0x179b6e0;
L_0x179a590 .delay 1 (80,80,80) L_0x179a590/d;
L_0x179abc0/d .functor AND 1, L_0x1797f90, L_0x1798d50, L_0x179b640, L_0x179b6e0;
L_0x179abc0 .delay 1 (80,80,80) L_0x179abc0/d;
L_0x179ad60/0/0 .functor OR 1, L_0x1799e90, L_0x179a040, L_0x179a250, L_0x179a600;
L_0x179ad60/0/4 .functor OR 1, L_0x179a7e0, L_0x179a590, L_0x179abc0, L_0x179a430;
L_0x179ad60/d .functor OR 1, L_0x179ad60/0/0, L_0x179ad60/0/4, C4<0>, C4<0>;
L_0x179ad60 .delay 1 (160,160,160) L_0x179ad60/d;
v0x1513080_0 .net "a", 0 0, L_0x179b150;  1 drivers
v0x1512b70_0 .net "addSub", 0 0, L_0x17993e0;  1 drivers
v0x1512c40_0 .net "andRes", 0 0, L_0x1798760;  1 drivers
v0x15126a0_0 .net "b", 0 0, L_0x179b2b0;  1 drivers
v0x1512770_0 .net "carryIn", 0 0, L_0x1798ed0;  1 drivers
v0x1512200_0 .net "carryOut", 0 0, L_0x17998c0;  1 drivers
v0x15122a0_0 .net "initialResult", 0 0, L_0x179ad60;  1 drivers
v0x1511d00_0 .net "isAdd", 0 0, L_0x1799e90;  1 drivers
v0x1511da0_0 .net "isAnd", 0 0, L_0x179a600;  1 drivers
v0x15100b0_0 .net "isNand", 0 0, L_0x179a7e0;  1 drivers
v0x1511830_0 .net "isNor", 0 0, L_0x179a590;  1 drivers
v0x15118f0_0 .net "isOr", 0 0, L_0x179abc0;  1 drivers
v0x1511360_0 .net "isSLT", 0 0, L_0x179a430;  1 drivers
v0x1511420_0 .net "isSub", 0 0, L_0x179a040;  1 drivers
v0x1510e90_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1510f30_0 .net "isXor", 0 0, L_0x179a250;  1 drivers
v0x13d42b0_0 .net "nandRes", 0 0, L_0x1798a20;  1 drivers
v0x13d4350_0 .net "norRes", 0 0, L_0x1798fa0;  1 drivers
v0x13ce590_0 .net "orRes", 0 0, L_0x1797f90;  1 drivers
v0x13ce630_0 .net "s0", 0 0, L_0x1798d50;  1 drivers
v0x13ce1b0_0 .net "s0inv", 0 0, L_0x1799ac0;  1 drivers
v0x13ce250_0 .net "s1", 0 0, L_0x179b640;  1 drivers
v0x13b6ef0_0 .net "s1inv", 0 0, L_0x1799c20;  1 drivers
v0x13b6f90_0 .net "s2", 0 0, L_0x179b6e0;  1 drivers
v0x13b6b10_0 .net "s2inv", 0 0, L_0x1799ce0;  1 drivers
v0x13b6bb0_0 .net "xorRes", 0 0, L_0x1799100;  1 drivers
S_0x13d9bf0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x13d9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1799170/d .functor XOR 1, L_0x179b2b0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x1799170 .delay 1 (40,40,40) L_0x1799170/d;
L_0x17992d0/d .functor XOR 1, L_0x179b150, L_0x1799170, C4<0>, C4<0>;
L_0x17992d0 .delay 1 (40,40,40) L_0x17992d0/d;
L_0x17993e0/d .functor XOR 1, L_0x17992d0, L_0x1798ed0, C4<0>, C4<0>;
L_0x17993e0 .delay 1 (40,40,40) L_0x17993e0/d;
L_0x17995e0/d .functor AND 1, L_0x179b150, L_0x1799170, C4<1>, C4<1>;
L_0x17995e0 .delay 1 (40,40,40) L_0x17995e0/d;
L_0x1799850/d .functor AND 1, L_0x17992d0, L_0x1798ed0, C4<1>, C4<1>;
L_0x1799850 .delay 1 (40,40,40) L_0x1799850/d;
L_0x17998c0/d .functor OR 1, L_0x17995e0, L_0x1799850, C4<0>, C4<0>;
L_0x17998c0 .delay 1 (40,40,40) L_0x17998c0/d;
v0x15104f0_0 .net "AandB", 0 0, L_0x17995e0;  1 drivers
v0x1514850_0 .net "BxorSub", 0 0, L_0x1799170;  1 drivers
v0x1514910_0 .net "a", 0 0, L_0x179b150;  alias, 1 drivers
v0x1514380_0 .net "b", 0 0, L_0x179b2b0;  alias, 1 drivers
v0x1514440_0 .net "carryin", 0 0, L_0x1798ed0;  alias, 1 drivers
v0x1513eb0_0 .net "carryout", 0 0, L_0x17998c0;  alias, 1 drivers
v0x1513f70_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15139e0_0 .net "res", 0 0, L_0x17993e0;  alias, 1 drivers
v0x1513aa0_0 .net "xAorB", 0 0, L_0x17992d0;  1 drivers
v0x1513530_0 .net "xAorBandCin", 0 0, L_0x1799850;  1 drivers
S_0x13b0df0 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x13b1230 .param/l "i" 0 4 165, +C4<01010>;
S_0x1399b50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x13b0df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x179b1f0/d .functor AND 1, L_0x179dbc0, L_0x179dd20, C4<1>, C4<1>;
L_0x179b1f0 .delay 1 (40,40,40) L_0x179b1f0/d;
L_0x179b4b0/d .functor NAND 1, L_0x179dbc0, L_0x179dd20, C4<1>, C4<1>;
L_0x179b4b0 .delay 1 (20,20,20) L_0x179b4b0/d;
L_0x179b970/d .functor OR 1, L_0x179dbc0, L_0x179dd20, C4<0>, C4<0>;
L_0x179b970 .delay 1 (40,40,40) L_0x179b970/d;
L_0x179bb00/d .functor NOR 1, L_0x179dbc0, L_0x179dd20, C4<0>, C4<0>;
L_0x179bb00 .delay 1 (20,20,20) L_0x179bb00/d;
L_0x179bbc0/d .functor XOR 1, L_0x179dbc0, L_0x179dd20, C4<0>, C4<0>;
L_0x179bbc0 .delay 1 (40,40,40) L_0x179bbc0/d;
L_0x179c620/d .functor NOT 1, L_0x179b810, C4<0>, C4<0>, C4<0>;
L_0x179c620 .delay 1 (10,10,10) L_0x179c620/d;
L_0x179c780/d .functor NOT 1, L_0x179b8b0, C4<0>, C4<0>, C4<0>;
L_0x179c780 .delay 1 (10,10,10) L_0x179c780/d;
L_0x179c840/d .functor NOT 1, L_0x1790ad0, C4<0>, C4<0>, C4<0>;
L_0x179c840 .delay 1 (10,10,10) L_0x179c840/d;
L_0x179c9f0/d .functor AND 1, L_0x179bf40, L_0x179c620, L_0x179c780, L_0x179c840;
L_0x179c9f0 .delay 1 (80,80,80) L_0x179c9f0/d;
L_0x179cba0/d .functor AND 1, L_0x179bf40, L_0x179b810, L_0x179c780, L_0x179c840;
L_0x179cba0 .delay 1 (80,80,80) L_0x179cba0/d;
L_0x179cd50/d .functor AND 1, L_0x179bbc0, L_0x179c620, L_0x179b8b0, L_0x179c840;
L_0x179cd50 .delay 1 (80,80,80) L_0x179cd50/d;
L_0x179cf40/d .functor AND 1, L_0x179bf40, L_0x179b810, L_0x179b8b0, L_0x179c840;
L_0x179cf40 .delay 1 (80,80,80) L_0x179cf40/d;
L_0x179d070/d .functor AND 1, L_0x179b1f0, L_0x179c620, L_0x179c780, L_0x1790ad0;
L_0x179d070 .delay 1 (80,80,80) L_0x179d070/d;
L_0x179d2d0/d .functor AND 1, L_0x179b4b0, L_0x179b810, L_0x179c780, L_0x1790ad0;
L_0x179d2d0 .delay 1 (80,80,80) L_0x179d2d0/d;
L_0x179d000/d .functor AND 1, L_0x179bb00, L_0x179c620, L_0x179b8b0, L_0x1790ad0;
L_0x179d000 .delay 1 (80,80,80) L_0x179d000/d;
L_0x179d630/d .functor AND 1, L_0x179b970, L_0x179b810, L_0x179b8b0, L_0x1790ad0;
L_0x179d630 .delay 1 (80,80,80) L_0x179d630/d;
L_0x179d7d0/0/0 .functor OR 1, L_0x179c9f0, L_0x179cba0, L_0x179cd50, L_0x179d070;
L_0x179d7d0/0/4 .functor OR 1, L_0x179d2d0, L_0x179d000, L_0x179d630, L_0x179cf40;
L_0x179d7d0/d .functor OR 1, L_0x179d7d0/0/0, L_0x179d7d0/0/4, C4<0>, C4<0>;
L_0x179d7d0 .delay 1 (160,160,160) L_0x179d7d0/d;
v0x1359610_0 .net "a", 0 0, L_0x179dbc0;  1 drivers
v0x13596b0_0 .net "addSub", 0 0, L_0x179bf40;  1 drivers
v0x1359230_0 .net "andRes", 0 0, L_0x179b1f0;  1 drivers
v0x1359300_0 .net "b", 0 0, L_0x179dd20;  1 drivers
v0x13538f0_0 .net "carryIn", 0 0, L_0x179ba30;  1 drivers
v0x1353990_0 .net "carryOut", 0 0, L_0x179c420;  1 drivers
v0x1353510_0 .net "initialResult", 0 0, L_0x179d7d0;  1 drivers
v0x13535b0_0 .net "isAdd", 0 0, L_0x179c9f0;  1 drivers
v0x134dbd0_0 .net "isAnd", 0 0, L_0x179d070;  1 drivers
v0x134d7f0_0 .net "isNand", 0 0, L_0x179d2d0;  1 drivers
v0x134d890_0 .net "isNor", 0 0, L_0x179d000;  1 drivers
v0x14d1fb0_0 .net "isOr", 0 0, L_0x179d630;  1 drivers
v0x14d2070_0 .net "isSLT", 0 0, L_0x179cf40;  1 drivers
v0x14d1bd0_0 .net "isSub", 0 0, L_0x179cba0;  1 drivers
v0x14d1c90_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x14ba970_0 .net "isXor", 0 0, L_0x179cd50;  1 drivers
v0x14baa10_0 .net "nandRes", 0 0, L_0x179b4b0;  1 drivers
v0x134dc70_0 .net "norRes", 0 0, L_0x179bb00;  1 drivers
v0x14b4c50_0 .net "orRes", 0 0, L_0x179b970;  1 drivers
v0x14b4d10_0 .net "s0", 0 0, L_0x179b810;  1 drivers
v0x14b4870_0 .net "s0inv", 0 0, L_0x179c620;  1 drivers
v0x14b4930_0 .net "s1", 0 0, L_0x179b8b0;  1 drivers
v0x14aef30_0 .net "s1inv", 0 0, L_0x179c780;  1 drivers
v0x14aeff0_0 .net "s2", 0 0, L_0x1790ad0;  1 drivers
v0x14aeb50_0 .net "s2inv", 0 0, L_0x179c840;  1 drivers
v0x14aec10_0 .net "xorRes", 0 0, L_0x179bbc0;  1 drivers
S_0x1393e30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1399b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x179bd20/d .functor XOR 1, L_0x179dd20, L_0x17d9cf0, C4<0>, C4<0>;
L_0x179bd20 .delay 1 (40,40,40) L_0x179bd20/d;
L_0x179bde0/d .functor XOR 1, L_0x179dbc0, L_0x179bd20, C4<0>, C4<0>;
L_0x179bde0 .delay 1 (40,40,40) L_0x179bde0/d;
L_0x179bf40/d .functor XOR 1, L_0x179bde0, L_0x179ba30, C4<0>, C4<0>;
L_0x179bf40 .delay 1 (40,40,40) L_0x179bf40/d;
L_0x179c140/d .functor AND 1, L_0x179dbc0, L_0x179bd20, C4<1>, C4<1>;
L_0x179c140 .delay 1 (40,40,40) L_0x179c140/d;
L_0x179c3b0/d .functor AND 1, L_0x179bde0, L_0x179ba30, C4<1>, C4<1>;
L_0x179c3b0 .delay 1 (40,40,40) L_0x179c3b0/d;
L_0x179c420/d .functor OR 1, L_0x179c140, L_0x179c3b0, C4<0>, C4<0>;
L_0x179c420 .delay 1 (40,40,40) L_0x179c420/d;
v0x1393b10_0 .net "AandB", 0 0, L_0x179c140;  1 drivers
v0x138e130_0 .net "BxorSub", 0 0, L_0x179bd20;  1 drivers
v0x138e1f0_0 .net "a", 0 0, L_0x179dbc0;  alias, 1 drivers
v0x138dd60_0 .net "b", 0 0, L_0x179dd20;  alias, 1 drivers
v0x1376a30_0 .net "carryin", 0 0, L_0x179ba30;  alias, 1 drivers
v0x1376650_0 .net "carryout", 0 0, L_0x179c420;  alias, 1 drivers
v0x1376710_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1370d10_0 .net "res", 0 0, L_0x179bf40;  alias, 1 drivers
v0x1370db0_0 .net "xAorB", 0 0, L_0x179bde0;  1 drivers
v0x1370930_0 .net "xAorBandCin", 0 0, L_0x179c3b0;  1 drivers
S_0x1497870 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1497490 .param/l "i" 0 4 165, +C4<01011>;
S_0x1491b50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1497870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x179dc60/d .functor AND 1, L_0x17a0850, L_0x17a09b0, C4<1>, C4<1>;
L_0x179dc60 .delay 1 (40,40,40) L_0x179dc60/d;
L_0x1790b70/d .functor NAND 1, L_0x17a0850, L_0x17a09b0, C4<1>, C4<1>;
L_0x1790b70 .delay 1 (20,20,20) L_0x1790b70/d;
L_0x179ded0/d .functor OR 1, L_0x17a0850, L_0x17a09b0, C4<0>, C4<0>;
L_0x179ded0 .delay 1 (40,40,40) L_0x179ded0/d;
L_0x179e710/d .functor NOR 1, L_0x17a0850, L_0x17a09b0, C4<0>, C4<0>;
L_0x179e710 .delay 1 (20,20,20) L_0x179e710/d;
L_0x179e7d0/d .functor XOR 1, L_0x17a0850, L_0x17a09b0, C4<0>, C4<0>;
L_0x179e7d0 .delay 1 (40,40,40) L_0x179e7d0/d;
L_0x179f230/d .functor NOT 1, L_0x179e4f0, C4<0>, C4<0>, C4<0>;
L_0x179f230 .delay 1 (10,10,10) L_0x179f230/d;
L_0x179f390/d .functor NOT 1, L_0x179e590, C4<0>, C4<0>, C4<0>;
L_0x179f390 .delay 1 (10,10,10) L_0x179f390/d;
L_0x179f450/d .functor NOT 1, L_0x179e630, C4<0>, C4<0>, C4<0>;
L_0x179f450 .delay 1 (10,10,10) L_0x179f450/d;
L_0x179f600/d .functor AND 1, L_0x179eb50, L_0x179f230, L_0x179f390, L_0x179f450;
L_0x179f600 .delay 1 (80,80,80) L_0x179f600/d;
L_0x179f7b0/d .functor AND 1, L_0x179eb50, L_0x179e4f0, L_0x179f390, L_0x179f450;
L_0x179f7b0 .delay 1 (80,80,80) L_0x179f7b0/d;
L_0x179f960/d .functor AND 1, L_0x179e7d0, L_0x179f230, L_0x179e590, L_0x179f450;
L_0x179f960 .delay 1 (80,80,80) L_0x179f960/d;
L_0x179fb50/d .functor AND 1, L_0x179eb50, L_0x179e4f0, L_0x179e590, L_0x179f450;
L_0x179fb50 .delay 1 (80,80,80) L_0x179fb50/d;
L_0x179fc80/d .functor AND 1, L_0x179dc60, L_0x179f230, L_0x179f390, L_0x179e630;
L_0x179fc80 .delay 1 (80,80,80) L_0x179fc80/d;
L_0x179fee0/d .functor AND 1, L_0x1790b70, L_0x179e4f0, L_0x179f390, L_0x179e630;
L_0x179fee0 .delay 1 (80,80,80) L_0x179fee0/d;
L_0x179fc10/d .functor AND 1, L_0x179e710, L_0x179f230, L_0x179e590, L_0x179e630;
L_0x179fc10 .delay 1 (80,80,80) L_0x179fc10/d;
L_0x17a02c0/d .functor AND 1, L_0x179ded0, L_0x179e4f0, L_0x179e590, L_0x179e630;
L_0x17a02c0 .delay 1 (80,80,80) L_0x17a02c0/d;
L_0x17a0460/0/0 .functor OR 1, L_0x179f600, L_0x179f7b0, L_0x179f960, L_0x179fc80;
L_0x17a0460/0/4 .functor OR 1, L_0x179fee0, L_0x179fc10, L_0x17a02c0, L_0x179fb50;
L_0x17a0460/d .functor OR 1, L_0x17a0460/0/0, L_0x17a0460/0/4, C4<0>, C4<0>;
L_0x17a0460 .delay 1 (160,160,160) L_0x17a0460/d;
v0x1451680_0 .net "a", 0 0, L_0x17a0850;  1 drivers
v0x1451740_0 .net "addSub", 0 0, L_0x179eb50;  1 drivers
v0x14512a0_0 .net "andRes", 0 0, L_0x179dc60;  1 drivers
v0x1451370_0 .net "b", 0 0, L_0x17a09b0;  1 drivers
v0x1439f90_0 .net "carryIn", 0 0, L_0x179df90;  1 drivers
v0x143a030_0 .net "carryOut", 0 0, L_0x179f030;  1 drivers
v0x1439bb0_0 .net "initialResult", 0 0, L_0x17a0460;  1 drivers
v0x1439c50_0 .net "isAdd", 0 0, L_0x179f600;  1 drivers
v0x1434270_0 .net "isAnd", 0 0, L_0x179fc80;  1 drivers
v0x1433e90_0 .net "isNand", 0 0, L_0x179fee0;  1 drivers
v0x1433f30_0 .net "isNor", 0 0, L_0x179fc10;  1 drivers
v0x142e550_0 .net "isOr", 0 0, L_0x17a02c0;  1 drivers
v0x142e5f0_0 .net "isSLT", 0 0, L_0x179fb50;  1 drivers
v0x142e170_0 .net "isSub", 0 0, L_0x179f7b0;  1 drivers
v0x142e230_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1337240_0 .net "isXor", 0 0, L_0x179f960;  1 drivers
v0x13372e0_0 .net "nandRes", 0 0, L_0x1790b70;  1 drivers
v0x1434310_0 .net "norRes", 0 0, L_0x179e710;  1 drivers
v0x152cfa0_0 .net "orRes", 0 0, L_0x179ded0;  1 drivers
v0x152d060_0 .net "s0", 0 0, L_0x179e4f0;  1 drivers
v0x152cc20_0 .net "s0inv", 0 0, L_0x179f230;  1 drivers
v0x152cce0_0 .net "s1", 0 0, L_0x179e590;  1 drivers
v0x152c8f0_0 .net "s1inv", 0 0, L_0x179f390;  1 drivers
v0x152c9b0_0 .net "s2", 0 0, L_0x179e630;  1 drivers
v0x152c5c0_0 .net "s2inv", 0 0, L_0x179f450;  1 drivers
v0x152c680_0 .net "xorRes", 0 0, L_0x179e7d0;  1 drivers
S_0x147a4f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1491b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x179e930/d .functor XOR 1, L_0x17a09b0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x179e930 .delay 1 (40,40,40) L_0x179e930/d;
L_0x179e9f0/d .functor XOR 1, L_0x17a0850, L_0x179e930, C4<0>, C4<0>;
L_0x179e9f0 .delay 1 (40,40,40) L_0x179e9f0/d;
L_0x179eb50/d .functor XOR 1, L_0x179e9f0, L_0x179df90, C4<0>, C4<0>;
L_0x179eb50 .delay 1 (40,40,40) L_0x179eb50/d;
L_0x179ed50/d .functor AND 1, L_0x17a0850, L_0x179e930, C4<1>, C4<1>;
L_0x179ed50 .delay 1 (40,40,40) L_0x179ed50/d;
L_0x179efc0/d .functor AND 1, L_0x179e9f0, L_0x179df90, C4<1>, C4<1>;
L_0x179efc0 .delay 1 (40,40,40) L_0x179efc0/d;
L_0x179f030/d .functor OR 1, L_0x179ed50, L_0x179efc0, C4<0>, C4<0>;
L_0x179f030 .delay 1 (40,40,40) L_0x179f030/d;
v0x147a1b0_0 .net "AandB", 0 0, L_0x179ed50;  1 drivers
v0x14747d0_0 .net "BxorSub", 0 0, L_0x179e930;  1 drivers
v0x1474890_0 .net "a", 0 0, L_0x17a0850;  alias, 1 drivers
v0x14743f0_0 .net "b", 0 0, L_0x17a09b0;  alias, 1 drivers
v0x1474490_0 .net "carryin", 0 0, L_0x179df90;  alias, 1 drivers
v0x146eb00_0 .net "carryout", 0 0, L_0x179f030;  alias, 1 drivers
v0x146e6d0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x146e770_0 .net "res", 0 0, L_0x179eb50;  alias, 1 drivers
v0x14573a0_0 .net "xAorB", 0 0, L_0x179e9f0;  1 drivers
v0x1456fc0_0 .net "xAorBandCin", 0 0, L_0x179efc0;  1 drivers
S_0x152c290 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1333f90 .param/l "i" 0 4 165, +C4<01100>;
S_0x1520d60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x152c290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17a08f0/d .functor AND 1, L_0x17a33c0, L_0x17a3520, C4<1>, C4<1>;
L_0x17a08f0 .delay 1 (40,40,40) L_0x17a08f0/d;
L_0x17a1010/d .functor NAND 1, L_0x17a33c0, L_0x17a3520, C4<1>, C4<1>;
L_0x17a1010 .delay 1 (20,20,20) L_0x17a1010/d;
L_0x17a1170/d .functor OR 1, L_0x17a33c0, L_0x17a3520, C4<0>, C4<0>;
L_0x17a1170 .delay 1 (40,40,40) L_0x17a1170/d;
L_0x17a1300/d .functor NOR 1, L_0x17a33c0, L_0x17a3520, C4<0>, C4<0>;
L_0x17a1300 .delay 1 (20,20,20) L_0x17a1300/d;
L_0x17a13c0/d .functor XOR 1, L_0x17a33c0, L_0x17a3520, C4<0>, C4<0>;
L_0x17a13c0 .delay 1 (40,40,40) L_0x17a13c0/d;
L_0x17a1e20/d .functor NOT 1, L_0x17a0e00, C4<0>, C4<0>, C4<0>;
L_0x17a1e20 .delay 1 (10,10,10) L_0x17a1e20/d;
L_0x17a1f80/d .functor NOT 1, L_0x17a0ea0, C4<0>, C4<0>, C4<0>;
L_0x17a1f80 .delay 1 (10,10,10) L_0x17a1f80/d;
L_0x17a2040/d .functor NOT 1, L_0x17a3940, C4<0>, C4<0>, C4<0>;
L_0x17a2040 .delay 1 (10,10,10) L_0x17a2040/d;
L_0x17a21f0/d .functor AND 1, L_0x17a1740, L_0x17a1e20, L_0x17a1f80, L_0x17a2040;
L_0x17a21f0 .delay 1 (80,80,80) L_0x17a21f0/d;
L_0x17a23a0/d .functor AND 1, L_0x17a1740, L_0x17a0e00, L_0x17a1f80, L_0x17a2040;
L_0x17a23a0 .delay 1 (80,80,80) L_0x17a23a0/d;
L_0x17a2550/d .functor AND 1, L_0x17a13c0, L_0x17a1e20, L_0x17a0ea0, L_0x17a2040;
L_0x17a2550 .delay 1 (80,80,80) L_0x17a2550/d;
L_0x17a2740/d .functor AND 1, L_0x17a1740, L_0x17a0e00, L_0x17a0ea0, L_0x17a2040;
L_0x17a2740 .delay 1 (80,80,80) L_0x17a2740/d;
L_0x17a2870/d .functor AND 1, L_0x17a08f0, L_0x17a1e20, L_0x17a1f80, L_0x17a3940;
L_0x17a2870 .delay 1 (80,80,80) L_0x17a2870/d;
L_0x17a2ad0/d .functor AND 1, L_0x17a1010, L_0x17a0e00, L_0x17a1f80, L_0x17a3940;
L_0x17a2ad0 .delay 1 (80,80,80) L_0x17a2ad0/d;
L_0x17a2800/d .functor AND 1, L_0x17a1300, L_0x17a1e20, L_0x17a0ea0, L_0x17a3940;
L_0x17a2800 .delay 1 (80,80,80) L_0x17a2800/d;
L_0x17a2e30/d .functor AND 1, L_0x17a1170, L_0x17a0e00, L_0x17a0ea0, L_0x17a3940;
L_0x17a2e30 .delay 1 (80,80,80) L_0x17a2e30/d;
L_0x17a2fd0/0/0 .functor OR 1, L_0x17a21f0, L_0x17a23a0, L_0x17a2550, L_0x17a2870;
L_0x17a2fd0/0/4 .functor OR 1, L_0x17a2ad0, L_0x17a2800, L_0x17a2e30, L_0x17a2740;
L_0x17a2fd0/d .functor OR 1, L_0x17a2fd0/0/0, L_0x17a2fd0/0/4, C4<0>, C4<0>;
L_0x17a2fd0 .delay 1 (160,160,160) L_0x17a2fd0/d;
v0x151eff0_0 .net "a", 0 0, L_0x17a33c0;  1 drivers
v0x151ec80_0 .net "addSub", 0 0, L_0x17a1740;  1 drivers
v0x151ed50_0 .net "andRes", 0 0, L_0x17a08f0;  1 drivers
v0x151e950_0 .net "b", 0 0, L_0x17a3520;  1 drivers
v0x151ea20_0 .net "carryIn", 0 0, L_0x17a1230;  1 drivers
v0x151e620_0 .net "carryOut", 0 0, L_0x17a1c20;  1 drivers
v0x151e6c0_0 .net "initialResult", 0 0, L_0x17a2fd0;  1 drivers
v0x151e2f0_0 .net "isAdd", 0 0, L_0x17a21f0;  1 drivers
v0x151e390_0 .net "isAnd", 0 0, L_0x17a2870;  1 drivers
v0x151e050_0 .net "isNand", 0 0, L_0x17a2ad0;  1 drivers
v0x151dc90_0 .net "isNor", 0 0, L_0x17a2800;  1 drivers
v0x151dd30_0 .net "isOr", 0 0, L_0x17a2e30;  1 drivers
v0x151d960_0 .net "isSLT", 0 0, L_0x17a2740;  1 drivers
v0x151da20_0 .net "isSub", 0 0, L_0x17a23a0;  1 drivers
v0x151d630_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x151d6d0_0 .net "isXor", 0 0, L_0x17a2550;  1 drivers
v0x151cf50_0 .net "nandRes", 0 0, L_0x17a1010;  1 drivers
v0x151cff0_0 .net "norRes", 0 0, L_0x17a1300;  1 drivers
v0x15cf140_0 .net "orRes", 0 0, L_0x17a1170;  1 drivers
v0x15cf200_0 .net "s0", 0 0, L_0x17a0e00;  1 drivers
v0x15c3810_0 .net "s0inv", 0 0, L_0x17a1e20;  1 drivers
v0x15c38d0_0 .net "s1", 0 0, L_0x17a0ea0;  1 drivers
v0x15bda40_0 .net "s1inv", 0 0, L_0x17a1f80;  1 drivers
v0x15bdb00_0 .net "s2", 0 0, L_0x17a3940;  1 drivers
v0x15a0320_0 .net "s2inv", 0 0, L_0x17a2040;  1 drivers
v0x15a03e0_0 .net "xorRes", 0 0, L_0x17a13c0;  1 drivers
S_0x1520600 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1520d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17a1520/d .functor XOR 1, L_0x17a3520, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17a1520 .delay 1 (40,40,40) L_0x17a1520/d;
L_0x17a15e0/d .functor XOR 1, L_0x17a33c0, L_0x17a1520, C4<0>, C4<0>;
L_0x17a15e0 .delay 1 (40,40,40) L_0x17a15e0/d;
L_0x17a1740/d .functor XOR 1, L_0x17a15e0, L_0x17a1230, C4<0>, C4<0>;
L_0x17a1740 .delay 1 (40,40,40) L_0x17a1740/d;
L_0x17a1940/d .functor AND 1, L_0x17a33c0, L_0x17a1520, C4<1>, C4<1>;
L_0x17a1940 .delay 1 (40,40,40) L_0x17a1940/d;
L_0x17a1bb0/d .functor AND 1, L_0x17a15e0, L_0x17a1230, C4<1>, C4<1>;
L_0x17a1bb0 .delay 1 (40,40,40) L_0x17a1bb0/d;
L_0x17a1c20/d .functor OR 1, L_0x17a1940, L_0x17a1bb0, C4<0>, C4<0>;
L_0x17a1c20 .delay 1 (40,40,40) L_0x17a1c20/d;
v0x1520370_0 .net "AandB", 0 0, L_0x17a1940;  1 drivers
v0x151ffa0_0 .net "BxorSub", 0 0, L_0x17a1520;  1 drivers
v0x1520060_0 .net "a", 0 0, L_0x17a33c0;  alias, 1 drivers
v0x151fc70_0 .net "b", 0 0, L_0x17a3520;  alias, 1 drivers
v0x151fd30_0 .net "carryin", 0 0, L_0x17a1230;  alias, 1 drivers
v0x151f940_0 .net "carryout", 0 0, L_0x17a1c20;  alias, 1 drivers
v0x151fa00_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x151f610_0 .net "res", 0 0, L_0x17a1740;  alias, 1 drivers
v0x151f6d0_0 .net "xAorB", 0 0, L_0x17a15e0;  1 drivers
v0x151f390_0 .net "xAorBandCin", 0 0, L_0x17a1bb0;  1 drivers
S_0x1588d80 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x15e0840 .param/l "i" 0 4 165, +C4<01101>;
S_0x1582f80 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1588d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17a3460/d .functor AND 1, L_0x17a5de0, L_0x17a5f40, C4<1>, C4<1>;
L_0x17a3460 .delay 1 (40,40,40) L_0x17a3460/d;
L_0x17a3880/d .functor NAND 1, L_0x17a5de0, L_0x17a5f40, C4<1>, C4<1>;
L_0x17a3880 .delay 1 (20,20,20) L_0x17a3880/d;
L_0x17a3720/d .functor OR 1, L_0x17a5de0, L_0x17a5f40, C4<0>, C4<0>;
L_0x17a3720 .delay 1 (40,40,40) L_0x17a3720/d;
L_0x17a3d40/d .functor NOR 1, L_0x17a5de0, L_0x17a5f40, C4<0>, C4<0>;
L_0x17a3d40 .delay 1 (20,20,20) L_0x17a3d40/d;
L_0x17a3e00/d .functor XOR 1, L_0x17a5de0, L_0x17a5f40, C4<0>, C4<0>;
L_0x17a3e00 .delay 1 (40,40,40) L_0x17a3e00/d;
L_0x17a4840/d .functor NOT 1, L_0x17a3a80, C4<0>, C4<0>, C4<0>;
L_0x17a4840 .delay 1 (10,10,10) L_0x17a4840/d;
L_0x17a49a0/d .functor NOT 1, L_0x17a3b20, C4<0>, C4<0>, C4<0>;
L_0x17a49a0 .delay 1 (10,10,10) L_0x17a49a0/d;
L_0x17a4a60/d .functor NOT 1, L_0x17a3bc0, C4<0>, C4<0>, C4<0>;
L_0x17a4a60 .delay 1 (10,10,10) L_0x17a4a60/d;
L_0x17a4c10/d .functor AND 1, L_0x17a4180, L_0x17a4840, L_0x17a49a0, L_0x17a4a60;
L_0x17a4c10 .delay 1 (80,80,80) L_0x17a4c10/d;
L_0x17a4dc0/d .functor AND 1, L_0x17a4180, L_0x17a3a80, L_0x17a49a0, L_0x17a4a60;
L_0x17a4dc0 .delay 1 (80,80,80) L_0x17a4dc0/d;
L_0x17a4f70/d .functor AND 1, L_0x17a3e00, L_0x17a4840, L_0x17a3b20, L_0x17a4a60;
L_0x17a4f70 .delay 1 (80,80,80) L_0x17a4f70/d;
L_0x17a5160/d .functor AND 1, L_0x17a4180, L_0x17a3a80, L_0x17a3b20, L_0x17a4a60;
L_0x17a5160 .delay 1 (80,80,80) L_0x17a5160/d;
L_0x17a5290/d .functor AND 1, L_0x17a3460, L_0x17a4840, L_0x17a49a0, L_0x17a3bc0;
L_0x17a5290 .delay 1 (80,80,80) L_0x17a5290/d;
L_0x17a54f0/d .functor AND 1, L_0x17a3880, L_0x17a3a80, L_0x17a49a0, L_0x17a3bc0;
L_0x17a54f0 .delay 1 (80,80,80) L_0x17a54f0/d;
L_0x17a5220/d .functor AND 1, L_0x17a3d40, L_0x17a4840, L_0x17a3b20, L_0x17a3bc0;
L_0x17a5220 .delay 1 (80,80,80) L_0x17a5220/d;
L_0x17a5850/d .functor AND 1, L_0x17a3720, L_0x17a3a80, L_0x17a3b20, L_0x17a3bc0;
L_0x17a5850 .delay 1 (80,80,80) L_0x17a5850/d;
L_0x17a59f0/0/0 .functor OR 1, L_0x17a4c10, L_0x17a4dc0, L_0x17a4f70, L_0x17a5290;
L_0x17a59f0/0/4 .functor OR 1, L_0x17a54f0, L_0x17a5220, L_0x17a5850, L_0x17a5160;
L_0x17a59f0/d .functor OR 1, L_0x17a59f0/0/0, L_0x17a59f0/0/4, C4<0>, C4<0>;
L_0x17a59f0 .delay 1 (160,160,160) L_0x17a59f0/d;
v0x1346ee0_0 .net "a", 0 0, L_0x17a5de0;  1 drivers
v0x1346fa0_0 .net "addSub", 0 0, L_0x17a4180;  1 drivers
v0x147f6f0_0 .net "andRes", 0 0, L_0x17a3460;  1 drivers
v0x147f7c0_0 .net "b", 0 0, L_0x17a5f40;  1 drivers
v0x1468180_0 .net "carryIn", 0 0, L_0x17a39e0;  1 drivers
v0x1468220_0 .net "carryOut", 0 0, L_0x17a4640;  1 drivers
v0x1462380_0 .net "initialResult", 0 0, L_0x17a59f0;  1 drivers
v0x1462420_0 .net "isAdd", 0 0, L_0x17a4c10;  1 drivers
v0x144ada0_0 .net "isAnd", 0 0, L_0x17a5290;  1 drivers
v0x1444fa0_0 .net "isNand", 0 0, L_0x17a54f0;  1 drivers
v0x1445040_0 .net "isNor", 0 0, L_0x17a5220;  1 drivers
v0x143f1a0_0 .net "isOr", 0 0, L_0x17a5850;  1 drivers
v0x143f240_0 .net "isSLT", 0 0, L_0x17a5160;  1 drivers
v0x142dac0_0 .net "isSub", 0 0, L_0x17a4dc0;  1 drivers
v0x142db60_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1421ea0_0 .net "isXor", 0 0, L_0x17a4f70;  1 drivers
v0x1421f60_0 .net "nandRes", 0 0, L_0x17a3880;  1 drivers
v0x144ae40_0 .net "norRes", 0 0, L_0x17a3d40;  1 drivers
v0x14fbeb0_0 .net "orRes", 0 0, L_0x17a3720;  1 drivers
v0x14fbf70_0 .net "s0", 0 0, L_0x17a3a80;  1 drivers
v0x160aef0_0 .net "s0inv", 0 0, L_0x17a4840;  1 drivers
v0x160afb0_0 .net "s1", 0 0, L_0x17a3b20;  1 drivers
v0x141c680_0 .net "s1inv", 0 0, L_0x17a49a0;  1 drivers
v0x141c720_0 .net "s2", 0 0, L_0x17a3bc0;  1 drivers
v0x141b390_0 .net "s2inv", 0 0, L_0x17a4a60;  1 drivers
v0x141b450_0 .net "xorRes", 0 0, L_0x17a3e00;  1 drivers
S_0x1565ba0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1582f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17a3f60/d .functor XOR 1, L_0x17a5f40, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17a3f60 .delay 1 (40,40,40) L_0x17a3f60/d;
L_0x17a4020/d .functor XOR 1, L_0x17a5de0, L_0x17a3f60, C4<0>, C4<0>;
L_0x17a4020 .delay 1 (40,40,40) L_0x17a4020/d;
L_0x17a4180/d .functor XOR 1, L_0x17a4020, L_0x17a39e0, C4<0>, C4<0>;
L_0x17a4180 .delay 1 (40,40,40) L_0x17a4180/d;
L_0x17a4380/d .functor AND 1, L_0x17a5de0, L_0x17a3f60, C4<1>, C4<1>;
L_0x17a4380 .delay 1 (40,40,40) L_0x17a4380/d;
L_0x17a3790/d .functor AND 1, L_0x17a4020, L_0x17a39e0, C4<1>, C4<1>;
L_0x17a3790 .delay 1 (40,40,40) L_0x17a3790/d;
L_0x17a4640/d .functor OR 1, L_0x17a4380, L_0x17a3790, C4<0>, C4<0>;
L_0x17a4640 .delay 1 (40,40,40) L_0x17a4640/d;
v0x1542a30_0 .net "AandB", 0 0, L_0x17a4380;  1 drivers
v0x1542b10_0 .net "BxorSub", 0 0, L_0x17a3f60;  1 drivers
v0x13bc0c0_0 .net "a", 0 0, L_0x17a5de0;  alias, 1 drivers
v0x13bc190_0 .net "b", 0 0, L_0x17a5f40;  alias, 1 drivers
v0x13877e0_0 .net "carryin", 0 0, L_0x17a39e0;  alias, 1 drivers
v0x13878d0_0 .net "carryout", 0 0, L_0x17a4640;  alias, 1 drivers
v0x13819e0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1381a80_0 .net "res", 0 0, L_0x17a4180;  alias, 1 drivers
v0x136a430_0 .net "xAorB", 0 0, L_0x17a4020;  1 drivers
v0x1364630_0 .net "xAorBandCin", 0 0, L_0x17a3790;  1 drivers
S_0x150d9a0 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x142dc00 .param/l "i" 0 4 165, +C4<01110>;
S_0x14fb310 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x150d9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17a5e80/d .functor AND 1, L_0x17a87f0, L_0x17a8950, C4<1>, C4<1>;
L_0x17a5e80 .delay 1 (40,40,40) L_0x17a5e80/d;
L_0x17a6440/d .functor NAND 1, L_0x17a87f0, L_0x17a8950, C4<1>, C4<1>;
L_0x17a6440 .delay 1 (20,20,20) L_0x17a6440/d;
L_0x17a65a0/d .functor OR 1, L_0x17a87f0, L_0x17a8950, C4<0>, C4<0>;
L_0x17a65a0 .delay 1 (40,40,40) L_0x17a65a0/d;
L_0x17a6730/d .functor NOR 1, L_0x17a87f0, L_0x17a8950, C4<0>, C4<0>;
L_0x17a6730 .delay 1 (20,20,20) L_0x17a6730/d;
L_0x17a67f0/d .functor XOR 1, L_0x17a87f0, L_0x17a8950, C4<0>, C4<0>;
L_0x17a67f0 .delay 1 (40,40,40) L_0x17a67f0/d;
L_0x17a7250/d .functor NOT 1, L_0x17a6180, C4<0>, C4<0>, C4<0>;
L_0x17a7250 .delay 1 (10,10,10) L_0x17a7250/d;
L_0x17a73b0/d .functor NOT 1, L_0x17a6220, C4<0>, C4<0>, C4<0>;
L_0x17a73b0 .delay 1 (10,10,10) L_0x17a73b0/d;
L_0x17a7470/d .functor NOT 1, L_0x17a62c0, C4<0>, C4<0>, C4<0>;
L_0x17a7470 .delay 1 (10,10,10) L_0x17a7470/d;
L_0x17a7620/d .functor AND 1, L_0x17a6b70, L_0x17a7250, L_0x17a73b0, L_0x17a7470;
L_0x17a7620 .delay 1 (80,80,80) L_0x17a7620/d;
L_0x17a77d0/d .functor AND 1, L_0x17a6b70, L_0x17a6180, L_0x17a73b0, L_0x17a7470;
L_0x17a77d0 .delay 1 (80,80,80) L_0x17a77d0/d;
L_0x17a7980/d .functor AND 1, L_0x17a67f0, L_0x17a7250, L_0x17a6220, L_0x17a7470;
L_0x17a7980 .delay 1 (80,80,80) L_0x17a7980/d;
L_0x17a7b70/d .functor AND 1, L_0x17a6b70, L_0x17a6180, L_0x17a6220, L_0x17a7470;
L_0x17a7b70 .delay 1 (80,80,80) L_0x17a7b70/d;
L_0x17a7ca0/d .functor AND 1, L_0x17a5e80, L_0x17a7250, L_0x17a73b0, L_0x17a62c0;
L_0x17a7ca0 .delay 1 (80,80,80) L_0x17a7ca0/d;
L_0x17a7f00/d .functor AND 1, L_0x17a6440, L_0x17a6180, L_0x17a73b0, L_0x17a62c0;
L_0x17a7f00 .delay 1 (80,80,80) L_0x17a7f00/d;
L_0x17a7c30/d .functor AND 1, L_0x17a6730, L_0x17a7250, L_0x17a6220, L_0x17a62c0;
L_0x17a7c30 .delay 1 (80,80,80) L_0x17a7c30/d;
L_0x17a8260/d .functor AND 1, L_0x17a65a0, L_0x17a6180, L_0x17a6220, L_0x17a62c0;
L_0x17a8260 .delay 1 (80,80,80) L_0x17a8260/d;
L_0x17a8400/0/0 .functor OR 1, L_0x17a7620, L_0x17a77d0, L_0x17a7980, L_0x17a7ca0;
L_0x17a8400/0/4 .functor OR 1, L_0x17a7f00, L_0x17a7c30, L_0x17a8260, L_0x17a7b70;
L_0x17a8400/d .functor OR 1, L_0x17a8400/0/0, L_0x17a8400/0/4, C4<0>, C4<0>;
L_0x17a8400 .delay 1 (160,160,160) L_0x17a8400/d;
v0x15e6890_0 .net "a", 0 0, L_0x17a87f0;  1 drivers
v0x15e6930_0 .net "addSub", 0 0, L_0x17a6b70;  1 drivers
v0x15e0ac0_0 .net "andRes", 0 0, L_0x17a5e80;  1 drivers
v0x15e0b60_0 .net "b", 0 0, L_0x17a8950;  1 drivers
v0x15ac250_0 .net "carryIn", 0 0, L_0x17a6660;  1 drivers
v0x15ac340_0 .net "carryOut", 0 0, L_0x17a7050;  1 drivers
v0x15a6480_0 .net "initialResult", 0 0, L_0x17a8400;  1 drivers
v0x15a6520_0 .net "isAdd", 0 0, L_0x17a7620;  1 drivers
v0x15a06b0_0 .net "isAnd", 0 0, L_0x17a7ca0;  1 drivers
v0x1589110_0 .net "isNand", 0 0, L_0x17a7f00;  1 drivers
v0x15891b0_0 .net "isNor", 0 0, L_0x17a7c30;  1 drivers
v0x1583310_0 .net "isOr", 0 0, L_0x17a8260;  1 drivers
v0x15833d0_0 .net "isSLT", 0 0, L_0x17a7b70;  1 drivers
v0x157d510_0 .net "isSub", 0 0, L_0x17a77d0;  1 drivers
v0x157d5d0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x156bd30_0 .net "isXor", 0 0, L_0x17a7980;  1 drivers
v0x156bdf0_0 .net "nandRes", 0 0, L_0x17a6440;  1 drivers
v0x15a0750_0 .net "norRes", 0 0, L_0x17a6730;  1 drivers
v0x1560130_0 .net "orRes", 0 0, L_0x17a65a0;  1 drivers
v0x15601f0_0 .net "s0", 0 0, L_0x17a6180;  1 drivers
v0x1548bc0_0 .net "s0inv", 0 0, L_0x17a7250;  1 drivers
v0x1548c60_0 .net "s1", 0 0, L_0x17a6220;  1 drivers
v0x1542dc0_0 .net "s1inv", 0 0, L_0x17a73b0;  1 drivers
v0x1542e80_0 .net "s2", 0 0, L_0x17a62c0;  1 drivers
v0x153cfc0_0 .net "s2inv", 0 0, L_0x17a7470;  1 drivers
v0x153d060_0 .net "xorRes", 0 0, L_0x17a67f0;  1 drivers
S_0x14f9bd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x14fb310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17a6950/d .functor XOR 1, L_0x17a8950, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17a6950 .delay 1 (40,40,40) L_0x17a6950/d;
L_0x17a6a10/d .functor XOR 1, L_0x17a87f0, L_0x17a6950, C4<0>, C4<0>;
L_0x17a6a10 .delay 1 (40,40,40) L_0x17a6a10/d;
L_0x17a6b70/d .functor XOR 1, L_0x17a6a10, L_0x17a6660, C4<0>, C4<0>;
L_0x17a6b70 .delay 1 (40,40,40) L_0x17a6b70/d;
L_0x17a6d70/d .functor AND 1, L_0x17a87f0, L_0x17a6950, C4<1>, C4<1>;
L_0x17a6d70 .delay 1 (40,40,40) L_0x17a6d70/d;
L_0x17a6fe0/d .functor AND 1, L_0x17a6a10, L_0x17a6660, C4<1>, C4<1>;
L_0x17a6fe0 .delay 1 (40,40,40) L_0x17a6fe0/d;
L_0x17a7050/d .functor OR 1, L_0x17a6d70, L_0x17a6fe0, C4<0>, C4<0>;
L_0x17a7050 .delay 1 (40,40,40) L_0x17a7050/d;
v0x14f90d0_0 .net "AandB", 0 0, L_0x17a6d70;  1 drivers
v0x141cb90_0 .net "BxorSub", 0 0, L_0x17a6950;  1 drivers
v0x141cc50_0 .net "a", 0 0, L_0x17a87f0;  alias, 1 drivers
v0x160b3e0_0 .net "b", 0 0, L_0x17a8950;  alias, 1 drivers
v0x160b4a0_0 .net "carryin", 0 0, L_0x17a6660;  alias, 1 drivers
v0x1336f00_0 .net "carryout", 0 0, L_0x17a7050;  alias, 1 drivers
v0x1336fc0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15b74c0_0 .net "res", 0 0, L_0x17a6b70;  alias, 1 drivers
v0x15b7580_0 .net "xAorB", 0 0, L_0x17a6a10;  1 drivers
v0x15da670_0 .net "xAorBandCin", 0 0, L_0x17a6fe0;  1 drivers
S_0x13bbc20 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x15a65c0 .param/l "i" 0 4 165, +C4<01111>;
S_0x13eb0e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x13bbc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17a8890/d .functor AND 1, L_0x17ab1c0, L_0x17ab320, C4<1>, C4<1>;
L_0x17a8890 .delay 1 (40,40,40) L_0x17a8890/d;
L_0x17a8e80/d .functor NAND 1, L_0x17ab1c0, L_0x17ab320, C4<1>, C4<1>;
L_0x17a8e80 .delay 1 (20,20,20) L_0x17a8e80/d;
L_0x17a8fe0/d .functor OR 1, L_0x17ab1c0, L_0x17ab320, C4<0>, C4<0>;
L_0x17a8fe0 .delay 1 (40,40,40) L_0x17a8fe0/d;
L_0x17a9170/d .functor NOR 1, L_0x17ab1c0, L_0x17ab320, C4<0>, C4<0>;
L_0x17a9170 .delay 1 (20,20,20) L_0x17a9170/d;
L_0x17a9230/d .functor XOR 1, L_0x17ab1c0, L_0x17ab320, C4<0>, C4<0>;
L_0x17a9230 .delay 1 (40,40,40) L_0x17a9230/d;
L_0x17a9c90/d .functor NOT 1, L_0x1796040, C4<0>, C4<0>, C4<0>;
L_0x17a9c90 .delay 1 (10,10,10) L_0x17a9c90/d;
L_0x17a9df0/d .functor NOT 1, L_0x17ab7d0, C4<0>, C4<0>, C4<0>;
L_0x17a9df0 .delay 1 (10,10,10) L_0x17a9df0/d;
L_0x17a00d0/d .functor NOT 1, L_0x17ab870, C4<0>, C4<0>, C4<0>;
L_0x17a00d0 .delay 1 (10,10,10) L_0x17a00d0/d;
L_0x17a9f50/d .functor AND 1, L_0x17a95b0, L_0x17a9c90, L_0x17a9df0, L_0x17a00d0;
L_0x17a9f50 .delay 1 (80,80,80) L_0x17a9f50/d;
L_0x17aa100/d .functor AND 1, L_0x17a95b0, L_0x1796040, L_0x17a9df0, L_0x17a00d0;
L_0x17aa100 .delay 1 (80,80,80) L_0x17aa100/d;
L_0x17aa310/d .functor AND 1, L_0x17a9230, L_0x17a9c90, L_0x17ab7d0, L_0x17a00d0;
L_0x17aa310 .delay 1 (80,80,80) L_0x17aa310/d;
L_0x17aa4f0/d .functor AND 1, L_0x17a95b0, L_0x1796040, L_0x17ab7d0, L_0x17a00d0;
L_0x17aa4f0 .delay 1 (80,80,80) L_0x17aa4f0/d;
L_0x17aa6c0/d .functor AND 1, L_0x17a8890, L_0x17a9c90, L_0x17a9df0, L_0x17ab870;
L_0x17aa6c0 .delay 1 (80,80,80) L_0x17aa6c0/d;
L_0x17aa8a0/d .functor AND 1, L_0x17a8e80, L_0x1796040, L_0x17a9df0, L_0x17ab870;
L_0x17aa8a0 .delay 1 (80,80,80) L_0x17aa8a0/d;
L_0x17aa650/d .functor AND 1, L_0x17a9170, L_0x17a9c90, L_0x17ab7d0, L_0x17ab870;
L_0x17aa650 .delay 1 (80,80,80) L_0x17aa650/d;
L_0x17aac30/d .functor AND 1, L_0x17a8fe0, L_0x1796040, L_0x17ab7d0, L_0x17ab870;
L_0x17aac30 .delay 1 (80,80,80) L_0x17aac30/d;
L_0x17aadd0/0/0 .functor OR 1, L_0x17a9f50, L_0x17aa100, L_0x17aa310, L_0x17aa6c0;
L_0x17aadd0/0/4 .functor OR 1, L_0x17aa8a0, L_0x17aa650, L_0x17aac30, L_0x17aa4f0;
L_0x17aadd0/d .functor OR 1, L_0x17aadd0/0/0, L_0x17aadd0/0/4, C4<0>, C4<0>;
L_0x17aadd0 .delay 1 (160,160,160) L_0x17aadd0/d;
v0x1387b90_0 .net "a", 0 0, L_0x17ab1c0;  1 drivers
v0x1387c50_0 .net "addSub", 0 0, L_0x17a95b0;  1 drivers
v0x1381da0_0 .net "andRes", 0 0, L_0x17a8890;  1 drivers
v0x1381e70_0 .net "b", 0 0, L_0x17ab320;  1 drivers
v0x137bfa0_0 .net "carryIn", 0 0, L_0x17a90a0;  1 drivers
v0x136a7c0_0 .net "carryOut", 0 0, L_0x17a9a90;  1 drivers
v0x136a860_0 .net "initialResult", 0 0, L_0x17aadd0;  1 drivers
v0x13649c0_0 .net "isAdd", 0 0, L_0x17a9f50;  1 drivers
v0x1364a60_0 .net "isAnd", 0 0, L_0x17aa6c0;  1 drivers
v0x135ec50_0 .net "isNand", 0 0, L_0x17aa8a0;  1 drivers
v0x135e820_0 .net "isNor", 0 0, L_0x17aa650;  1 drivers
v0x135e8c0_0 .net "isOr", 0 0, L_0x17aac30;  1 drivers
v0x13475e0_0 .net "isSLT", 0 0, L_0x17aa4f0;  1 drivers
v0x13476a0_0 .net "isSub", 0 0, L_0x17aa100;  1 drivers
v0x1490b60_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1490c00_0 .net "isXor", 0 0, L_0x17aa310;  1 drivers
v0x14cba60_0 .net "nandRes", 0 0, L_0x17a8e80;  1 drivers
v0x14cbb00_0 .net "norRes", 0 0, L_0x17a9170;  1 drivers
v0x14bfec0_0 .net "orRes", 0 0, L_0x17a8fe0;  1 drivers
v0x14bff80_0 .net "s0", 0 0, L_0x1796040;  1 drivers
v0x14bfb20_0 .net "s0inv", 0 0, L_0x17a9c90;  1 drivers
v0x14bfbc0_0 .net "s1", 0 0, L_0x17ab7d0;  1 drivers
v0x14bf7a0_0 .net "s1inv", 0 0, L_0x17a9df0;  1 drivers
v0x14bf860_0 .net "s2", 0 0, L_0x17ab870;  1 drivers
v0x14a8990_0 .net "s2inv", 0 0, L_0x17a00d0;  1 drivers
v0x14a8a30_0 .net "xorRes", 0 0, L_0x17a9230;  1 drivers
S_0x13df540 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x13eb0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17a9390/d .functor XOR 1, L_0x17ab320, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17a9390 .delay 1 (40,40,40) L_0x17a9390/d;
L_0x17a9450/d .functor XOR 1, L_0x17ab1c0, L_0x17a9390, C4<0>, C4<0>;
L_0x17a9450 .delay 1 (40,40,40) L_0x17a9450/d;
L_0x17a95b0/d .functor XOR 1, L_0x17a9450, L_0x17a90a0, C4<0>, C4<0>;
L_0x17a95b0 .delay 1 (40,40,40) L_0x17a95b0/d;
L_0x17a97b0/d .functor AND 1, L_0x17ab1c0, L_0x17a9390, C4<1>, C4<1>;
L_0x17a97b0 .delay 1 (40,40,40) L_0x17a97b0/d;
L_0x17a9a20/d .functor AND 1, L_0x17a9450, L_0x17a90a0, C4<1>, C4<1>;
L_0x17a9a20 .delay 1 (40,40,40) L_0x17a9a20/d;
L_0x17a9a90/d .functor OR 1, L_0x17a97b0, L_0x17a9a20, C4<0>, C4<0>;
L_0x17a9a90 .delay 1 (40,40,40) L_0x17a9a90/d;
v0x13c8090_0 .net "AandB", 0 0, L_0x17a97b0;  1 drivers
v0x13c2220_0 .net "BxorSub", 0 0, L_0x17a9390;  1 drivers
v0x13c22c0_0 .net "a", 0 0, L_0x17ab1c0;  alias, 1 drivers
v0x13bc450_0 .net "b", 0 0, L_0x17ab320;  alias, 1 drivers
v0x13bc510_0 .net "carryin", 0 0, L_0x17a90a0;  alias, 1 drivers
v0x13aac80_0 .net "carryout", 0 0, L_0x17a9a90;  alias, 1 drivers
v0x13aad40_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13a4eb0_0 .net "res", 0 0, L_0x17a95b0;  alias, 1 drivers
v0x13a4f70_0 .net "xAorB", 0 0, L_0x17a9450;  1 drivers
v0x139f190_0 .net "xAorBandCin", 0 0, L_0x17a9a20;  1 drivers
S_0x14a2bc0 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1490ca0 .param/l "i" 0 4 165, +C4<010000>;
S_0x148b620 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x14a2bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17ab260/d .functor AND 1, L_0x17add00, L_0x17ade60, C4<1>, C4<1>;
L_0x17ab260 .delay 1 (40,40,40) L_0x17ab260/d;
L_0x17ab520/d .functor NAND 1, L_0x17add00, L_0x17ade60, C4<1>, C4<1>;
L_0x17ab520 .delay 1 (20,20,20) L_0x17ab520/d;
L_0x17ab680/d .functor OR 1, L_0x17add00, L_0x17ade60, C4<0>, C4<0>;
L_0x17ab680 .delay 1 (40,40,40) L_0x17ab680/d;
L_0x17aaa90/d .functor NOR 1, L_0x17add00, L_0x17ade60, C4<0>, C4<0>;
L_0x17aaa90 .delay 1 (20,20,20) L_0x17aaa90/d;
L_0x17abcb0/d .functor XOR 1, L_0x17add00, L_0x17ade60, C4<0>, C4<0>;
L_0x17abcb0 .delay 1 (40,40,40) L_0x17abcb0/d;
L_0x17ac710/d .functor NOT 1, L_0x17ae140, C4<0>, C4<0>, C4<0>;
L_0x17ac710 .delay 1 (10,10,10) L_0x17ac710/d;
L_0x17ac870/d .functor NOT 1, L_0x17ab910, C4<0>, C4<0>, C4<0>;
L_0x17ac870 .delay 1 (10,10,10) L_0x17ac870/d;
L_0x17ac930/d .functor NOT 1, L_0x17ab9b0, C4<0>, C4<0>, C4<0>;
L_0x17ac930 .delay 1 (10,10,10) L_0x17ac930/d;
L_0x17acae0/d .functor AND 1, L_0x17ac030, L_0x17ac710, L_0x17ac870, L_0x17ac930;
L_0x17acae0 .delay 1 (80,80,80) L_0x17acae0/d;
L_0x17acc90/d .functor AND 1, L_0x17ac030, L_0x17ae140, L_0x17ac870, L_0x17ac930;
L_0x17acc90 .delay 1 (80,80,80) L_0x17acc90/d;
L_0x17acea0/d .functor AND 1, L_0x17abcb0, L_0x17ac710, L_0x17ab910, L_0x17ac930;
L_0x17acea0 .delay 1 (80,80,80) L_0x17acea0/d;
L_0x17ad080/d .functor AND 1, L_0x17ac030, L_0x17ae140, L_0x17ab910, L_0x17ac930;
L_0x17ad080 .delay 1 (80,80,80) L_0x17ad080/d;
L_0x17ad250/d .functor AND 1, L_0x17ab260, L_0x17ac710, L_0x17ac870, L_0x17ab9b0;
L_0x17ad250 .delay 1 (80,80,80) L_0x17ad250/d;
L_0x17ad430/d .functor AND 1, L_0x17ab520, L_0x17ae140, L_0x17ac870, L_0x17ab9b0;
L_0x17ad430 .delay 1 (80,80,80) L_0x17ad430/d;
L_0x17ad1e0/d .functor AND 1, L_0x17aaa90, L_0x17ac710, L_0x17ab910, L_0x17ab9b0;
L_0x17ad1e0 .delay 1 (80,80,80) L_0x17ad1e0/d;
L_0x17ad7c0/d .functor AND 1, L_0x17ab680, L_0x17ae140, L_0x17ab910, L_0x17ab9b0;
L_0x17ad7c0 .delay 1 (80,80,80) L_0x17ad7c0/d;
L_0x17ad910/0/0 .functor OR 1, L_0x17acae0, L_0x17acc90, L_0x17acea0, L_0x17ad250;
L_0x17ad910/0/4 .functor OR 1, L_0x17ad430, L_0x17ad1e0, L_0x17ad7c0, L_0x17ad080;
L_0x17ad910/d .functor OR 1, L_0x17ad910/0/0, L_0x17ad910/0/4, C4<0>, C4<0>;
L_0x17ad910 .delay 1 (160,160,160) L_0x17ad910/d;
v0x15c9970_0 .net "a", 0 0, L_0x17add00;  1 drivers
v0x15c9a40_0 .net "addSub", 0 0, L_0x17ac030;  1 drivers
v0x1347230_0 .net "andRes", 0 0, L_0x17ab260;  1 drivers
v0x1347300_0 .net "b", 0 0, L_0x17ade60;  1 drivers
v0x152bf10_0 .net "carryIn", 0 0, L_0x17ae010;  1 drivers
v0x152bfb0_0 .net "carryOut", 0 0, L_0x17ac510;  1 drivers
v0x151d250_0 .net "initialResult", 0 0, L_0x17ad910;  1 drivers
v0x151d2f0_0 .net "isAdd", 0 0, L_0x17acae0;  1 drivers
v0x15da850_0 .net "isAnd", 0 0, L_0x17ad250;  1 drivers
v0x15da8f0_0 .net "isNand", 0 0, L_0x17ad430;  1 drivers
v0x15d4b30_0 .net "isNor", 0 0, L_0x17ad1e0;  1 drivers
v0x15d4bd0_0 .net "isOr", 0 0, L_0x17ad7c0;  1 drivers
v0x15cee40_0 .net "isSLT", 0 0, L_0x17ad080;  1 drivers
v0x15cef00_0 .net "isSub", 0 0, L_0x17acc90;  1 drivers
v0x15b7750_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15b77f0_0 .net "isXor", 0 0, L_0x17acea0;  1 drivers
v0x159a390_0 .net "nandRes", 0 0, L_0x17ab520;  1 drivers
v0x1594670_0 .net "norRes", 0 0, L_0x17aaa90;  1 drivers
v0x1594710_0 .net "orRes", 0 0, L_0x17ab680;  1 drivers
v0x1577240_0 .net "s0", 0 0, L_0x17ae140;  1 drivers
v0x1577300_0 .net "s0inv", 0 0, L_0x17ac710;  1 drivers
v0x1559e40_0 .net "s1", 0 0, L_0x17ab910;  1 drivers
v0x1559f00_0 .net "s1inv", 0 0, L_0x17ac870;  1 drivers
v0x1554120_0 .net "s2", 0 0, L_0x17ab9b0;  1 drivers
v0x15541e0_0 .net "s2inv", 0 0, L_0x17ac930;  1 drivers
v0x154e330_0 .net "xorRes", 0 0, L_0x17abcb0;  1 drivers
S_0x147fa80 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x148b620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17abe10/d .functor XOR 1, L_0x17ade60, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17abe10 .delay 1 (40,40,40) L_0x17abe10/d;
L_0x17abed0/d .functor XOR 1, L_0x17add00, L_0x17abe10, C4<0>, C4<0>;
L_0x17abed0 .delay 1 (40,40,40) L_0x17abed0/d;
L_0x17ac030/d .functor XOR 1, L_0x17abed0, L_0x17ae010, C4<0>, C4<0>;
L_0x17ac030 .delay 1 (40,40,40) L_0x17ac030/d;
L_0x17ac230/d .functor AND 1, L_0x17add00, L_0x17abe10, C4<1>, C4<1>;
L_0x17ac230 .delay 1 (40,40,40) L_0x17ac230/d;
L_0x17ac4a0/d .functor AND 1, L_0x17abed0, L_0x17ae010, C4<1>, C4<1>;
L_0x17ac4a0 .delay 1 (40,40,40) L_0x17ac4a0/d;
L_0x17ac510/d .functor OR 1, L_0x17ac230, L_0x17ac4a0, C4<0>, C4<0>;
L_0x17ac510 .delay 1 (40,40,40) L_0x17ac510/d;
v0x1468510_0 .net "AandB", 0 0, L_0x17ac230;  1 drivers
v0x14685b0_0 .net "BxorSub", 0 0, L_0x17abe10;  1 drivers
v0x1462710_0 .net "a", 0 0, L_0x17add00;  alias, 1 drivers
v0x14627b0_0 .net "b", 0 0, L_0x17ade60;  alias, 1 drivers
v0x145c910_0 .net "carryin", 0 0, L_0x17ae010;  alias, 1 drivers
v0x144b130_0 .net "carryout", 0 0, L_0x17ac510;  alias, 1 drivers
v0x144b1f0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1445330_0 .net "res", 0 0, L_0x17ac030;  alias, 1 drivers
v0x14453f0_0 .net "xAorB", 0 0, L_0x17abed0;  1 drivers
v0x143f530_0 .net "xAorBandCin", 0 0, L_0x17ac4a0;  1 drivers
S_0x153ca40 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x152c080 .param/l "i" 0 4 165, +C4<010001>;
S_0x13f65f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x153ca40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17adda0/d .functor AND 1, L_0x17b06f0, L_0x17b0850, C4<1>, C4<1>;
L_0x17adda0 .delay 1 (40,40,40) L_0x17adda0/d;
L_0x17abaf0/d .functor NAND 1, L_0x17b06f0, L_0x17b0850, C4<1>, C4<1>;
L_0x17abaf0 .delay 1 (20,20,20) L_0x17abaf0/d;
L_0x17ad620/d .functor OR 1, L_0x17b06f0, L_0x17b0850, C4<0>, C4<0>;
L_0x17ad620 .delay 1 (40,40,40) L_0x17ad620/d;
L_0x17ae600/d .functor NOR 1, L_0x17b06f0, L_0x17b0850, C4<0>, C4<0>;
L_0x17ae600 .delay 1 (20,20,20) L_0x17ae600/d;
L_0x17ae6c0/d .functor XOR 1, L_0x17b06f0, L_0x17b0850, C4<0>, C4<0>;
L_0x17ae6c0 .delay 1 (40,40,40) L_0x17ae6c0/d;
L_0x17af100/d .functor NOT 1, L_0x17ae280, C4<0>, C4<0>, C4<0>;
L_0x17af100 .delay 1 (10,10,10) L_0x17af100/d;
L_0x17af260/d .functor NOT 1, L_0x17ae320, C4<0>, C4<0>, C4<0>;
L_0x17af260 .delay 1 (10,10,10) L_0x17af260/d;
L_0x17af2d0/d .functor NOT 1, L_0x17ae3c0, C4<0>, C4<0>, C4<0>;
L_0x17af2d0 .delay 1 (10,10,10) L_0x17af2d0/d;
L_0x17af480/d .functor AND 1, L_0x17aea40, L_0x17af100, L_0x17af260, L_0x17af2d0;
L_0x17af480 .delay 1 (80,80,80) L_0x17af480/d;
L_0x17af630/d .functor AND 1, L_0x17aea40, L_0x17ae280, L_0x17af260, L_0x17af2d0;
L_0x17af630 .delay 1 (80,80,80) L_0x17af630/d;
L_0x17af840/d .functor AND 1, L_0x17ae6c0, L_0x17af100, L_0x17ae320, L_0x17af2d0;
L_0x17af840 .delay 1 (80,80,80) L_0x17af840/d;
L_0x17afa20/d .functor AND 1, L_0x17aea40, L_0x17ae280, L_0x17ae320, L_0x17af2d0;
L_0x17afa20 .delay 1 (80,80,80) L_0x17afa20/d;
L_0x17afbf0/d .functor AND 1, L_0x17adda0, L_0x17af100, L_0x17af260, L_0x17ae3c0;
L_0x17afbf0 .delay 1 (80,80,80) L_0x17afbf0/d;
L_0x17afdd0/d .functor AND 1, L_0x17abaf0, L_0x17ae280, L_0x17af260, L_0x17ae3c0;
L_0x17afdd0 .delay 1 (80,80,80) L_0x17afdd0/d;
L_0x17afb80/d .functor AND 1, L_0x17ae600, L_0x17af100, L_0x17ae320, L_0x17ae3c0;
L_0x17afb80 .delay 1 (80,80,80) L_0x17afb80/d;
L_0x17b0160/d .functor AND 1, L_0x17ad620, L_0x17ae280, L_0x17ae320, L_0x17ae3c0;
L_0x17b0160 .delay 1 (80,80,80) L_0x17b0160/d;
L_0x17b0300/0/0 .functor OR 1, L_0x17af480, L_0x17af630, L_0x17af840, L_0x17afbf0;
L_0x17b0300/0/4 .functor OR 1, L_0x17afdd0, L_0x17afb80, L_0x17b0160, L_0x17afa20;
L_0x17b0300/d .functor OR 1, L_0x17b0300/0/0, L_0x17b0300/0/4, C4<0>, C4<0>;
L_0x17b0300 .delay 1 (160,160,160) L_0x17b0300/d;
v0x137b9f0_0 .net "a", 0 0, L_0x17b06f0;  1 drivers
v0x137bab0_0 .net "addSub", 0 0, L_0x17aea40;  1 drivers
v0x1375cd0_0 .net "andRes", 0 0, L_0x17adda0;  1 drivers
v0x1375d70_0 .net "b", 0 0, L_0x17b0850;  1 drivers
v0x136ffb0_0 .net "carryIn", 0 0, L_0x17ae1e0;  1 drivers
v0x1370050_0 .net "carryOut", 0 0, L_0x17aef00;  1 drivers
v0x13588b0_0 .net "initialResult", 0 0, L_0x17b0300;  1 drivers
v0x1358950_0 .net "isAdd", 0 0, L_0x17af480;  1 drivers
v0x1352b90_0 .net "isAnd", 0 0, L_0x17afbf0;  1 drivers
v0x1352c30_0 .net "isNand", 0 0, L_0x17afdd0;  1 drivers
v0x14d1250_0 .net "isNor", 0 0, L_0x17afb80;  1 drivers
v0x14d1310_0 .net "isOr", 0 0, L_0x17b0160;  1 drivers
v0x14b9c10_0 .net "isSLT", 0 0, L_0x17afa20;  1 drivers
v0x14b9cd0_0 .net "isSub", 0 0, L_0x17af630;  1 drivers
v0x14b3ef0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x14b3f90_0 .net "isXor", 0 0, L_0x17af840;  1 drivers
v0x14ae120_0 .net "nandRes", 0 0, L_0x17abaf0;  1 drivers
v0x1496b10_0 .net "norRes", 0 0, L_0x17ae600;  1 drivers
v0x1496bb0_0 .net "orRes", 0 0, L_0x17ad620;  1 drivers
v0x1490df0_0 .net "s0", 0 0, L_0x17ae280;  1 drivers
v0x1490eb0_0 .net "s0inv", 0 0, L_0x17af100;  1 drivers
v0x1479790_0 .net "s1", 0 0, L_0x17ae320;  1 drivers
v0x1479850_0 .net "s1inv", 0 0, L_0x17af260;  1 drivers
v0x1473a70_0 .net "s2", 0 0, L_0x17ae3c0;  1 drivers
v0x1473b30_0 .net "s2inv", 0 0, L_0x17af2d0;  1 drivers
v0x1456640_0 .net "xorRes", 0 0, L_0x17ae6c0;  1 drivers
S_0x13d3550 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x13f65f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17ae820/d .functor XOR 1, L_0x17b0850, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17ae820 .delay 1 (40,40,40) L_0x17ae820/d;
L_0x17ae8e0/d .functor XOR 1, L_0x17b06f0, L_0x17ae820, C4<0>, C4<0>;
L_0x17ae8e0 .delay 1 (40,40,40) L_0x17ae8e0/d;
L_0x17aea40/d .functor XOR 1, L_0x17ae8e0, L_0x17ae1e0, C4<0>, C4<0>;
L_0x17aea40 .delay 1 (40,40,40) L_0x17aea40/d;
L_0x17aec40/d .functor AND 1, L_0x17b06f0, L_0x17ae820, C4<1>, C4<1>;
L_0x17aec40 .delay 1 (40,40,40) L_0x17aec40/d;
L_0x17abc00/d .functor AND 1, L_0x17ae8e0, L_0x17ae1e0, C4<1>, C4<1>;
L_0x17abc00 .delay 1 (40,40,40) L_0x17abc00/d;
L_0x17aef00/d .functor OR 1, L_0x17aec40, L_0x17abc00, C4<0>, C4<0>;
L_0x17aef00 .delay 1 (40,40,40) L_0x17aef00/d;
v0x13b6190_0 .net "AandB", 0 0, L_0x17aec40;  1 drivers
v0x13b6250_0 .net "BxorSub", 0 0, L_0x17ae820;  1 drivers
v0x13b0470_0 .net "a", 0 0, L_0x17b06f0;  alias, 1 drivers
v0x13b0540_0 .net "b", 0 0, L_0x17b0850;  alias, 1 drivers
v0x1398df0_0 .net "carryin", 0 0, L_0x17ae1e0;  alias, 1 drivers
v0x1398f00_0 .net "carryout", 0 0, L_0x17aef00;  alias, 1 drivers
v0x13930d0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1393170_0 .net "res", 0 0, L_0x17aea40;  alias, 1 drivers
v0x138d2e0_0 .net "xAorB", 0 0, L_0x17ae8e0;  1 drivers
v0x138d3a0_0 .net "xAorBandCin", 0 0, L_0x17abc00;  1 drivers
S_0x1439230 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1370120 .param/l "i" 0 4 165, +C4<010010>;
S_0x1433510 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1439230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17b0790/d .functor AND 1, L_0x17b30b0, L_0x17b3210, C4<1>, C4<1>;
L_0x17b0790 .delay 1 (40,40,40) L_0x17b0790/d;
L_0x17b0d70/d .functor NAND 1, L_0x17b30b0, L_0x17b3210, C4<1>, C4<1>;
L_0x17b0d70 .delay 1 (20,20,20) L_0x17b0d70/d;
L_0x17affc0/d .functor OR 1, L_0x17b30b0, L_0x17b3210, C4<0>, C4<0>;
L_0x17affc0 .delay 1 (40,40,40) L_0x17affc0/d;
L_0x17b0ff0/d .functor NOR 1, L_0x17b30b0, L_0x17b3210, C4<0>, C4<0>;
L_0x17b0ff0 .delay 1 (20,20,20) L_0x17b0ff0/d;
L_0x17b1060/d .functor XOR 1, L_0x17b30b0, L_0x17b3210, C4<0>, C4<0>;
L_0x17b1060 .delay 1 (40,40,40) L_0x17b1060/d;
L_0x17b1ac0/d .functor NOT 1, L_0x17b0a90, C4<0>, C4<0>, C4<0>;
L_0x17b1ac0 .delay 1 (10,10,10) L_0x17b1ac0/d;
L_0x17b1c20/d .functor NOT 1, L_0x17b0b30, C4<0>, C4<0>, C4<0>;
L_0x17b1c20 .delay 1 (10,10,10) L_0x17b1c20/d;
L_0x17b1ce0/d .functor NOT 1, L_0x17b0bd0, C4<0>, C4<0>, C4<0>;
L_0x17b1ce0 .delay 1 (10,10,10) L_0x17b1ce0/d;
L_0x17b1e90/d .functor AND 1, L_0x17b13e0, L_0x17b1ac0, L_0x17b1c20, L_0x17b1ce0;
L_0x17b1e90 .delay 1 (80,80,80) L_0x17b1e90/d;
L_0x17b2040/d .functor AND 1, L_0x17b13e0, L_0x17b0a90, L_0x17b1c20, L_0x17b1ce0;
L_0x17b2040 .delay 1 (80,80,80) L_0x17b2040/d;
L_0x17b2250/d .functor AND 1, L_0x17b1060, L_0x17b1ac0, L_0x17b0b30, L_0x17b1ce0;
L_0x17b2250 .delay 1 (80,80,80) L_0x17b2250/d;
L_0x17b2430/d .functor AND 1, L_0x17b13e0, L_0x17b0a90, L_0x17b0b30, L_0x17b1ce0;
L_0x17b2430 .delay 1 (80,80,80) L_0x17b2430/d;
L_0x17b2600/d .functor AND 1, L_0x17b0790, L_0x17b1ac0, L_0x17b1c20, L_0x17b0bd0;
L_0x17b2600 .delay 1 (80,80,80) L_0x17b2600/d;
L_0x17b27e0/d .functor AND 1, L_0x17b0d70, L_0x17b0a90, L_0x17b1c20, L_0x17b0bd0;
L_0x17b27e0 .delay 1 (80,80,80) L_0x17b27e0/d;
L_0x17b2590/d .functor AND 1, L_0x17b0ff0, L_0x17b1ac0, L_0x17b0b30, L_0x17b0bd0;
L_0x17b2590 .delay 1 (80,80,80) L_0x17b2590/d;
L_0x17b2b70/d .functor AND 1, L_0x17affc0, L_0x17b0a90, L_0x17b0b30, L_0x17b0bd0;
L_0x17b2b70 .delay 1 (80,80,80) L_0x17b2b70/d;
L_0x17b2cc0/0/0 .functor OR 1, L_0x17b1e90, L_0x17b2040, L_0x17b2250, L_0x17b2600;
L_0x17b2cc0/0/4 .functor OR 1, L_0x17b27e0, L_0x17b2590, L_0x17b2b70, L_0x17b2430;
L_0x17b2cc0/d .functor OR 1, L_0x17b2cc0/0/0, L_0x17b2cc0/0/4, C4<0>, C4<0>;
L_0x17b2cc0 .delay 1 (160,160,160) L_0x17b2cc0/d;
v0x1521cb0_0 .net "a", 0 0, L_0x17b30b0;  1 drivers
v0x1521d70_0 .net "addSub", 0 0, L_0x17b13e0;  1 drivers
v0x1528b60_0 .net "andRes", 0 0, L_0x17b0790;  1 drivers
v0x1528c30_0 .net "b", 0 0, L_0x17b3210;  1 drivers
v0x1528690_0 .net "carryIn", 0 0, L_0x17b0f20;  1 drivers
v0x1528730_0 .net "carryOut", 0 0, L_0x17b18c0;  1 drivers
v0x15281c0_0 .net "initialResult", 0 0, L_0x17b2cc0;  1 drivers
v0x1528260_0 .net "isAdd", 0 0, L_0x17b1e90;  1 drivers
v0x1527cf0_0 .net "isAnd", 0 0, L_0x17b2600;  1 drivers
v0x1527d90_0 .net "isNand", 0 0, L_0x17b27e0;  1 drivers
v0x1527820_0 .net "isNor", 0 0, L_0x17b2590;  1 drivers
v0x15278c0_0 .net "isOr", 0 0, L_0x17b2b70;  1 drivers
v0x1527350_0 .net "isSLT", 0 0, L_0x17b2430;  1 drivers
v0x1527410_0 .net "isSub", 0 0, L_0x17b2040;  1 drivers
v0x1526e80_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1526f20_0 .net "isXor", 0 0, L_0x17b2250;  1 drivers
v0x15269b0_0 .net "nandRes", 0 0, L_0x17b0d70;  1 drivers
v0x15264e0_0 .net "norRes", 0 0, L_0x17b0ff0;  1 drivers
v0x15265a0_0 .net "orRes", 0 0, L_0x17affc0;  1 drivers
v0x1526010_0 .net "s0", 0 0, L_0x17b0a90;  1 drivers
v0x15260d0_0 .net "s0inv", 0 0, L_0x17b1ac0;  1 drivers
v0x15217e0_0 .net "s1", 0 0, L_0x17b0b30;  1 drivers
v0x15218a0_0 .net "s1inv", 0 0, L_0x17b1c20;  1 drivers
v0x1525b40_0 .net "s2", 0 0, L_0x17b0bd0;  1 drivers
v0x1525c00_0 .net "s2inv", 0 0, L_0x17b1ce0;  1 drivers
v0x1525670_0 .net "xorRes", 0 0, L_0x17b1060;  1 drivers
S_0x152a840 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1433510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17b11c0/d .functor XOR 1, L_0x17b3210, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17b11c0 .delay 1 (40,40,40) L_0x17b11c0/d;
L_0x17b1280/d .functor XOR 1, L_0x17b30b0, L_0x17b11c0, C4<0>, C4<0>;
L_0x17b1280 .delay 1 (40,40,40) L_0x17b1280/d;
L_0x17b13e0/d .functor XOR 1, L_0x17b1280, L_0x17b0f20, C4<0>, C4<0>;
L_0x17b13e0 .delay 1 (40,40,40) L_0x17b13e0/d;
L_0x17b15e0/d .functor AND 1, L_0x17b30b0, L_0x17b11c0, C4<1>, C4<1>;
L_0x17b15e0 .delay 1 (40,40,40) L_0x17b15e0/d;
L_0x17b1850/d .functor AND 1, L_0x17b1280, L_0x17b0f20, C4<1>, C4<1>;
L_0x17b1850 .delay 1 (40,40,40) L_0x17b1850/d;
L_0x17b18c0/d .functor OR 1, L_0x17b15e0, L_0x17b1850, C4<0>, C4<0>;
L_0x17b18c0 .delay 1 (40,40,40) L_0x17b18c0/d;
v0x152a370_0 .net "AandB", 0 0, L_0x17b15e0;  1 drivers
v0x152a430_0 .net "BxorSub", 0 0, L_0x17b11c0;  1 drivers
v0x1529ea0_0 .net "a", 0 0, L_0x17b30b0;  alias, 1 drivers
v0x1529f40_0 .net "b", 0 0, L_0x17b3210;  alias, 1 drivers
v0x15299d0_0 .net "carryin", 0 0, L_0x17b0f20;  alias, 1 drivers
v0x1529a90_0 .net "carryout", 0 0, L_0x17b18c0;  alias, 1 drivers
v0x1529500_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15295a0_0 .net "res", 0 0, L_0x17b13e0;  alias, 1 drivers
v0x1529030_0 .net "xAorB", 0 0, L_0x17b1280;  1 drivers
v0x15290f0_0 .net "xAorBandCin", 0 0, L_0x17b1850;  1 drivers
S_0x15251a0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x15274d0 .param/l "i" 0 4 165, +C4<010011>;
S_0x1524cd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x15251a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17b3150/d .functor AND 1, L_0x17b5a90, L_0x17b5bf0, C4<1>, C4<1>;
L_0x17b3150 .delay 1 (40,40,40) L_0x17b3150/d;
L_0x17b29d0/d .functor NAND 1, L_0x17b5a90, L_0x17b5bf0, C4<1>, C4<1>;
L_0x17b29d0 .delay 1 (20,20,20) L_0x17b29d0/d;
L_0x17b37b0/d .functor OR 1, L_0x17b5a90, L_0x17b5bf0, C4<0>, C4<0>;
L_0x17b37b0 .delay 1 (40,40,40) L_0x17b37b0/d;
L_0x17b39a0/d .functor NOR 1, L_0x17b5a90, L_0x17b5bf0, C4<0>, C4<0>;
L_0x17b39a0 .delay 1 (20,20,20) L_0x17b39a0/d;
L_0x17b3a60/d .functor XOR 1, L_0x17b5a90, L_0x17b5bf0, C4<0>, C4<0>;
L_0x17b3a60 .delay 1 (40,40,40) L_0x17b3a60/d;
L_0x17b44a0/d .functor NOT 1, L_0x17b3460, C4<0>, C4<0>, C4<0>;
L_0x17b44a0 .delay 1 (10,10,10) L_0x17b44a0/d;
L_0x17b4600/d .functor NOT 1, L_0x17b3500, C4<0>, C4<0>, C4<0>;
L_0x17b4600 .delay 1 (10,10,10) L_0x17b4600/d;
L_0x17b4670/d .functor NOT 1, L_0x17b35a0, C4<0>, C4<0>, C4<0>;
L_0x17b4670 .delay 1 (10,10,10) L_0x17b4670/d;
L_0x17b4820/d .functor AND 1, L_0x17b3de0, L_0x17b44a0, L_0x17b4600, L_0x17b4670;
L_0x17b4820 .delay 1 (80,80,80) L_0x17b4820/d;
L_0x17b49d0/d .functor AND 1, L_0x17b3de0, L_0x17b3460, L_0x17b4600, L_0x17b4670;
L_0x17b49d0 .delay 1 (80,80,80) L_0x17b49d0/d;
L_0x17b4be0/d .functor AND 1, L_0x17b3a60, L_0x17b44a0, L_0x17b3500, L_0x17b4670;
L_0x17b4be0 .delay 1 (80,80,80) L_0x17b4be0/d;
L_0x17b4dc0/d .functor AND 1, L_0x17b3de0, L_0x17b3460, L_0x17b3500, L_0x17b4670;
L_0x17b4dc0 .delay 1 (80,80,80) L_0x17b4dc0/d;
L_0x17b4f90/d .functor AND 1, L_0x17b3150, L_0x17b44a0, L_0x17b4600, L_0x17b35a0;
L_0x17b4f90 .delay 1 (80,80,80) L_0x17b4f90/d;
L_0x17b5170/d .functor AND 1, L_0x17b29d0, L_0x17b3460, L_0x17b4600, L_0x17b35a0;
L_0x17b5170 .delay 1 (80,80,80) L_0x17b5170/d;
L_0x17b4f20/d .functor AND 1, L_0x17b39a0, L_0x17b44a0, L_0x17b3500, L_0x17b35a0;
L_0x17b4f20 .delay 1 (80,80,80) L_0x17b4f20/d;
L_0x17b5500/d .functor AND 1, L_0x17b37b0, L_0x17b3460, L_0x17b3500, L_0x17b35a0;
L_0x17b5500 .delay 1 (80,80,80) L_0x17b5500/d;
L_0x17b56a0/0/0 .functor OR 1, L_0x17b4820, L_0x17b49d0, L_0x17b4be0, L_0x17b4f90;
L_0x17b56a0/0/4 .functor OR 1, L_0x17b5170, L_0x17b4f20, L_0x17b5500, L_0x17b4dc0;
L_0x17b56a0/d .functor OR 1, L_0x17b56a0/0/0, L_0x17b56a0/0/4, C4<0>, C4<0>;
L_0x17b56a0 .delay 1 (160,160,160) L_0x17b56a0/d;
v0x1522b20_0 .net "a", 0 0, L_0x17b5a90;  1 drivers
v0x1522bc0_0 .net "addSub", 0 0, L_0x17b3de0;  1 drivers
v0x1522650_0 .net "andRes", 0 0, L_0x17b3150;  1 drivers
v0x1522720_0 .net "b", 0 0, L_0x17b5bf0;  1 drivers
v0x1522180_0 .net "carryIn", 0 0, L_0x17b33c0;  1 drivers
v0x1522220_0 .net "carryOut", 0 0, L_0x17b42a0;  1 drivers
v0x152b450_0 .net "initialResult", 0 0, L_0x17b56a0;  1 drivers
v0x152b4f0_0 .net "isAdd", 0 0, L_0x17b4820;  1 drivers
v0x151a0d0_0 .net "isAnd", 0 0, L_0x17b4f90;  1 drivers
v0x151a170_0 .net "isNand", 0 0, L_0x17b5170;  1 drivers
v0x14f8430_0 .net "isNor", 0 0, L_0x17b4f20;  1 drivers
v0x14f84d0_0 .net "isOr", 0 0, L_0x17b5500;  1 drivers
v0x15e7470_0 .net "isSLT", 0 0, L_0x17b4dc0;  1 drivers
v0x15e7530_0 .net "isSub", 0 0, L_0x17b49d0;  1 drivers
v0x15e7020_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15e70c0_0 .net "isXor", 0 0, L_0x17b4be0;  1 drivers
v0x15e6c30_0 .net "nandRes", 0 0, L_0x17b29d0;  1 drivers
v0x15e16a0_0 .net "norRes", 0 0, L_0x17b39a0;  1 drivers
v0x15e1760_0 .net "orRes", 0 0, L_0x17b37b0;  1 drivers
v0x15e1250_0 .net "s0", 0 0, L_0x17b3460;  1 drivers
v0x15e1310_0 .net "s0inv", 0 0, L_0x17b44a0;  1 drivers
v0x15e0e60_0 .net "s1", 0 0, L_0x17b3500;  1 drivers
v0x15e0f20_0 .net "s1inv", 0 0, L_0x17b4600;  1 drivers
v0x15daaf0_0 .net "s2", 0 0, L_0x17b35a0;  1 drivers
v0x15dabb0_0 .net "s2inv", 0 0, L_0x17b4670;  1 drivers
v0x15ca180_0 .net "xorRes", 0 0, L_0x17b3a60;  1 drivers
S_0x1524330 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1524cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17b3bc0/d .functor XOR 1, L_0x17b5bf0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17b3bc0 .delay 1 (40,40,40) L_0x17b3bc0/d;
L_0x17b3c80/d .functor XOR 1, L_0x17b5a90, L_0x17b3bc0, C4<0>, C4<0>;
L_0x17b3c80 .delay 1 (40,40,40) L_0x17b3c80/d;
L_0x17b3de0/d .functor XOR 1, L_0x17b3c80, L_0x17b33c0, C4<0>, C4<0>;
L_0x17b3de0 .delay 1 (40,40,40) L_0x17b3de0/d;
L_0x17b3fe0/d .functor AND 1, L_0x17b5a90, L_0x17b3bc0, C4<1>, C4<1>;
L_0x17b3fe0 .delay 1 (40,40,40) L_0x17b3fe0/d;
L_0x17b3820/d .functor AND 1, L_0x17b3c80, L_0x17b33c0, C4<1>, C4<1>;
L_0x17b3820 .delay 1 (40,40,40) L_0x17b3820/d;
L_0x17b42a0/d .functor OR 1, L_0x17b3fe0, L_0x17b3820, C4<0>, C4<0>;
L_0x17b42a0 .delay 1 (40,40,40) L_0x17b42a0/d;
v0x1523e60_0 .net "AandB", 0 0, L_0x17b3fe0;  1 drivers
v0x1523f40_0 .net "BxorSub", 0 0, L_0x17b3bc0;  1 drivers
v0x1523990_0 .net "a", 0 0, L_0x17b5a90;  alias, 1 drivers
v0x1523a30_0 .net "b", 0 0, L_0x17b5bf0;  alias, 1 drivers
v0x15234c0_0 .net "carryin", 0 0, L_0x17b33c0;  alias, 1 drivers
v0x1523580_0 .net "carryout", 0 0, L_0x17b42a0;  alias, 1 drivers
v0x1522ff0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1523090_0 .net "res", 0 0, L_0x17b3de0;  alias, 1 drivers
v0x1521300_0 .net "xAorB", 0 0, L_0x17b3c80;  1 drivers
v0x15213c0_0 .net "xAorBandCin", 0 0, L_0x17b3820;  1 drivers
S_0x15c9d40 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1524980 .param/l "i" 0 4 165, +C4<010100>;
S_0x15c43d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x15c9d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17b5b30/d .functor AND 1, L_0x17b84f0, L_0x17b8650, C4<1>, C4<1>;
L_0x17b5b30 .delay 1 (40,40,40) L_0x17b5b30/d;
L_0x17b5360/d .functor NAND 1, L_0x17b84f0, L_0x17b8650, C4<1>, C4<1>;
L_0x17b5360 .delay 1 (20,20,20) L_0x17b5360/d;
L_0x17b61c0/d .functor OR 1, L_0x17b84f0, L_0x17b8650, C4<0>, C4<0>;
L_0x17b61c0 .delay 1 (40,40,40) L_0x17b61c0/d;
L_0x17b63b0/d .functor NOR 1, L_0x17b84f0, L_0x17b8650, C4<0>, C4<0>;
L_0x17b63b0 .delay 1 (20,20,20) L_0x17b63b0/d;
L_0x17b6470/d .functor XOR 1, L_0x17b84f0, L_0x17b8650, C4<0>, C4<0>;
L_0x17b6470 .delay 1 (40,40,40) L_0x17b6470/d;
L_0x17b6eb0/d .functor NOT 1, L_0x17b5e40, C4<0>, C4<0>, C4<0>;
L_0x17b6eb0 .delay 1 (10,10,10) L_0x17b6eb0/d;
L_0x17b7010/d .functor NOT 1, L_0x17b5ee0, C4<0>, C4<0>, C4<0>;
L_0x17b7010 .delay 1 (10,10,10) L_0x17b7010/d;
L_0x17b70d0/d .functor NOT 1, L_0x17b5f80, C4<0>, C4<0>, C4<0>;
L_0x17b70d0 .delay 1 (10,10,10) L_0x17b70d0/d;
L_0x17b7280/d .functor AND 1, L_0x17b67f0, L_0x17b6eb0, L_0x17b7010, L_0x17b70d0;
L_0x17b7280 .delay 1 (80,80,80) L_0x17b7280/d;
L_0x17b7430/d .functor AND 1, L_0x17b67f0, L_0x17b5e40, L_0x17b7010, L_0x17b70d0;
L_0x17b7430 .delay 1 (80,80,80) L_0x17b7430/d;
L_0x17b7640/d .functor AND 1, L_0x17b6470, L_0x17b6eb0, L_0x17b5ee0, L_0x17b70d0;
L_0x17b7640 .delay 1 (80,80,80) L_0x17b7640/d;
L_0x17b7820/d .functor AND 1, L_0x17b67f0, L_0x17b5e40, L_0x17b5ee0, L_0x17b70d0;
L_0x17b7820 .delay 1 (80,80,80) L_0x17b7820/d;
L_0x17b79f0/d .functor AND 1, L_0x17b5b30, L_0x17b6eb0, L_0x17b7010, L_0x17b5f80;
L_0x17b79f0 .delay 1 (80,80,80) L_0x17b79f0/d;
L_0x17b7bd0/d .functor AND 1, L_0x17b5360, L_0x17b5e40, L_0x17b7010, L_0x17b5f80;
L_0x17b7bd0 .delay 1 (80,80,80) L_0x17b7bd0/d;
L_0x17b7980/d .functor AND 1, L_0x17b63b0, L_0x17b6eb0, L_0x17b5ee0, L_0x17b5f80;
L_0x17b7980 .delay 1 (80,80,80) L_0x17b7980/d;
L_0x17b7f60/d .functor AND 1, L_0x17b61c0, L_0x17b5e40, L_0x17b5ee0, L_0x17b5f80;
L_0x17b7f60 .delay 1 (80,80,80) L_0x17b7f60/d;
L_0x17b8100/0/0 .functor OR 1, L_0x17b7280, L_0x17b7430, L_0x17b7640, L_0x17b79f0;
L_0x17b8100/0/4 .functor OR 1, L_0x17b7bd0, L_0x17b7980, L_0x17b7f60, L_0x17b7820;
L_0x17b8100/d .functor OR 1, L_0x17b8100/0/0, L_0x17b8100/0/4, C4<0>, C4<0>;
L_0x17b8100 .delay 1 (160,160,160) L_0x17b8100/d;
v0x15ac5f0_0 .net "a", 0 0, L_0x17b84f0;  1 drivers
v0x15ac690_0 .net "addSub", 0 0, L_0x17b67f0;  1 drivers
v0x15a7060_0 .net "andRes", 0 0, L_0x17b5b30;  1 drivers
v0x15a7130_0 .net "b", 0 0, L_0x17b8650;  1 drivers
v0x15a6c10_0 .net "carryIn", 0 0, L_0x17b5da0;  1 drivers
v0x15a6cb0_0 .net "carryOut", 0 0, L_0x17b6cb0;  1 drivers
v0x15a6820_0 .net "initialResult", 0 0, L_0x17b8100;  1 drivers
v0x15a68c0_0 .net "isAdd", 0 0, L_0x17b7280;  1 drivers
v0x15a1290_0 .net "isAnd", 0 0, L_0x17b79f0;  1 drivers
v0x15a1330_0 .net "isNand", 0 0, L_0x17b7bd0;  1 drivers
v0x15a0e40_0 .net "isNor", 0 0, L_0x17b7980;  1 drivers
v0x15a0ee0_0 .net "isOr", 0 0, L_0x17b7f60;  1 drivers
v0x15a0a50_0 .net "isSLT", 0 0, L_0x17b7820;  1 drivers
v0x15a0b10_0 .net "isSub", 0 0, L_0x17b7430;  1 drivers
v0x159a630_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x159a6d0_0 .net "isXor", 0 0, L_0x17b7640;  1 drivers
v0x158eba0_0 .net "nandRes", 0 0, L_0x17b5360;  1 drivers
v0x1589cf0_0 .net "norRes", 0 0, L_0x17b63b0;  1 drivers
v0x1589db0_0 .net "orRes", 0 0, L_0x17b61c0;  1 drivers
v0x15898a0_0 .net "s0", 0 0, L_0x17b5e40;  1 drivers
v0x1589960_0 .net "s0inv", 0 0, L_0x17b6eb0;  1 drivers
v0x15894b0_0 .net "s1", 0 0, L_0x17b5ee0;  1 drivers
v0x1589570_0 .net "s1inv", 0 0, L_0x17b7010;  1 drivers
v0x1583ef0_0 .net "s2", 0 0, L_0x17b5f80;  1 drivers
v0x1583fb0_0 .net "s2inv", 0 0, L_0x17b70d0;  1 drivers
v0x1583aa0_0 .net "xorRes", 0 0, L_0x17b6470;  1 drivers
S_0x15c3ba0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x15c43d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17b65d0/d .functor XOR 1, L_0x17b8650, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17b65d0 .delay 1 (40,40,40) L_0x17b65d0/d;
L_0x17b6690/d .functor XOR 1, L_0x17b84f0, L_0x17b65d0, C4<0>, C4<0>;
L_0x17b6690 .delay 1 (40,40,40) L_0x17b6690/d;
L_0x17b67f0/d .functor XOR 1, L_0x17b6690, L_0x17b5da0, C4<0>, C4<0>;
L_0x17b67f0 .delay 1 (40,40,40) L_0x17b67f0/d;
L_0x17b69f0/d .functor AND 1, L_0x17b84f0, L_0x17b65d0, C4<1>, C4<1>;
L_0x17b69f0 .delay 1 (40,40,40) L_0x17b69f0/d;
L_0x17b6230/d .functor AND 1, L_0x17b6690, L_0x17b5da0, C4<1>, C4<1>;
L_0x17b6230 .delay 1 (40,40,40) L_0x17b6230/d;
L_0x17b6cb0/d .functor OR 1, L_0x17b69f0, L_0x17b6230, C4<0>, C4<0>;
L_0x17b6cb0 .delay 1 (40,40,40) L_0x17b6cb0/d;
v0x15be630_0 .net "AandB", 0 0, L_0x17b69f0;  1 drivers
v0x15be710_0 .net "BxorSub", 0 0, L_0x17b65d0;  1 drivers
v0x15be1c0_0 .net "a", 0 0, L_0x17b84f0;  alias, 1 drivers
v0x15be260_0 .net "b", 0 0, L_0x17b8650;  alias, 1 drivers
v0x15bddd0_0 .net "carryin", 0 0, L_0x17b5da0;  alias, 1 drivers
v0x15bde90_0 .net "carryout", 0 0, L_0x17b6cb0;  alias, 1 drivers
v0x15ace30_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15aced0_0 .net "res", 0 0, L_0x17b67f0;  alias, 1 drivers
v0x15ac9e0_0 .net "xAorB", 0 0, L_0x17b6690;  1 drivers
v0x15acaa0_0 .net "xAorBandCin", 0 0, L_0x17b6230;  1 drivers
S_0x15836b0 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x15c4550 .param/l "i" 0 4 165, +C4<010101>;
S_0x157e0f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x15836b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17b8590/d .functor AND 1, L_0x17baf80, L_0x17bb0e0, C4<1>, C4<1>;
L_0x17b8590 .delay 1 (40,40,40) L_0x17b8590/d;
L_0x17b7dc0/d .functor NAND 1, L_0x17baf80, L_0x17bb0e0, C4<1>, C4<1>;
L_0x17b7dc0 .delay 1 (20,20,20) L_0x17b7dc0/d;
L_0x17b8c00/d .functor OR 1, L_0x17baf80, L_0x17bb0e0, C4<0>, C4<0>;
L_0x17b8c00 .delay 1 (40,40,40) L_0x17b8c00/d;
L_0x17b8df0/d .functor NOR 1, L_0x17baf80, L_0x17bb0e0, C4<0>, C4<0>;
L_0x17b8df0 .delay 1 (20,20,20) L_0x17b8df0/d;
L_0x17b8eb0/d .functor XOR 1, L_0x17baf80, L_0x17bb0e0, C4<0>, C4<0>;
L_0x17b8eb0 .delay 1 (40,40,40) L_0x17b8eb0/d;
L_0x17b98f0/d .functor NOT 1, L_0x17b88a0, C4<0>, C4<0>, C4<0>;
L_0x17b98f0 .delay 1 (10,10,10) L_0x17b98f0/d;
L_0x17b9a50/d .functor NOT 1, L_0x17b8940, C4<0>, C4<0>, C4<0>;
L_0x17b9a50 .delay 1 (10,10,10) L_0x17b9a50/d;
L_0x17b9b10/d .functor NOT 1, L_0x17b89e0, C4<0>, C4<0>, C4<0>;
L_0x17b9b10 .delay 1 (10,10,10) L_0x17b9b10/d;
L_0x17b9cc0/d .functor AND 1, L_0x17b9230, L_0x17b98f0, L_0x17b9a50, L_0x17b9b10;
L_0x17b9cc0 .delay 1 (80,80,80) L_0x17b9cc0/d;
L_0x17b9e70/d .functor AND 1, L_0x17b9230, L_0x17b88a0, L_0x17b9a50, L_0x17b9b10;
L_0x17b9e70 .delay 1 (80,80,80) L_0x17b9e70/d;
L_0x17ba080/d .functor AND 1, L_0x17b8eb0, L_0x17b98f0, L_0x17b8940, L_0x17b9b10;
L_0x17ba080 .delay 1 (80,80,80) L_0x17ba080/d;
L_0x17ba260/d .functor AND 1, L_0x17b9230, L_0x17b88a0, L_0x17b8940, L_0x17b9b10;
L_0x17ba260 .delay 1 (80,80,80) L_0x17ba260/d;
L_0x17ba430/d .functor AND 1, L_0x17b8590, L_0x17b98f0, L_0x17b9a50, L_0x17b89e0;
L_0x17ba430 .delay 1 (80,80,80) L_0x17ba430/d;
L_0x17ba610/d .functor AND 1, L_0x17b7dc0, L_0x17b88a0, L_0x17b9a50, L_0x17b89e0;
L_0x17ba610 .delay 1 (80,80,80) L_0x17ba610/d;
L_0x17ba3c0/d .functor AND 1, L_0x17b8df0, L_0x17b98f0, L_0x17b8940, L_0x17b89e0;
L_0x17ba3c0 .delay 1 (80,80,80) L_0x17ba3c0/d;
L_0x17ba9f0/d .functor AND 1, L_0x17b8c00, L_0x17b88a0, L_0x17b8940, L_0x17b89e0;
L_0x17ba9f0 .delay 1 (80,80,80) L_0x17ba9f0/d;
L_0x17bab90/0/0 .functor OR 1, L_0x17b9cc0, L_0x17b9e70, L_0x17ba080, L_0x17ba430;
L_0x17bab90/0/4 .functor OR 1, L_0x17ba610, L_0x17ba3c0, L_0x17ba9f0, L_0x17ba260;
L_0x17bab90/d .functor OR 1, L_0x17bab90/0/0, L_0x17bab90/0/4, C4<0>, C4<0>;
L_0x17bab90 .delay 1 (160,160,160) L_0x17bab90/d;
v0x15662d0_0 .net "a", 0 0, L_0x17baf80;  1 drivers
v0x1566390_0 .net "addSub", 0 0, L_0x17b9230;  1 drivers
v0x1560d10_0 .net "andRes", 0 0, L_0x17b8590;  1 drivers
v0x1560de0_0 .net "b", 0 0, L_0x17bb0e0;  1 drivers
v0x15608c0_0 .net "carryIn", 0 0, L_0x17b8800;  1 drivers
v0x1560960_0 .net "carryOut", 0 0, L_0x17b96f0;  1 drivers
v0x15604d0_0 .net "initialResult", 0 0, L_0x17bab90;  1 drivers
v0x1560570_0 .net "isAdd", 0 0, L_0x17b9cc0;  1 drivers
v0x155a0e0_0 .net "isAnd", 0 0, L_0x17ba430;  1 drivers
v0x155a180_0 .net "isNand", 0 0, L_0x17ba610;  1 drivers
v0x154e650_0 .net "isNor", 0 0, L_0x17ba3c0;  1 drivers
v0x154e6f0_0 .net "isOr", 0 0, L_0x17ba9f0;  1 drivers
v0x15497a0_0 .net "isSLT", 0 0, L_0x17ba260;  1 drivers
v0x1549860_0 .net "isSub", 0 0, L_0x17b9e70;  1 drivers
v0x1549350_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x15493f0_0 .net "isXor", 0 0, L_0x17ba080;  1 drivers
v0x1548f60_0 .net "nandRes", 0 0, L_0x17b7dc0;  1 drivers
v0x15439a0_0 .net "norRes", 0 0, L_0x17b8df0;  1 drivers
v0x1543a60_0 .net "orRes", 0 0, L_0x17b8c00;  1 drivers
v0x1543550_0 .net "s0", 0 0, L_0x17b88a0;  1 drivers
v0x1543610_0 .net "s0inv", 0 0, L_0x17b98f0;  1 drivers
v0x1543160_0 .net "s1", 0 0, L_0x17b8940;  1 drivers
v0x1543220_0 .net "s1inv", 0 0, L_0x17b9a50;  1 drivers
v0x153dba0_0 .net "s2", 0 0, L_0x17b89e0;  1 drivers
v0x153dc60_0 .net "s2inv", 0 0, L_0x17b9b10;  1 drivers
v0x153d750_0 .net "xorRes", 0 0, L_0x17b8eb0;  1 drivers
S_0x157d8b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x157e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17b9010/d .functor XOR 1, L_0x17bb0e0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17b9010 .delay 1 (40,40,40) L_0x17b9010/d;
L_0x17b90d0/d .functor XOR 1, L_0x17baf80, L_0x17b9010, C4<0>, C4<0>;
L_0x17b90d0 .delay 1 (40,40,40) L_0x17b90d0/d;
L_0x17b9230/d .functor XOR 1, L_0x17b90d0, L_0x17b8800, C4<0>, C4<0>;
L_0x17b9230 .delay 1 (40,40,40) L_0x17b9230/d;
L_0x17b9430/d .functor AND 1, L_0x17baf80, L_0x17b9010, C4<1>, C4<1>;
L_0x17b9430 .delay 1 (40,40,40) L_0x17b9430/d;
L_0x17b8c70/d .functor AND 1, L_0x17b90d0, L_0x17b8800, C4<1>, C4<1>;
L_0x17b8c70 .delay 1 (40,40,40) L_0x17b8c70/d;
L_0x17b96f0/d .functor OR 1, L_0x17b9430, L_0x17b8c70, C4<0>, C4<0>;
L_0x17b96f0 .delay 1 (40,40,40) L_0x17b96f0/d;
v0x156c910_0 .net "AandB", 0 0, L_0x17b9430;  1 drivers
v0x156c9f0_0 .net "BxorSub", 0 0, L_0x17b9010;  1 drivers
v0x156c4c0_0 .net "a", 0 0, L_0x17baf80;  alias, 1 drivers
v0x156c560_0 .net "b", 0 0, L_0x17bb0e0;  alias, 1 drivers
v0x156c0d0_0 .net "carryin", 0 0, L_0x17b8800;  alias, 1 drivers
v0x156c190_0 .net "carryout", 0 0, L_0x17b96f0;  alias, 1 drivers
v0x1566b10_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1566bb0_0 .net "res", 0 0, L_0x17b9230;  alias, 1 drivers
v0x15666c0_0 .net "xAorB", 0 0, L_0x17b90d0;  1 drivers
v0x1566780_0 .net "xAorBandCin", 0 0, L_0x17b8c70;  1 drivers
S_0x153d360 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1566840 .param/l "i" 0 4 165, +C4<010110>;
S_0x1536f80 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x153d360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17bb020/d .functor AND 1, L_0x17bdea0, L_0x17be000, C4<1>, C4<1>;
L_0x17bb020 .delay 1 (40,40,40) L_0x17bb020/d;
L_0x17ba800/d .functor NAND 1, L_0x17bdea0, L_0x17be000, C4<1>, C4<1>;
L_0x17ba800 .delay 1 (20,20,20) L_0x17ba800/d;
L_0x17b8b70/d .functor OR 1, L_0x17bdea0, L_0x17be000, C4<0>, C4<0>;
L_0x17b8b70 .delay 1 (40,40,40) L_0x17b8b70/d;
L_0x17bb320/d .functor NOR 1, L_0x17bdea0, L_0x17be000, C4<0>, C4<0>;
L_0x17bb320 .delay 1 (20,20,20) L_0x17bb320/d;
L_0x17bb630/d .functor XOR 1, L_0x17bdea0, L_0x17be000, C4<0>, C4<0>;
L_0x17bb630 .delay 1 (40,40,40) L_0x17bb630/d;
L_0x17bc810/d .functor NOT 1, L_0x17bbf50, C4<0>, C4<0>, C4<0>;
L_0x17bc810 .delay 1 (10,10,10) L_0x17bc810/d;
L_0x17bc970/d .functor NOT 1, L_0x17bbff0, C4<0>, C4<0>, C4<0>;
L_0x17bc970 .delay 1 (10,10,10) L_0x17bc970/d;
L_0x17bca30/d .functor NOT 1, L_0x17bc090, C4<0>, C4<0>, C4<0>;
L_0x17bca30 .delay 1 (10,10,10) L_0x17bca30/d;
L_0x17bcbe0/d .functor AND 1, L_0x179e440, L_0x17bc810, L_0x17bc970, L_0x17bca30;
L_0x17bcbe0 .delay 1 (80,80,80) L_0x17bcbe0/d;
L_0x17bcd90/d .functor AND 1, L_0x179e440, L_0x17bbf50, L_0x17bc970, L_0x17bca30;
L_0x17bcd90 .delay 1 (80,80,80) L_0x17bcd90/d;
L_0x17bcfa0/d .functor AND 1, L_0x17bb630, L_0x17bc810, L_0x17bbff0, L_0x17bca30;
L_0x17bcfa0 .delay 1 (80,80,80) L_0x17bcfa0/d;
L_0x17bd180/d .functor AND 1, L_0x179e440, L_0x17bbf50, L_0x17bbff0, L_0x17bca30;
L_0x17bd180 .delay 1 (80,80,80) L_0x17bd180/d;
L_0x17bd350/d .functor AND 1, L_0x17bb020, L_0x17bc810, L_0x17bc970, L_0x17bc090;
L_0x17bd350 .delay 1 (80,80,80) L_0x17bd350/d;
L_0x17bd530/d .functor AND 1, L_0x17ba800, L_0x17bbf50, L_0x17bc970, L_0x17bc090;
L_0x17bd530 .delay 1 (80,80,80) L_0x17bd530/d;
L_0x17bd2e0/d .functor AND 1, L_0x17bb320, L_0x17bc810, L_0x17bbff0, L_0x17bc090;
L_0x17bd2e0 .delay 1 (80,80,80) L_0x17bd2e0/d;
L_0x17bd910/d .functor AND 1, L_0x17b8b70, L_0x17bbf50, L_0x17bbff0, L_0x17bc090;
L_0x17bd910 .delay 1 (80,80,80) L_0x17bd910/d;
L_0x17bdab0/0/0 .functor OR 1, L_0x17bcbe0, L_0x17bcd90, L_0x17bcfa0, L_0x17bd350;
L_0x17bdab0/0/4 .functor OR 1, L_0x17bd530, L_0x17bd2e0, L_0x17bd910, L_0x17bd180;
L_0x17bdab0/d .functor OR 1, L_0x17bdab0/0/0, L_0x17bdab0/0/4, C4<0>, C4<0>;
L_0x17bdab0 .delay 1 (160,160,160) L_0x17bdab0/d;
v0x13e56b0_0 .net "a", 0 0, L_0x17bdea0;  1 drivers
v0x13e5770_0 .net "addSub", 0 0, L_0x179e440;  1 drivers
v0x13e0120_0 .net "andRes", 0 0, L_0x17bb020;  1 drivers
v0x13e01f0_0 .net "b", 0 0, L_0x17be000;  1 drivers
v0x13dfcd0_0 .net "carryIn", 0 0, L_0x17bbeb0;  1 drivers
v0x13dfd70_0 .net "carryOut", 0 0, L_0x17bc610;  1 drivers
v0x13df8e0_0 .net "initialResult", 0 0, L_0x17bdab0;  1 drivers
v0x13df980_0 .net "isAdd", 0 0, L_0x17bcbe0;  1 drivers
v0x13d9510_0 .net "isAnd", 0 0, L_0x17bd350;  1 drivers
v0x13d95b0_0 .net "isNand", 0 0, L_0x17bd530;  1 drivers
v0x13cda80_0 .net "isNor", 0 0, L_0x17bd2e0;  1 drivers
v0x13cdb20_0 .net "isOr", 0 0, L_0x17bd910;  1 drivers
v0x13c8bd0_0 .net "isSLT", 0 0, L_0x17bd180;  1 drivers
v0x13c8c90_0 .net "isSub", 0 0, L_0x17bcd90;  1 drivers
v0x13c8780_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13c8820_0 .net "isXor", 0 0, L_0x17bcfa0;  1 drivers
v0x13c8390_0 .net "nandRes", 0 0, L_0x17ba800;  1 drivers
v0x13c2e00_0 .net "norRes", 0 0, L_0x17bb320;  1 drivers
v0x13c2ec0_0 .net "orRes", 0 0, L_0x17b8b70;  1 drivers
v0x13c29b0_0 .net "s0", 0 0, L_0x17bbf50;  1 drivers
v0x13c2a70_0 .net "s0inv", 0 0, L_0x17bc810;  1 drivers
v0x13c25c0_0 .net "s1", 0 0, L_0x17bbff0;  1 drivers
v0x13c2680_0 .net "s1inv", 0 0, L_0x17bc970;  1 drivers
v0x13bd030_0 .net "s2", 0 0, L_0x17bc090;  1 drivers
v0x13bd0f0_0 .net "s2inv", 0 0, L_0x17bca30;  1 drivers
v0x13bcbe0_0 .net "xorRes", 0 0, L_0x17bb630;  1 drivers
S_0x13f6890 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1536f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17bb520/d .functor XOR 1, L_0x17be000, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17bb520 .delay 1 (40,40,40) L_0x17bb520/d;
L_0x179e0e0/d .functor XOR 1, L_0x17bdea0, L_0x17bb520, C4<0>, C4<0>;
L_0x179e0e0 .delay 1 (40,40,40) L_0x179e0e0/d;
L_0x179e440/d .functor XOR 1, L_0x179e0e0, L_0x17bbeb0, C4<0>, C4<0>;
L_0x179e440 .delay 1 (40,40,40) L_0x179e440/d;
L_0x17bc330/d .functor AND 1, L_0x17bdea0, L_0x17bb520, C4<1>, C4<1>;
L_0x17bc330 .delay 1 (40,40,40) L_0x17bc330/d;
L_0x17bc5a0/d .functor AND 1, L_0x179e0e0, L_0x17bbeb0, C4<1>, C4<1>;
L_0x17bc5a0 .delay 1 (40,40,40) L_0x17bc5a0/d;
L_0x17bc610/d .functor OR 1, L_0x17bc330, L_0x17bc5a0, C4<0>, C4<0>;
L_0x17bc610 .delay 1 (40,40,40) L_0x17bc610/d;
v0x13ebcc0_0 .net "AandB", 0 0, L_0x17bc330;  1 drivers
v0x13ebda0_0 .net "BxorSub", 0 0, L_0x17bb520;  1 drivers
v0x13eb870_0 .net "a", 0 0, L_0x17bdea0;  alias, 1 drivers
v0x13eb910_0 .net "b", 0 0, L_0x17be000;  alias, 1 drivers
v0x13eb480_0 .net "carryin", 0 0, L_0x17bbeb0;  alias, 1 drivers
v0x13eb540_0 .net "carryout", 0 0, L_0x17bc610;  alias, 1 drivers
v0x13e5ef0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13e5f90_0 .net "res", 0 0, L_0x179e440;  alias, 1 drivers
v0x13e5aa0_0 .net "xAorB", 0 0, L_0x179e0e0;  1 drivers
v0x13e5b60_0 .net "xAorBandCin", 0 0, L_0x17bc5a0;  1 drivers
S_0x13bc7f0 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x13c2f80 .param/l "i" 0 4 165, +C4<010111>;
S_0x13ab860 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x13bc7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17bdf40/d .functor AND 1, L_0x17c0980, L_0x176fa30, C4<1>, C4<1>;
L_0x17bdf40 .delay 1 (40,40,40) L_0x17bdf40/d;
L_0x17bc1d0/d .functor NAND 1, L_0x17c0980, L_0x176fa30, C4<1>, C4<1>;
L_0x17bc1d0 .delay 1 (20,20,20) L_0x17bc1d0/d;
L_0x17bd720/d .functor OR 1, L_0x17c0980, L_0x176fa30, C4<0>, C4<0>;
L_0x17bd720 .delay 1 (40,40,40) L_0x17bd720/d;
L_0x17be730/d .functor NOR 1, L_0x17c0980, L_0x176fa30, C4<0>, C4<0>;
L_0x17be730 .delay 1 (20,20,20) L_0x17be730/d;
L_0x17be7f0/d .functor XOR 1, L_0x17c0980, L_0x176fa30, C4<0>, C4<0>;
L_0x17be7f0 .delay 1 (40,40,40) L_0x17be7f0/d;
L_0x17bf2a0/d .functor NOT 1, L_0x176fc70, C4<0>, C4<0>, C4<0>;
L_0x17bf2a0 .delay 1 (10,10,10) L_0x17bf2a0/d;
L_0x17bf400/d .functor NOT 1, L_0x176fd10, C4<0>, C4<0>, C4<0>;
L_0x17bf400 .delay 1 (10,10,10) L_0x17bf400/d;
L_0x17bf4c0/d .functor NOT 1, L_0x17be1b0, C4<0>, C4<0>, C4<0>;
L_0x17bf4c0 .delay 1 (10,10,10) L_0x17bf4c0/d;
L_0x17bf670/d .functor AND 1, L_0x17bebc0, L_0x17bf2a0, L_0x17bf400, L_0x17bf4c0;
L_0x17bf670 .delay 1 (80,80,80) L_0x17bf670/d;
L_0x17bf870/d .functor AND 1, L_0x17bebc0, L_0x176fc70, L_0x17bf400, L_0x17bf4c0;
L_0x17bf870 .delay 1 (80,80,80) L_0x17bf870/d;
L_0x17bfa80/d .functor AND 1, L_0x17be7f0, L_0x17bf2a0, L_0x176fd10, L_0x17bf4c0;
L_0x17bfa80 .delay 1 (80,80,80) L_0x17bfa80/d;
L_0x17bfc60/d .functor AND 1, L_0x17bebc0, L_0x176fc70, L_0x176fd10, L_0x17bf4c0;
L_0x17bfc60 .delay 1 (80,80,80) L_0x17bfc60/d;
L_0x17bfe30/d .functor AND 1, L_0x17bdf40, L_0x17bf2a0, L_0x17bf400, L_0x17be1b0;
L_0x17bfe30 .delay 1 (80,80,80) L_0x17bfe30/d;
L_0x17c0010/d .functor AND 1, L_0x17bc1d0, L_0x176fc70, L_0x17bf400, L_0x17be1b0;
L_0x17c0010 .delay 1 (80,80,80) L_0x17c0010/d;
L_0x17bfdc0/d .functor AND 1, L_0x17be730, L_0x17bf2a0, L_0x176fd10, L_0x17be1b0;
L_0x17bfdc0 .delay 1 (80,80,80) L_0x17bfdc0/d;
L_0x17c03f0/d .functor AND 1, L_0x17bd720, L_0x176fc70, L_0x176fd10, L_0x17be1b0;
L_0x17c03f0 .delay 1 (80,80,80) L_0x17c03f0/d;
L_0x17c0590/0/0 .functor OR 1, L_0x17bf670, L_0x17bf870, L_0x17bfa80, L_0x17bfe30;
L_0x17c0590/0/4 .functor OR 1, L_0x17c0010, L_0x17bfdc0, L_0x17c03f0, L_0x17bfc60;
L_0x17c0590/d .functor OR 1, L_0x17c0590/0/0, L_0x17c0590/0/4, C4<0>, C4<0>;
L_0x17c0590 .delay 1 (160,160,160) L_0x17c0590/d;
v0x139f480_0 .net "a", 0 0, L_0x17c0980;  1 drivers
v0x139f540_0 .net "addSub", 0 0, L_0x17bebc0;  1 drivers
v0x1399090_0 .net "andRes", 0 0, L_0x17bdf40;  1 drivers
v0x1399160_0 .net "b", 0 0, L_0x176fa30;  1 drivers
v0x138d600_0 .net "carryIn", 0 0, L_0x17be660;  1 drivers
v0x138d6a0_0 .net "carryOut", 0 0, L_0x17bf0a0;  1 drivers
v0x1388750_0 .net "initialResult", 0 0, L_0x17c0590;  1 drivers
v0x13887f0_0 .net "isAdd", 0 0, L_0x17bf670;  1 drivers
v0x1388300_0 .net "isAnd", 0 0, L_0x17bfe30;  1 drivers
v0x13883a0_0 .net "isNand", 0 0, L_0x17c0010;  1 drivers
v0x1387f10_0 .net "isNor", 0 0, L_0x17bfdc0;  1 drivers
v0x1387fb0_0 .net "isOr", 0 0, L_0x17c03f0;  1 drivers
v0x1382950_0 .net "isSLT", 0 0, L_0x17bfc60;  1 drivers
v0x1382a10_0 .net "isSub", 0 0, L_0x17bf870;  1 drivers
v0x1382500_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13825a0_0 .net "isXor", 0 0, L_0x17bfa80;  1 drivers
v0x1382110_0 .net "nandRes", 0 0, L_0x17bc1d0;  1 drivers
v0x137cb50_0 .net "norRes", 0 0, L_0x17be730;  1 drivers
v0x137cc10_0 .net "orRes", 0 0, L_0x17bd720;  1 drivers
v0x137c700_0 .net "s0", 0 0, L_0x176fc70;  1 drivers
v0x137c7c0_0 .net "s0inv", 0 0, L_0x17bf2a0;  1 drivers
v0x137c310_0 .net "s1", 0 0, L_0x176fd10;  1 drivers
v0x137c3d0_0 .net "s1inv", 0 0, L_0x17bf400;  1 drivers
v0x136b3a0_0 .net "s2", 0 0, L_0x17be1b0;  1 drivers
v0x136b460_0 .net "s2inv", 0 0, L_0x17bf4c0;  1 drivers
v0x136af50_0 .net "xorRes", 0 0, L_0x17be7f0;  1 drivers
S_0x13ab020 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x13ab860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17be950/d .functor XOR 1, L_0x176fa30, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17be950 .delay 1 (40,40,40) L_0x17be950/d;
L_0x17bea10/d .functor XOR 1, L_0x17c0980, L_0x17be950, C4<0>, C4<0>;
L_0x17bea10 .delay 1 (40,40,40) L_0x17bea10/d;
L_0x17bebc0/d .functor XOR 1, L_0x17bea10, L_0x17be660, C4<0>, C4<0>;
L_0x17bebc0 .delay 1 (40,40,40) L_0x17bebc0/d;
L_0x17bedc0/d .functor AND 1, L_0x17c0980, L_0x17be950, C4<1>, C4<1>;
L_0x17bedc0 .delay 1 (40,40,40) L_0x17bedc0/d;
L_0x17bf030/d .functor AND 1, L_0x17bea10, L_0x17be660, C4<1>, C4<1>;
L_0x17bf030 .delay 1 (40,40,40) L_0x17bf030/d;
L_0x17bf0a0/d .functor OR 1, L_0x17bedc0, L_0x17bf030, C4<0>, C4<0>;
L_0x17bf0a0 .delay 1 (40,40,40) L_0x17bf0a0/d;
v0x13a5a90_0 .net "AandB", 0 0, L_0x17bedc0;  1 drivers
v0x13a5b70_0 .net "BxorSub", 0 0, L_0x17be950;  1 drivers
v0x13a5640_0 .net "a", 0 0, L_0x17c0980;  alias, 1 drivers
v0x13a56e0_0 .net "b", 0 0, L_0x176fa30;  alias, 1 drivers
v0x13a5250_0 .net "carryin", 0 0, L_0x17be660;  alias, 1 drivers
v0x13a5310_0 .net "carryout", 0 0, L_0x17bf0a0;  alias, 1 drivers
v0x139fcc0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x139fd60_0 .net "res", 0 0, L_0x17bebc0;  alias, 1 drivers
v0x139f870_0 .net "xAorB", 0 0, L_0x17bea10;  1 drivers
v0x139f930_0 .net "xAorBandCin", 0 0, L_0x17bf030;  1 drivers
S_0x136ab60 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1382ad0 .param/l "i" 0 4 165, +C4<011000>;
S_0x13655a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x136ab60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17c0a20/d .functor AND 1, L_0x17c3800, L_0x17c3960, C4<1>, C4<1>;
L_0x17c0a20 .delay 1 (40,40,40) L_0x17c0a20/d;
L_0x17c0200/d .functor NAND 1, L_0x17c3800, L_0x17c3960, C4<1>, C4<1>;
L_0x17c0200 .delay 1 (20,20,20) L_0x17c0200/d;
L_0x17be2f0/d .functor OR 1, L_0x17c3800, L_0x17c3960, C4<0>, C4<0>;
L_0x17be2f0 .delay 1 (40,40,40) L_0x17be2f0/d;
L_0x17be4e0/d .functor NOR 1, L_0x17c3800, L_0x17c3960, C4<0>, C4<0>;
L_0x17be4e0 .delay 1 (20,20,20) L_0x17be4e0/d;
L_0x17c1780/d .functor XOR 1, L_0x17c3800, L_0x17c3960, C4<0>, C4<0>;
L_0x17c1780 .delay 1 (40,40,40) L_0x17c1780/d;
L_0x17c2170/d .functor NOT 1, L_0x17c1390, C4<0>, C4<0>, C4<0>;
L_0x17c2170 .delay 1 (10,10,10) L_0x17c2170/d;
L_0x17c22d0/d .functor NOT 1, L_0x17c1430, C4<0>, C4<0>, C4<0>;
L_0x17c22d0 .delay 1 (10,10,10) L_0x17c22d0/d;
L_0x17c2390/d .functor NOT 1, L_0x17c14d0, C4<0>, C4<0>, C4<0>;
L_0x17c2390 .delay 1 (10,10,10) L_0x17c2390/d;
L_0x17c2540/d .functor AND 1, L_0x17c1ab0, L_0x17c2170, L_0x17c22d0, L_0x17c2390;
L_0x17c2540 .delay 1 (80,80,80) L_0x17c2540/d;
L_0x17c26f0/d .functor AND 1, L_0x17c1ab0, L_0x17c1390, L_0x17c22d0, L_0x17c2390;
L_0x17c26f0 .delay 1 (80,80,80) L_0x17c26f0/d;
L_0x17c2900/d .functor AND 1, L_0x17c1780, L_0x17c2170, L_0x17c1430, L_0x17c2390;
L_0x17c2900 .delay 1 (80,80,80) L_0x17c2900/d;
L_0x17c2ae0/d .functor AND 1, L_0x17c1ab0, L_0x17c1390, L_0x17c1430, L_0x17c2390;
L_0x17c2ae0 .delay 1 (80,80,80) L_0x17c2ae0/d;
L_0x17c2cb0/d .functor AND 1, L_0x17c0a20, L_0x17c2170, L_0x17c22d0, L_0x17c14d0;
L_0x17c2cb0 .delay 1 (80,80,80) L_0x17c2cb0/d;
L_0x17c2e90/d .functor AND 1, L_0x17c0200, L_0x17c1390, L_0x17c22d0, L_0x17c14d0;
L_0x17c2e90 .delay 1 (80,80,80) L_0x17c2e90/d;
L_0x17c2c40/d .functor AND 1, L_0x17be4e0, L_0x17c2170, L_0x17c1430, L_0x17c14d0;
L_0x17c2c40 .delay 1 (80,80,80) L_0x17c2c40/d;
L_0x17c3270/d .functor AND 1, L_0x17be2f0, L_0x17c1390, L_0x17c1430, L_0x17c14d0;
L_0x17c3270 .delay 1 (80,80,80) L_0x17c3270/d;
L_0x17c3410/0/0 .functor OR 1, L_0x17c2540, L_0x17c26f0, L_0x17c2900, L_0x17c2cb0;
L_0x17c3410/0/4 .functor OR 1, L_0x17c2e90, L_0x17c2c40, L_0x17c3270, L_0x17c2ae0;
L_0x17c3410/d .functor OR 1, L_0x17c3410/0/0, L_0x17c3410/0/4, C4<0>, C4<0>;
L_0x17c3410 .delay 1 (160,160,160) L_0x17c3410/d;
v0x1348210_0 .net "a", 0 0, L_0x17c3800;  1 drivers
v0x13482d0_0 .net "addSub", 0 0, L_0x17c1ab0;  1 drivers
v0x1347dc0_0 .net "andRes", 0 0, L_0x17c0a20;  1 drivers
v0x1347e90_0 .net "b", 0 0, L_0x17c3960;  1 drivers
v0x13479d0_0 .net "carryIn", 0 0, L_0x17c12f0;  1 drivers
v0x1347a70_0 .net "carryOut", 0 0, L_0x17c1f70;  1 drivers
v0x14cc640_0 .net "initialResult", 0 0, L_0x17c3410;  1 drivers
v0x14cc6e0_0 .net "isAdd", 0 0, L_0x17c2540;  1 drivers
v0x14cc1f0_0 .net "isAnd", 0 0, L_0x17c2cb0;  1 drivers
v0x14cc290_0 .net "isNand", 0 0, L_0x17c2e90;  1 drivers
v0x14cbe00_0 .net "isNor", 0 0, L_0x17c2c40;  1 drivers
v0x14cbea0_0 .net "isOr", 0 0, L_0x17c3270;  1 drivers
v0x14c6870_0 .net "isSLT", 0 0, L_0x17c2ae0;  1 drivers
v0x14c6930_0 .net "isSub", 0 0, L_0x17c26f0;  1 drivers
v0x14c6420_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x14c64c0_0 .net "isXor", 0 0, L_0x17c2900;  1 drivers
v0x14c6030_0 .net "nandRes", 0 0, L_0x17c0200;  1 drivers
v0x14c0aa0_0 .net "norRes", 0 0, L_0x17be4e0;  1 drivers
v0x14c0b60_0 .net "orRes", 0 0, L_0x17be2f0;  1 drivers
v0x14c0650_0 .net "s0", 0 0, L_0x17c1390;  1 drivers
v0x14c0710_0 .net "s0inv", 0 0, L_0x17c2170;  1 drivers
v0x14c0260_0 .net "s1", 0 0, L_0x17c1430;  1 drivers
v0x14c0320_0 .net "s1inv", 0 0, L_0x17c22d0;  1 drivers
v0x14b9eb0_0 .net "s2", 0 0, L_0x17c14d0;  1 drivers
v0x14b9f70_0 .net "s2inv", 0 0, L_0x17c2390;  1 drivers
v0x14ae420_0 .net "xorRes", 0 0, L_0x17c1780;  1 drivers
S_0x1364d60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x13655a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17c1840/d .functor XOR 1, L_0x17c3960, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17c1840 .delay 1 (40,40,40) L_0x17c1840/d;
L_0x17c19a0/d .functor XOR 1, L_0x17c3800, L_0x17c1840, C4<0>, C4<0>;
L_0x17c19a0 .delay 1 (40,40,40) L_0x17c19a0/d;
L_0x17c1ab0/d .functor XOR 1, L_0x17c19a0, L_0x17c12f0, C4<0>, C4<0>;
L_0x17c1ab0 .delay 1 (40,40,40) L_0x17c1ab0/d;
L_0x17c1cb0/d .functor AND 1, L_0x17c3800, L_0x17c1840, C4<1>, C4<1>;
L_0x17c1cb0 .delay 1 (40,40,40) L_0x17c1cb0/d;
L_0x17be360/d .functor AND 1, L_0x17c19a0, L_0x17c12f0, C4<1>, C4<1>;
L_0x17be360 .delay 1 (40,40,40) L_0x17be360/d;
L_0x17c1f70/d .functor OR 1, L_0x17c1cb0, L_0x17be360, C4<0>, C4<0>;
L_0x17c1f70 .delay 1 (40,40,40) L_0x17c1f70/d;
v0x135f7a0_0 .net "AandB", 0 0, L_0x17c1cb0;  1 drivers
v0x135f880_0 .net "BxorSub", 0 0, L_0x17c1840;  1 drivers
v0x135f350_0 .net "a", 0 0, L_0x17c3800;  alias, 1 drivers
v0x135f3f0_0 .net "b", 0 0, L_0x17c3960;  alias, 1 drivers
v0x135ef60_0 .net "carryin", 0 0, L_0x17c12f0;  alias, 1 drivers
v0x135f020_0 .net "carryout", 0 0, L_0x17c1f70;  alias, 1 drivers
v0x1358b50_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1358bf0_0 .net "res", 0 0, L_0x17c1ab0;  alias, 1 drivers
v0x134d0c0_0 .net "xAorB", 0 0, L_0x17c19a0;  1 drivers
v0x134d180_0 .net "xAorBandCin", 0 0, L_0x17be360;  1 drivers
S_0x14a9570 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x14c69f0 .param/l "i" 0 4 165, +C4<011001>;
S_0x14a9120 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x14a9570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17c38a0/d .functor AND 1, L_0x17c62e0, L_0x17c6440, C4<1>, C4<1>;
L_0x17c38a0 .delay 1 (40,40,40) L_0x17c38a0/d;
L_0x17c3080/d .functor NAND 1, L_0x17c62e0, L_0x17c6440, C4<1>, C4<1>;
L_0x17c3080 .delay 1 (20,20,20) L_0x17c3080/d;
L_0x17c1660/d .functor OR 1, L_0x17c62e0, L_0x17c6440, C4<0>, C4<0>;
L_0x17c1660 .delay 1 (40,40,40) L_0x17c1660/d;
L_0x17c40b0/d .functor NOR 1, L_0x17c62e0, L_0x17c6440, C4<0>, C4<0>;
L_0x17c40b0 .delay 1 (20,20,20) L_0x17c40b0/d;
L_0x17c4170/d .functor XOR 1, L_0x17c62e0, L_0x17c6440, C4<0>, C4<0>;
L_0x17c4170 .delay 1 (40,40,40) L_0x17c4170/d;
L_0x17c4c00/d .functor NOT 1, L_0x17c3bb0, C4<0>, C4<0>, C4<0>;
L_0x17c4c00 .delay 1 (10,10,10) L_0x17c4c00/d;
L_0x17c4d60/d .functor NOT 1, L_0x17c3c50, C4<0>, C4<0>, C4<0>;
L_0x17c4d60 .delay 1 (10,10,10) L_0x17c4d60/d;
L_0x17c4e20/d .functor NOT 1, L_0x17c3cf0, C4<0>, C4<0>, C4<0>;
L_0x17c4e20 .delay 1 (10,10,10) L_0x17c4e20/d;
L_0x17c4fd0/d .functor AND 1, L_0x17c4540, L_0x17c4c00, L_0x17c4d60, L_0x17c4e20;
L_0x17c4fd0 .delay 1 (80,80,80) L_0x17c4fd0/d;
L_0x17c51d0/d .functor AND 1, L_0x17c4540, L_0x17c3bb0, L_0x17c4d60, L_0x17c4e20;
L_0x17c51d0 .delay 1 (80,80,80) L_0x17c51d0/d;
L_0x17c53e0/d .functor AND 1, L_0x17c4170, L_0x17c4c00, L_0x17c3c50, L_0x17c4e20;
L_0x17c53e0 .delay 1 (80,80,80) L_0x17c53e0/d;
L_0x17c55c0/d .functor AND 1, L_0x17c4540, L_0x17c3bb0, L_0x17c3c50, L_0x17c4e20;
L_0x17c55c0 .delay 1 (80,80,80) L_0x17c55c0/d;
L_0x17c5790/d .functor AND 1, L_0x17c38a0, L_0x17c4c00, L_0x17c4d60, L_0x17c3cf0;
L_0x17c5790 .delay 1 (80,80,80) L_0x17c5790/d;
L_0x17c5970/d .functor AND 1, L_0x17c3080, L_0x17c3bb0, L_0x17c4d60, L_0x17c3cf0;
L_0x17c5970 .delay 1 (80,80,80) L_0x17c5970/d;
L_0x17c5720/d .functor AND 1, L_0x17c40b0, L_0x17c4c00, L_0x17c3c50, L_0x17c3cf0;
L_0x17c5720 .delay 1 (80,80,80) L_0x17c5720/d;
L_0x17c5d50/d .functor AND 1, L_0x17c1660, L_0x17c3bb0, L_0x17c3c50, L_0x17c3cf0;
L_0x17c5d50 .delay 1 (80,80,80) L_0x17c5d50/d;
L_0x17c5ef0/0/0 .functor OR 1, L_0x17c4fd0, L_0x17c51d0, L_0x17c53e0, L_0x17c5790;
L_0x17c5ef0/0/4 .functor OR 1, L_0x17c5970, L_0x17c5720, L_0x17c5d50, L_0x17c55c0;
L_0x17c5ef0/d .functor OR 1, L_0x17c5ef0/0/0, L_0x17c5ef0/0/4, C4<0>, C4<0>;
L_0x17c5ef0 .delay 1 (160,160,160) L_0x17c5ef0/d;
v0x148bdb0_0 .net "a", 0 0, L_0x17c62e0;  1 drivers
v0x148be70_0 .net "addSub", 0 0, L_0x17c4540;  1 drivers
v0x148b9c0_0 .net "andRes", 0 0, L_0x17c38a0;  1 drivers
v0x148ba90_0 .net "b", 0 0, L_0x17c6440;  1 drivers
v0x1486430_0 .net "carryIn", 0 0, L_0x17c3b10;  1 drivers
v0x14864d0_0 .net "carryOut", 0 0, L_0x17c4a00;  1 drivers
v0x1485fe0_0 .net "initialResult", 0 0, L_0x17c5ef0;  1 drivers
v0x1486080_0 .net "isAdd", 0 0, L_0x17c4fd0;  1 drivers
v0x1485bf0_0 .net "isAnd", 0 0, L_0x17c5790;  1 drivers
v0x1485c90_0 .net "isNand", 0 0, L_0x17c5970;  1 drivers
v0x1480660_0 .net "isNor", 0 0, L_0x17c5720;  1 drivers
v0x1480700_0 .net "isOr", 0 0, L_0x17c5d50;  1 drivers
v0x1480210_0 .net "isSLT", 0 0, L_0x17c55c0;  1 drivers
v0x14802d0_0 .net "isSub", 0 0, L_0x17c51d0;  1 drivers
v0x147fe20_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x147fec0_0 .net "isXor", 0 0, L_0x17c53e0;  1 drivers
v0x1479a30_0 .net "nandRes", 0 0, L_0x17c3080;  1 drivers
v0x146dfa0_0 .net "norRes", 0 0, L_0x17c40b0;  1 drivers
v0x146e060_0 .net "orRes", 0 0, L_0x17c1660;  1 drivers
v0x14690f0_0 .net "s0", 0 0, L_0x17c3bb0;  1 drivers
v0x14691b0_0 .net "s0inv", 0 0, L_0x17c4c00;  1 drivers
v0x1468ca0_0 .net "s1", 0 0, L_0x17c3c50;  1 drivers
v0x1468d60_0 .net "s1inv", 0 0, L_0x17c4d60;  1 drivers
v0x14688b0_0 .net "s2", 0 0, L_0x17c3cf0;  1 drivers
v0x1468970_0 .net "s2inv", 0 0, L_0x17c4e20;  1 drivers
v0x14632f0_0 .net "xorRes", 0 0, L_0x17c4170;  1 drivers
S_0x14a37a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x14a9120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17c42d0/d .functor XOR 1, L_0x17c6440, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17c42d0 .delay 1 (40,40,40) L_0x17c42d0/d;
L_0x17c4390/d .functor XOR 1, L_0x17c62e0, L_0x17c42d0, C4<0>, C4<0>;
L_0x17c4390 .delay 1 (40,40,40) L_0x17c4390/d;
L_0x17c4540/d .functor XOR 1, L_0x17c4390, L_0x17c3b10, C4<0>, C4<0>;
L_0x17c4540 .delay 1 (40,40,40) L_0x17c4540/d;
L_0x17c4740/d .functor AND 1, L_0x17c62e0, L_0x17c42d0, C4<1>, C4<1>;
L_0x17c4740 .delay 1 (40,40,40) L_0x17c4740/d;
L_0x17c16d0/d .functor AND 1, L_0x17c4390, L_0x17c3b10, C4<1>, C4<1>;
L_0x17c16d0 .delay 1 (40,40,40) L_0x17c16d0/d;
L_0x17c4a00/d .functor OR 1, L_0x17c4740, L_0x17c16d0, C4<0>, C4<0>;
L_0x17c4a00 .delay 1 (40,40,40) L_0x17c4a00/d;
v0x14a3350_0 .net "AandB", 0 0, L_0x17c4740;  1 drivers
v0x14a3430_0 .net "BxorSub", 0 0, L_0x17c42d0;  1 drivers
v0x14a2f60_0 .net "a", 0 0, L_0x17c62e0;  alias, 1 drivers
v0x14a3000_0 .net "b", 0 0, L_0x17c6440;  alias, 1 drivers
v0x149d9d0_0 .net "carryin", 0 0, L_0x17c3b10;  alias, 1 drivers
v0x149da90_0 .net "carryout", 0 0, L_0x17c4a00;  alias, 1 drivers
v0x149d580_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x149d620_0 .net "res", 0 0, L_0x17c4540;  alias, 1 drivers
v0x149d190_0 .net "xAorB", 0 0, L_0x17c4390;  1 drivers
v0x149d250_0 .net "xAorBandCin", 0 0, L_0x17c16d0;  1 drivers
S_0x1462ea0 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x146e120 .param/l "i" 0 4 165, +C4<011010>;
S_0x1462ab0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1462ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17c6380/d .functor AND 1, L_0x17c8da0, L_0x17c8f00, C4<1>, C4<1>;
L_0x17c6380 .delay 1 (40,40,40) L_0x17c6380/d;
L_0x17c5b60/d .functor NAND 1, L_0x17c8da0, L_0x17c8f00, C4<1>, C4<1>;
L_0x17c5b60 .delay 1 (20,20,20) L_0x17c5b60/d;
L_0x17c3e30/d .functor OR 1, L_0x17c8da0, L_0x17c8f00, C4<0>, C4<0>;
L_0x17c3e30 .delay 1 (40,40,40) L_0x17c3e30/d;
L_0x17c6bc0/d .functor NOR 1, L_0x17c8da0, L_0x17c8f00, C4<0>, C4<0>;
L_0x17c6bc0 .delay 1 (20,20,20) L_0x17c6bc0/d;
L_0x17c6c80/d .functor XOR 1, L_0x17c8da0, L_0x17c8f00, C4<0>, C4<0>;
L_0x17c6c80 .delay 1 (40,40,40) L_0x17c6c80/d;
L_0x17c7710/d .functor NOT 1, L_0x17c6690, C4<0>, C4<0>, C4<0>;
L_0x17c7710 .delay 1 (10,10,10) L_0x17c7710/d;
L_0x17c7870/d .functor NOT 1, L_0x17c6730, C4<0>, C4<0>, C4<0>;
L_0x17c7870 .delay 1 (10,10,10) L_0x17c7870/d;
L_0x17c7930/d .functor NOT 1, L_0x17c67d0, C4<0>, C4<0>, C4<0>;
L_0x17c7930 .delay 1 (10,10,10) L_0x17c7930/d;
L_0x17c7ae0/d .functor AND 1, L_0x17c7050, L_0x17c7710, L_0x17c7870, L_0x17c7930;
L_0x17c7ae0 .delay 1 (80,80,80) L_0x17c7ae0/d;
L_0x17c7c90/d .functor AND 1, L_0x17c7050, L_0x17c6690, L_0x17c7870, L_0x17c7930;
L_0x17c7c90 .delay 1 (80,80,80) L_0x17c7c90/d;
L_0x17c7ea0/d .functor AND 1, L_0x17c6c80, L_0x17c7710, L_0x17c6730, L_0x17c7930;
L_0x17c7ea0 .delay 1 (80,80,80) L_0x17c7ea0/d;
L_0x17c8080/d .functor AND 1, L_0x17c7050, L_0x17c6690, L_0x17c6730, L_0x17c7930;
L_0x17c8080 .delay 1 (80,80,80) L_0x17c8080/d;
L_0x17c8250/d .functor AND 1, L_0x17c6380, L_0x17c7710, L_0x17c7870, L_0x17c67d0;
L_0x17c8250 .delay 1 (80,80,80) L_0x17c8250/d;
L_0x17c8430/d .functor AND 1, L_0x17c5b60, L_0x17c6690, L_0x17c7870, L_0x17c67d0;
L_0x17c8430 .delay 1 (80,80,80) L_0x17c8430/d;
L_0x17c81e0/d .functor AND 1, L_0x17c6bc0, L_0x17c7710, L_0x17c6730, L_0x17c67d0;
L_0x17c81e0 .delay 1 (80,80,80) L_0x17c81e0/d;
L_0x17c8810/d .functor AND 1, L_0x17c3e30, L_0x17c6690, L_0x17c6730, L_0x17c67d0;
L_0x17c8810 .delay 1 (80,80,80) L_0x17c8810/d;
L_0x17c89b0/0/0 .functor OR 1, L_0x17c7ae0, L_0x17c7c90, L_0x17c7ea0, L_0x17c8250;
L_0x17c89b0/0/4 .functor OR 1, L_0x17c8430, L_0x17c81e0, L_0x17c8810, L_0x17c8080;
L_0x17c89b0/d .functor OR 1, L_0x17c89b0/0/0, L_0x17c89b0/0/4, C4<0>, C4<0>;
L_0x17c89b0 .delay 1 (160,160,160) L_0x17c89b0/d;
v0x1445f10_0 .net "a", 0 0, L_0x17c8da0;  1 drivers
v0x1445fd0_0 .net "addSub", 0 0, L_0x17c7050;  1 drivers
v0x1445ac0_0 .net "andRes", 0 0, L_0x17c6380;  1 drivers
v0x1445b90_0 .net "b", 0 0, L_0x17c8f00;  1 drivers
v0x14456d0_0 .net "carryIn", 0 0, L_0x17c65f0;  1 drivers
v0x1445770_0 .net "carryOut", 0 0, L_0x17c7510;  1 drivers
v0x1440110_0 .net "initialResult", 0 0, L_0x17c89b0;  1 drivers
v0x14401b0_0 .net "isAdd", 0 0, L_0x17c7ae0;  1 drivers
v0x143fcc0_0 .net "isAnd", 0 0, L_0x17c8250;  1 drivers
v0x143fd60_0 .net "isNand", 0 0, L_0x17c8430;  1 drivers
v0x143f8d0_0 .net "isNor", 0 0, L_0x17c81e0;  1 drivers
v0x143f970_0 .net "isOr", 0 0, L_0x17c8810;  1 drivers
v0x14394d0_0 .net "isSLT", 0 0, L_0x17c8080;  1 drivers
v0x1439590_0 .net "isSub", 0 0, L_0x17c7c90;  1 drivers
v0x1428bc0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1428c60_0 .net "isXor", 0 0, L_0x17c7ea0;  1 drivers
v0x1428780_0 .net "nandRes", 0 0, L_0x17c5b60;  1 drivers
v0x1428390_0 .net "norRes", 0 0, L_0x17c6bc0;  1 drivers
v0x1428450_0 .net "orRes", 0 0, L_0x17c3e30;  1 drivers
v0x1422df0_0 .net "s0", 0 0, L_0x17c6690;  1 drivers
v0x1422eb0_0 .net "s0inv", 0 0, L_0x17c7710;  1 drivers
v0x14229b0_0 .net "s1", 0 0, L_0x17c6730;  1 drivers
v0x1422a70_0 .net "s1inv", 0 0, L_0x17c7870;  1 drivers
v0x14225c0_0 .net "s2", 0 0, L_0x17c67d0;  1 drivers
v0x1422680_0 .net "s2inv", 0 0, L_0x17c7930;  1 drivers
v0x15b1a60_0 .net "xorRes", 0 0, L_0x17c6c80;  1 drivers
S_0x145d0a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1462ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17c6de0/d .functor XOR 1, L_0x17c8f00, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17c6de0 .delay 1 (40,40,40) L_0x17c6de0/d;
L_0x17c6ea0/d .functor XOR 1, L_0x17c8da0, L_0x17c6de0, C4<0>, C4<0>;
L_0x17c6ea0 .delay 1 (40,40,40) L_0x17c6ea0/d;
L_0x17c7050/d .functor XOR 1, L_0x17c6ea0, L_0x17c65f0, C4<0>, C4<0>;
L_0x17c7050 .delay 1 (40,40,40) L_0x17c7050/d;
L_0x17c7250/d .functor AND 1, L_0x17c8da0, L_0x17c6de0, C4<1>, C4<1>;
L_0x17c7250 .delay 1 (40,40,40) L_0x17c7250/d;
L_0x17c3ea0/d .functor AND 1, L_0x17c6ea0, L_0x17c65f0, C4<1>, C4<1>;
L_0x17c3ea0 .delay 1 (40,40,40) L_0x17c3ea0/d;
L_0x17c7510/d .functor OR 1, L_0x17c7250, L_0x17c3ea0, C4<0>, C4<0>;
L_0x17c7510 .delay 1 (40,40,40) L_0x17c7510/d;
v0x145ccb0_0 .net "AandB", 0 0, L_0x17c7250;  1 drivers
v0x145cd90_0 .net "BxorSub", 0 0, L_0x17c6de0;  1 drivers
v0x14568e0_0 .net "a", 0 0, L_0x17c8da0;  alias, 1 drivers
v0x1456980_0 .net "b", 0 0, L_0x17c8f00;  alias, 1 drivers
v0x144bd10_0 .net "carryin", 0 0, L_0x17c65f0;  alias, 1 drivers
v0x144bdd0_0 .net "carryout", 0 0, L_0x17c7510;  alias, 1 drivers
v0x144b8c0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x144b960_0 .net "res", 0 0, L_0x17c7050;  alias, 1 drivers
v0x144b4d0_0 .net "xAorB", 0 0, L_0x17c6ea0;  1 drivers
v0x144b590_0 .net "xAorBandCin", 0 0, L_0x17c3ea0;  1 drivers
S_0x158e840 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1439650 .param/l "i" 0 4 165, +C4<011011>;
S_0x13cd720 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x158e840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17c8e40/d .functor AND 1, L_0x17cb7f0, L_0x17cb950, C4<1>, C4<1>;
L_0x17c8e40 .delay 1 (40,40,40) L_0x17c8e40/d;
L_0x17c6a70/d .functor NAND 1, L_0x17cb7f0, L_0x17cb950, C4<1>, C4<1>;
L_0x17c6a70 .delay 1 (20,20,20) L_0x17c6a70/d;
L_0x17c6910/d .functor OR 1, L_0x17cb7f0, L_0x17cb950, C4<0>, C4<0>;
L_0x17c6910 .delay 1 (40,40,40) L_0x17c6910/d;
L_0x17c9660/d .functor NOR 1, L_0x17cb7f0, L_0x17cb950, C4<0>, C4<0>;
L_0x17c9660 .delay 1 (20,20,20) L_0x17c9660/d;
L_0x17c9720/d .functor XOR 1, L_0x17cb7f0, L_0x17cb950, C4<0>, C4<0>;
L_0x17c9720 .delay 1 (40,40,40) L_0x17c9720/d;
L_0x17ca1b0/d .functor NOT 1, L_0x17a0c90, C4<0>, C4<0>, C4<0>;
L_0x17ca1b0 .delay 1 (10,10,10) L_0x17ca1b0/d;
L_0x17ca310/d .functor NOT 1, L_0x17c90b0, C4<0>, C4<0>, C4<0>;
L_0x17ca310 .delay 1 (10,10,10) L_0x17ca310/d;
L_0x17ca3d0/d .functor NOT 1, L_0x17c9150, C4<0>, C4<0>, C4<0>;
L_0x17ca3d0 .delay 1 (10,10,10) L_0x17ca3d0/d;
L_0x17ca580/d .functor AND 1, L_0x17c9af0, L_0x17ca1b0, L_0x17ca310, L_0x17ca3d0;
L_0x17ca580 .delay 1 (80,80,80) L_0x17ca580/d;
L_0x17ca730/d .functor AND 1, L_0x17c9af0, L_0x17a0c90, L_0x17ca310, L_0x17ca3d0;
L_0x17ca730 .delay 1 (80,80,80) L_0x17ca730/d;
L_0x17ca940/d .functor AND 1, L_0x17c9720, L_0x17ca1b0, L_0x17c90b0, L_0x17ca3d0;
L_0x17ca940 .delay 1 (80,80,80) L_0x17ca940/d;
L_0x17cab20/d .functor AND 1, L_0x17c9af0, L_0x17a0c90, L_0x17c90b0, L_0x17ca3d0;
L_0x17cab20 .delay 1 (80,80,80) L_0x17cab20/d;
L_0x17cacf0/d .functor AND 1, L_0x17c8e40, L_0x17ca1b0, L_0x17ca310, L_0x17c9150;
L_0x17cacf0 .delay 1 (80,80,80) L_0x17cacf0/d;
L_0x17caed0/d .functor AND 1, L_0x17c6a70, L_0x17a0c90, L_0x17ca310, L_0x17c9150;
L_0x17caed0 .delay 1 (80,80,80) L_0x17caed0/d;
L_0x17cac80/d .functor AND 1, L_0x17c9660, L_0x17ca1b0, L_0x17c90b0, L_0x17c9150;
L_0x17cac80 .delay 1 (80,80,80) L_0x17cac80/d;
L_0x17cb260/d .functor AND 1, L_0x17c6910, L_0x17a0c90, L_0x17c90b0, L_0x17c9150;
L_0x17cb260 .delay 1 (80,80,80) L_0x17cb260/d;
L_0x17cb400/0/0 .functor OR 1, L_0x17ca580, L_0x17ca730, L_0x17ca940, L_0x17cacf0;
L_0x17cb400/0/4 .functor OR 1, L_0x17caed0, L_0x17cac80, L_0x17cb260, L_0x17cab20;
L_0x17cb400/d .functor OR 1, L_0x17cb400/0/0, L_0x17cb400/0/4, C4<0>, C4<0>;
L_0x17cb400 .delay 1 (160,160,160) L_0x17cb400/d;
v0x13f0bc0_0 .net "a", 0 0, L_0x17cb7f0;  1 drivers
v0x13f0c80_0 .net "addSub", 0 0, L_0x17c9af0;  1 drivers
v0x13d37f0_0 .net "andRes", 0 0, L_0x17c8e40;  1 drivers
v0x13d38c0_0 .net "b", 0 0, L_0x17cb950;  1 drivers
v0x13b6430_0 .net "carryIn", 0 0, L_0x17a0b60;  1 drivers
v0x13b64d0_0 .net "carryOut", 0 0, L_0x17c9fb0;  1 drivers
v0x13b0710_0 .net "initialResult", 0 0, L_0x17cb400;  1 drivers
v0x13b07b0_0 .net "isAdd", 0 0, L_0x17ca580;  1 drivers
v0x13b0850_0 .net "isAnd", 0 0, L_0x17cacf0;  1 drivers
v0x1393370_0 .net "isNand", 0 0, L_0x17caed0;  1 drivers
v0x1393410_0 .net "isNor", 0 0, L_0x17cac80;  1 drivers
v0x13934b0_0 .net "isOr", 0 0, L_0x17cb260;  1 drivers
v0x1375f70_0 .net "isSLT", 0 0, L_0x17cab20;  1 drivers
v0x1376010_0 .net "isSub", 0 0, L_0x17ca730;  1 drivers
v0x1370250_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x13702f0_0 .net "isXor", 0 0, L_0x17ca940;  1 drivers
v0x1352e30_0 .net "nandRes", 0 0, L_0x17c6a70;  1 drivers
v0x14d14f0_0 .net "norRes", 0 0, L_0x17c9660;  1 drivers
v0x14d1590_0 .net "orRes", 0 0, L_0x17c6910;  1 drivers
v0x14b4190_0 .net "s0", 0 0, L_0x17a0c90;  1 drivers
v0x14b4250_0 .net "s0inv", 0 0, L_0x17ca1b0;  1 drivers
v0x1496db0_0 .net "s1", 0 0, L_0x17c90b0;  1 drivers
v0x1496e70_0 .net "s1inv", 0 0, L_0x17ca310;  1 drivers
v0x1491090_0 .net "s2", 0 0, L_0x17c9150;  1 drivers
v0x1491150_0 .net "s2inv", 0 0, L_0x17ca3d0;  1 drivers
v0x1473d10_0 .net "xorRes", 0 0, L_0x17c9720;  1 drivers
S_0x15b79f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x13cd720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17c9880/d .functor XOR 1, L_0x17cb950, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17c9880 .delay 1 (40,40,40) L_0x17c9880/d;
L_0x17c9940/d .functor XOR 1, L_0x17cb7f0, L_0x17c9880, C4<0>, C4<0>;
L_0x17c9940 .delay 1 (40,40,40) L_0x17c9940/d;
L_0x17c9af0/d .functor XOR 1, L_0x17c9940, L_0x17a0b60, C4<0>, C4<0>;
L_0x17c9af0 .delay 1 (40,40,40) L_0x17c9af0/d;
L_0x17c9cf0/d .functor AND 1, L_0x17cb7f0, L_0x17c9880, C4<1>, C4<1>;
L_0x17c9cf0 .delay 1 (40,40,40) L_0x17c9cf0/d;
L_0x17c6980/d .functor AND 1, L_0x17c9940, L_0x17a0b60, C4<1>, C4<1>;
L_0x17c6980 .delay 1 (40,40,40) L_0x17c6980/d;
L_0x17c9fb0/d .functor OR 1, L_0x17c9cf0, L_0x17c6980, C4<0>, C4<0>;
L_0x17c9fb0 .delay 1 (40,40,40) L_0x17c9fb0/d;
v0x15b1d20_0 .net "AandB", 0 0, L_0x17c9cf0;  1 drivers
v0x15b1e00_0 .net "BxorSub", 0 0, L_0x17c9880;  1 drivers
v0x1594910_0 .net "a", 0 0, L_0x17cb7f0;  alias, 1 drivers
v0x15949e0_0 .net "b", 0 0, L_0x17cb950;  alias, 1 drivers
v0x15774e0_0 .net "carryin", 0 0, L_0x17a0b60;  alias, 1 drivers
v0x15775a0_0 .net "carryout", 0 0, L_0x17c9fb0;  alias, 1 drivers
v0x15717c0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1571860_0 .net "res", 0 0, L_0x17c9af0;  alias, 1 drivers
v0x15543c0_0 .net "xAorB", 0 0, L_0x17c9940;  1 drivers
v0x1554480_0 .net "xAorBandCin", 0 0, L_0x17c6980;  1 drivers
S_0x1450c10 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x13d3990 .param/l "i" 0 4 165, +C4<011100>;
S_0x14337b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1450c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17cb890/d .functor AND 1, L_0x17ce490, L_0x17ce5f0, C4<1>, C4<1>;
L_0x17cb890 .delay 1 (40,40,40) L_0x17cb890/d;
L_0x17cb0c0/d .functor NAND 1, L_0x17ce490, L_0x17ce5f0, C4<1>, C4<1>;
L_0x17cb0c0 .delay 1 (20,20,20) L_0x17cb0c0/d;
L_0x17c92e0/d .functor OR 1, L_0x17ce490, L_0x17ce5f0, C4<0>, C4<0>;
L_0x17c92e0 .delay 1 (40,40,40) L_0x17c92e0/d;
L_0x17c95e0/d .functor NOR 1, L_0x17ce490, L_0x17ce5f0, C4<0>, C4<0>;
L_0x17c95e0 .delay 1 (20,20,20) L_0x17c95e0/d;
L_0x17cc460/d .functor XOR 1, L_0x17ce490, L_0x17ce5f0, C4<0>, C4<0>;
L_0x17cc460 .delay 1 (40,40,40) L_0x17cc460/d;
L_0x17cce70/d .functor NOT 1, L_0x17cbfb0, C4<0>, C4<0>, C4<0>;
L_0x17cce70 .delay 1 (10,10,10) L_0x17cce70/d;
L_0x1526fc0/d .functor NOT 1, L_0x17cc050, C4<0>, C4<0>, C4<0>;
L_0x1526fc0 .delay 1 (10,10,10) L_0x1526fc0/d;
L_0x17cd020/d .functor NOT 1, L_0x17cc0f0, C4<0>, C4<0>, C4<0>;
L_0x17cd020 .delay 1 (10,10,10) L_0x17cd020/d;
L_0x17cd220/d .functor AND 1, L_0x17cc790, L_0x17cce70, L_0x1526fc0, L_0x17cd020;
L_0x17cd220 .delay 1 (80,80,80) L_0x17cd220/d;
L_0x17cd420/d .functor AND 1, L_0x17cc790, L_0x17cbfb0, L_0x1526fc0, L_0x17cd020;
L_0x17cd420 .delay 1 (80,80,80) L_0x17cd420/d;
L_0x17cd630/d .functor AND 1, L_0x17cc460, L_0x17cce70, L_0x17cc050, L_0x17cd020;
L_0x17cd630 .delay 1 (80,80,80) L_0x17cd630/d;
L_0x17cd810/d .functor AND 1, L_0x17cc790, L_0x17cbfb0, L_0x17cc050, L_0x17cd020;
L_0x17cd810 .delay 1 (80,80,80) L_0x17cd810/d;
L_0x17cd9e0/d .functor AND 1, L_0x17cb890, L_0x17cce70, L_0x1526fc0, L_0x17cc0f0;
L_0x17cd9e0 .delay 1 (80,80,80) L_0x17cd9e0/d;
L_0x17cdbc0/d .functor AND 1, L_0x17cb0c0, L_0x17cbfb0, L_0x1526fc0, L_0x17cc0f0;
L_0x17cdbc0 .delay 1 (80,80,80) L_0x17cdbc0/d;
L_0x17cd970/d .functor AND 1, L_0x17c95e0, L_0x17cce70, L_0x17cc050, L_0x17cc0f0;
L_0x17cd970 .delay 1 (80,80,80) L_0x17cd970/d;
L_0x17cdf50/d .functor AND 1, L_0x17c92e0, L_0x17cbfb0, L_0x17cc050, L_0x17cc0f0;
L_0x17cdf50 .delay 1 (80,80,80) L_0x17cdf50/d;
L_0x17ce0a0/0/0 .functor OR 1, L_0x17cd220, L_0x17cd420, L_0x17cd630, L_0x17cd9e0;
L_0x17ce0a0/0/4 .functor OR 1, L_0x17cdbc0, L_0x17cd970, L_0x17cdf50, L_0x17cd810;
L_0x17ce0a0/d .functor OR 1, L_0x17ce0a0/0/0, L_0x17ce0a0/0/4, C4<0>, C4<0>;
L_0x17ce0a0 .delay 1 (160,160,160) L_0x17ce0a0/d;
v0x150b5f0_0 .net "a", 0 0, L_0x17ce490;  1 drivers
v0x150b6b0_0 .net "addSub", 0 0, L_0x17cc790;  1 drivers
v0x150b750_0 .net "andRes", 0 0, L_0x17cb890;  1 drivers
v0x150aa20_0 .net "b", 0 0, L_0x17ce5f0;  1 drivers
v0x150aaf0_0 .net "carryIn", 0 0, L_0x17cbf10;  1 drivers
v0x1509e50_0 .net "carryOut", 0 0, L_0x17ccc70;  1 drivers
v0x1509f20_0 .net "initialResult", 0 0, L_0x17ce0a0;  1 drivers
v0x1509fc0_0 .net "isAdd", 0 0, L_0x17cd220;  1 drivers
v0x1509280_0 .net "isAnd", 0 0, L_0x17cd9e0;  1 drivers
v0x1509320_0 .net "isNand", 0 0, L_0x17cdbc0;  1 drivers
v0x15093c0_0 .net "isNor", 0 0, L_0x17cd970;  1 drivers
v0x15086b0_0 .net "isOr", 0 0, L_0x17cdf50;  1 drivers
v0x1508750_0 .net "isSLT", 0 0, L_0x17cd810;  1 drivers
v0x1508810_0 .net "isSub", 0 0, L_0x17cd420;  1 drivers
v0x1507ae0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1507b80_0 .net "isXor", 0 0, L_0x17cd630;  1 drivers
v0x1507c40_0 .net "nandRes", 0 0, L_0x17cb0c0;  1 drivers
v0x1507020_0 .net "norRes", 0 0, L_0x17c95e0;  1 drivers
v0x1506340_0 .net "orRes", 0 0, L_0x17c92e0;  1 drivers
v0x1506400_0 .net "s0", 0 0, L_0x17cbfb0;  1 drivers
v0x15064c0_0 .net "s0inv", 0 0, L_0x17cce70;  1 drivers
v0x1505770_0 .net "s1", 0 0, L_0x17cc050;  1 drivers
v0x1505810_0 .net "s1inv", 0 0, L_0x1526fc0;  1 drivers
v0x15058d0_0 .net "s2", 0 0, L_0x17cc0f0;  1 drivers
v0x1504ba0_0 .net "s2inv", 0 0, L_0x17cd020;  1 drivers
v0x1504c60_0 .net "xorRes", 0 0, L_0x17cc460;  1 drivers
S_0x13f08e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x14337b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17cc520/d .functor XOR 1, L_0x17ce5f0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17cc520 .delay 1 (40,40,40) L_0x17cc520/d;
L_0x17cc680/d .functor XOR 1, L_0x17ce490, L_0x17cc520, C4<0>, C4<0>;
L_0x17cc680 .delay 1 (40,40,40) L_0x17cc680/d;
L_0x17cc790/d .functor XOR 1, L_0x17cc680, L_0x17cbf10, C4<0>, C4<0>;
L_0x17cc790 .delay 1 (40,40,40) L_0x17cc790/d;
L_0x17cc990/d .functor AND 1, L_0x17ce490, L_0x17cc520, C4<1>, C4<1>;
L_0x17cc990 .delay 1 (40,40,40) L_0x17cc990/d;
L_0x17ccc00/d .functor AND 1, L_0x17cc680, L_0x17cbf10, C4<1>, C4<1>;
L_0x17ccc00 .delay 1 (40,40,40) L_0x17ccc00/d;
L_0x17ccc70/d .functor OR 1, L_0x17cc990, L_0x17ccc00, C4<0>, C4<0>;
L_0x17ccc70 .delay 1 (40,40,40) L_0x17ccc70/d;
v0x134cd90_0 .net "AandB", 0 0, L_0x17cc990;  1 drivers
v0x134ce70_0 .net "BxorSub", 0 0, L_0x17cc520;  1 drivers
v0x146dc20_0 .net "a", 0 0, L_0x17ce490;  alias, 1 drivers
v0x146dcc0_0 .net "b", 0 0, L_0x17ce5f0;  alias, 1 drivers
v0x146dd80_0 .net "carryin", 0 0, L_0x17cbf10;  alias, 1 drivers
v0x1450930_0 .net "carryout", 0 0, L_0x17ccc70;  alias, 1 drivers
v0x14509f0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1450a90_0 .net "res", 0 0, L_0x17cc790;  alias, 1 drivers
v0x150c1c0_0 .net "xAorB", 0 0, L_0x17cc680;  1 drivers
v0x150c280_0 .net "xAorBandCin", 0 0, L_0x17ccc00;  1 drivers
S_0x1503fd0 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x150abe0 .param/l "i" 0 4 165, +C4<011101>;
S_0x1503400 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1503fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17ce530/d .functor AND 1, L_0x17d0f40, L_0x17d10a0, C4<1>, C4<1>;
L_0x17ce530 .delay 1 (40,40,40) L_0x17ce530/d;
L_0x17cddb0/d .functor NAND 1, L_0x17d0f40, L_0x17d10a0, C4<1>, C4<1>;
L_0x17cddb0 .delay 1 (20,20,20) L_0x17cddb0/d;
L_0x17cc230/d .functor OR 1, L_0x17d0f40, L_0x17d10a0, C4<0>, C4<0>;
L_0x17cc230 .delay 1 (40,40,40) L_0x17cc230/d;
L_0x17cedb0/d .functor NOR 1, L_0x17d0f40, L_0x17d10a0, C4<0>, C4<0>;
L_0x17cedb0 .delay 1 (20,20,20) L_0x17cedb0/d;
L_0x17cee70/d .functor XOR 1, L_0x17d0f40, L_0x17d10a0, C4<0>, C4<0>;
L_0x17cee70 .delay 1 (40,40,40) L_0x17cee70/d;
L_0x17cf900/d .functor NOT 1, L_0x17d1380, C4<0>, C4<0>, C4<0>;
L_0x17cf900 .delay 1 (10,10,10) L_0x17cf900/d;
L_0x17cfa60/d .functor NOT 1, L_0x17ce7a0, C4<0>, C4<0>, C4<0>;
L_0x17cfa60 .delay 1 (10,10,10) L_0x17cfa60/d;
L_0x17cfb20/d .functor NOT 1, L_0x17ce840, C4<0>, C4<0>, C4<0>;
L_0x17cfb20 .delay 1 (10,10,10) L_0x17cfb20/d;
L_0x17cfcd0/d .functor AND 1, L_0x17cf240, L_0x17cf900, L_0x17cfa60, L_0x17cfb20;
L_0x17cfcd0 .delay 1 (80,80,80) L_0x17cfcd0/d;
L_0x17cfe80/d .functor AND 1, L_0x17cf240, L_0x17d1380, L_0x17cfa60, L_0x17cfb20;
L_0x17cfe80 .delay 1 (80,80,80) L_0x17cfe80/d;
L_0x17d0090/d .functor AND 1, L_0x17cee70, L_0x17cf900, L_0x17ce7a0, L_0x17cfb20;
L_0x17d0090 .delay 1 (80,80,80) L_0x17d0090/d;
L_0x17d0270/d .functor AND 1, L_0x17cf240, L_0x17d1380, L_0x17ce7a0, L_0x17cfb20;
L_0x17d0270 .delay 1 (80,80,80) L_0x17d0270/d;
L_0x17d0440/d .functor AND 1, L_0x17ce530, L_0x17cf900, L_0x17cfa60, L_0x17ce840;
L_0x17d0440 .delay 1 (80,80,80) L_0x17d0440/d;
L_0x17d0620/d .functor AND 1, L_0x17cddb0, L_0x17d1380, L_0x17cfa60, L_0x17ce840;
L_0x17d0620 .delay 1 (80,80,80) L_0x17d0620/d;
L_0x17d03d0/d .functor AND 1, L_0x17cedb0, L_0x17cf900, L_0x17ce7a0, L_0x17ce840;
L_0x17d03d0 .delay 1 (80,80,80) L_0x17d03d0/d;
L_0x17d09b0/d .functor AND 1, L_0x17cc230, L_0x17d1380, L_0x17ce7a0, L_0x17ce840;
L_0x17d09b0 .delay 1 (80,80,80) L_0x17d09b0/d;
L_0x17d0b50/0/0 .functor OR 1, L_0x17cfcd0, L_0x17cfe80, L_0x17d0090, L_0x17d0440;
L_0x17d0b50/0/4 .functor OR 1, L_0x17d0620, L_0x17d03d0, L_0x17d09b0, L_0x17d0270;
L_0x17d0b50/d .functor OR 1, L_0x17d0b50/0/0, L_0x17d0b50/0/4, C4<0>, C4<0>;
L_0x17d0b50 .delay 1 (160,160,160) L_0x17d0b50/d;
v0x14fe150_0 .net "a", 0 0, L_0x17d0f40;  1 drivers
v0x14fe210_0 .net "addSub", 0 0, L_0x17cf240;  1 drivers
v0x14fd580_0 .net "andRes", 0 0, L_0x17ce530;  1 drivers
v0x14fd650_0 .net "b", 0 0, L_0x17d10a0;  1 drivers
v0x150cd90_0 .net "carryIn", 0 0, L_0x17d1250;  1 drivers
v0x150ce30_0 .net "carryOut", 0 0, L_0x17cf700;  1 drivers
v0x150cf00_0 .net "initialResult", 0 0, L_0x17d0b50;  1 drivers
v0x145bf10_0 .net "isAdd", 0 0, L_0x17cfcd0;  1 drivers
v0x145bfb0_0 .net "isAnd", 0 0, L_0x17d0440;  1 drivers
v0x145c050_0 .net "isNand", 0 0, L_0x17d0620;  1 drivers
v0x1461a70_0 .net "isNor", 0 0, L_0x17d03d0;  1 drivers
v0x1461b10_0 .net "isOr", 0 0, L_0x17d09b0;  1 drivers
v0x1461bd0_0 .net "isSLT", 0 0, L_0x17d0270;  1 drivers
v0x146d7d0_0 .net "isSub", 0 0, L_0x17cfe80;  1 drivers
v0x146d870_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x146d910_0 .net "isXor", 0 0, L_0x17d0090;  1 drivers
v0x1473620_0 .net "nandRes", 0 0, L_0x17cddb0;  1 drivers
v0x1479340_0 .net "norRes", 0 0, L_0x17cedb0;  1 drivers
v0x14793e0_0 .net "orRes", 0 0, L_0x17cc230;  1 drivers
v0x14794a0_0 .net "s0", 0 0, L_0x17d1380;  1 drivers
v0x147ede0_0 .net "s0inv", 0 0, L_0x17cf900;  1 drivers
v0x147ee80_0 .net "s1", 0 0, L_0x17ce7a0;  1 drivers
v0x147ef40_0 .net "s1inv", 0 0, L_0x17cfa60;  1 drivers
v0x1484be0_0 .net "s2", 0 0, L_0x17ce840;  1 drivers
v0x1484c80_0 .net "s2inv", 0 0, L_0x17cfb20;  1 drivers
v0x1484d40_0 .net "xorRes", 0 0, L_0x17cee70;  1 drivers
S_0x1501c60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1503400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17cefd0/d .functor XOR 1, L_0x17d10a0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17cefd0 .delay 1 (40,40,40) L_0x17cefd0/d;
L_0x17cf090/d .functor XOR 1, L_0x17d0f40, L_0x17cefd0, C4<0>, C4<0>;
L_0x17cf090 .delay 1 (40,40,40) L_0x17cf090/d;
L_0x17cf240/d .functor XOR 1, L_0x17cf090, L_0x17d1250, C4<0>, C4<0>;
L_0x17cf240 .delay 1 (40,40,40) L_0x17cf240/d;
L_0x17cf440/d .functor AND 1, L_0x17d0f40, L_0x17cefd0, C4<1>, C4<1>;
L_0x17cf440 .delay 1 (40,40,40) L_0x17cf440/d;
L_0x17cc2a0/d .functor AND 1, L_0x17cf090, L_0x17d1250, C4<1>, C4<1>;
L_0x17cc2a0 .delay 1 (40,40,40) L_0x17cc2a0/d;
L_0x17cf700/d .functor OR 1, L_0x17cf440, L_0x17cc2a0, C4<0>, C4<0>;
L_0x17cf700 .delay 1 (40,40,40) L_0x17cf700/d;
v0x15029b0_0 .net "AandB", 0 0, L_0x17cf440;  1 drivers
v0x1501090_0 .net "BxorSub", 0 0, L_0x17cefd0;  1 drivers
v0x1501150_0 .net "a", 0 0, L_0x17d0f40;  alias, 1 drivers
v0x15011f0_0 .net "b", 0 0, L_0x17d10a0;  alias, 1 drivers
v0x15004c0_0 .net "carryin", 0 0, L_0x17d1250;  alias, 1 drivers
v0x15005d0_0 .net "carryout", 0 0, L_0x17cf700;  alias, 1 drivers
v0x14ff8f0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x14ff990_0 .net "res", 0 0, L_0x17cf240;  alias, 1 drivers
v0x14ffa50_0 .net "xAorB", 0 0, L_0x17cf090;  1 drivers
v0x14fed20_0 .net "xAorBandCin", 0 0, L_0x17cc2a0;  1 drivers
S_0x148a9b0 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x148ab70 .param/l "i" 0 4 165, +C4<011110>;
S_0x14214f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x148a9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17d0fe0/d .functor AND 1, L_0x17d3a50, L_0x17d3bb0, C4<1>, C4<1>;
L_0x17d0fe0 .delay 1 (40,40,40) L_0x17d0fe0/d;
L_0x17d0810/d .functor NAND 1, L_0x17d3a50, L_0x17d3bb0, C4<1>, C4<1>;
L_0x17d0810 .delay 1 (20,20,20) L_0x17d0810/d;
L_0x17ce9d0/d .functor OR 1, L_0x17d3a50, L_0x17d3bb0, C4<0>, C4<0>;
L_0x17ce9d0 .delay 1 (40,40,40) L_0x17ce9d0/d;
L_0x17ceb70/d .functor NOR 1, L_0x17d3a50, L_0x17d3bb0, C4<0>, C4<0>;
L_0x17ceb70 .delay 1 (20,20,20) L_0x17ceb70/d;
L_0x17ced20/d .functor XOR 1, L_0x17d3a50, L_0x17d3bb0, C4<0>, C4<0>;
L_0x17ced20 .delay 1 (40,40,40) L_0x17ced20/d;
L_0x17d2410/d .functor NOT 1, L_0x17d14c0, C4<0>, C4<0>, C4<0>;
L_0x17d2410 .delay 1 (10,10,10) L_0x17d2410/d;
L_0x17d2570/d .functor NOT 1, L_0x17d1560, C4<0>, C4<0>, C4<0>;
L_0x17d2570 .delay 1 (10,10,10) L_0x17d2570/d;
L_0x17d2630/d .functor NOT 1, L_0x17d1600, C4<0>, C4<0>, C4<0>;
L_0x17d2630 .delay 1 (10,10,10) L_0x17d2630/d;
L_0x17d27e0/d .functor AND 1, L_0x17d1d30, L_0x17d2410, L_0x17d2570, L_0x17d2630;
L_0x17d27e0 .delay 1 (80,80,80) L_0x17d27e0/d;
L_0x17d2990/d .functor AND 1, L_0x17d1d30, L_0x17d14c0, L_0x17d2570, L_0x17d2630;
L_0x17d2990 .delay 1 (80,80,80) L_0x17d2990/d;
L_0x17d2ba0/d .functor AND 1, L_0x17ced20, L_0x17d2410, L_0x17d1560, L_0x17d2630;
L_0x17d2ba0 .delay 1 (80,80,80) L_0x17d2ba0/d;
L_0x17d2d80/d .functor AND 1, L_0x17d1d30, L_0x17d14c0, L_0x17d1560, L_0x17d2630;
L_0x17d2d80 .delay 1 (80,80,80) L_0x17d2d80/d;
L_0x17d2f50/d .functor AND 1, L_0x17d0fe0, L_0x17d2410, L_0x17d2570, L_0x17d1600;
L_0x17d2f50 .delay 1 (80,80,80) L_0x17d2f50/d;
L_0x17d3130/d .functor AND 1, L_0x17d0810, L_0x17d14c0, L_0x17d2570, L_0x17d1600;
L_0x17d3130 .delay 1 (80,80,80) L_0x17d3130/d;
L_0x17d2ee0/d .functor AND 1, L_0x17ceb70, L_0x17d2410, L_0x17d1560, L_0x17d1600;
L_0x17d2ee0 .delay 1 (80,80,80) L_0x17d2ee0/d;
L_0x17d34c0/d .functor AND 1, L_0x17ce9d0, L_0x17d14c0, L_0x17d1560, L_0x17d1600;
L_0x17d34c0 .delay 1 (80,80,80) L_0x17d34c0/d;
L_0x17d3660/0/0 .functor OR 1, L_0x17d27e0, L_0x17d2990, L_0x17d2ba0, L_0x17d2f50;
L_0x17d3660/0/4 .functor OR 1, L_0x17d3130, L_0x17d2ee0, L_0x17d34c0, L_0x17d2d80;
L_0x17d3660/d .functor OR 1, L_0x17d3660/0/0, L_0x17d3660/0/4, C4<0>, C4<0>;
L_0x17d3660 .delay 1 (160,160,160) L_0x17d3660/d;
v0x14cadf0_0 .net "a", 0 0, L_0x17d3a50;  1 drivers
v0x14caeb0_0 .net "addSub", 0 0, L_0x17d1d30;  1 drivers
v0x14caf80_0 .net "andRes", 0 0, L_0x17d0fe0;  1 drivers
v0x143e890_0 .net "b", 0 0, L_0x17d3bb0;  1 drivers
v0x143e960_0 .net "carryIn", 0 0, L_0x17d1420;  1 drivers
v0x143ea00_0 .net "carryOut", 0 0, L_0x17d2210;  1 drivers
v0x1444690_0 .net "initialResult", 0 0, L_0x17d3660;  1 drivers
v0x1444730_0 .net "isAdd", 0 0, L_0x17d27e0;  1 drivers
v0x14447d0_0 .net "isAnd", 0 0, L_0x17d2f50;  1 drivers
v0x144a490_0 .net "isNand", 0 0, L_0x17d3130;  1 drivers
v0x144a530_0 .net "isNor", 0 0, L_0x17d2ee0;  1 drivers
v0x144a5d0_0 .net "isOr", 0 0, L_0x17d34c0;  1 drivers
v0x14504e0_0 .net "isSLT", 0 0, L_0x17d2d80;  1 drivers
v0x14505a0_0 .net "isSub", 0 0, L_0x17d2990;  1 drivers
v0x1450660_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x14561f0_0 .net "isXor", 0 0, L_0x17d2ba0;  1 drivers
v0x1456290_0 .net "nandRes", 0 0, L_0x17d0810;  1 drivers
v0x1456330_0 .net "norRes", 0 0, L_0x17ceb70;  1 drivers
v0x13811e0_0 .net "orRes", 0 0, L_0x17ce9d0;  1 drivers
v0x1386ed0_0 .net "s0", 0 0, L_0x17d14c0;  1 drivers
v0x1386f90_0 .net "s0inv", 0 0, L_0x17d2410;  1 drivers
v0x1387050_0 .net "s1", 0 0, L_0x17d1560;  1 drivers
v0x138cda0_0 .net "s1inv", 0 0, L_0x17d2570;  1 drivers
v0x138ce60_0 .net "s2", 0 0, L_0x17d1600;  1 drivers
v0x138cf20_0 .net "s2inv", 0 0, L_0x17d2630;  1 drivers
v0x1392c80_0 .net "xorRes", 0 0, L_0x17ced20;  1 drivers
S_0x142d320 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x14214f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17d1a20/d .functor XOR 1, L_0x17d3bb0, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17d1a20 .delay 1 (40,40,40) L_0x17d1a20/d;
L_0x17d1b80/d .functor XOR 1, L_0x17d3a50, L_0x17d1a20, C4<0>, C4<0>;
L_0x17d1b80 .delay 1 (40,40,40) L_0x17d1b80/d;
L_0x17d1d30/d .functor XOR 1, L_0x17d1b80, L_0x17d1420, C4<0>, C4<0>;
L_0x17d1d30 .delay 1 (40,40,40) L_0x17d1d30/d;
L_0x17d1f30/d .functor AND 1, L_0x17d3a50, L_0x17d1a20, C4<1>, C4<1>;
L_0x17d1f30 .delay 1 (40,40,40) L_0x17d1f30/d;
L_0x17d21a0/d .functor AND 1, L_0x17d1b80, L_0x17d1420, C4<1>, C4<1>;
L_0x17d21a0 .delay 1 (40,40,40) L_0x17d21a0/d;
L_0x17d2210/d .functor OR 1, L_0x17d1f30, L_0x17d21a0, C4<0>, C4<0>;
L_0x17d2210 .delay 1 (40,40,40) L_0x17d2210/d;
v0x149c450_0 .net "AandB", 0 0, L_0x17d1f30;  1 drivers
v0x14a1f50_0 .net "BxorSub", 0 0, L_0x17d1a20;  1 drivers
v0x14a2010_0 .net "a", 0 0, L_0x17d3a50;  alias, 1 drivers
v0x14a20e0_0 .net "b", 0 0, L_0x17d3bb0;  alias, 1 drivers
v0x14a7d20_0 .net "carryin", 0 0, L_0x17d1420;  alias, 1 drivers
v0x14a7de0_0 .net "carryout", 0 0, L_0x17d2210;  alias, 1 drivers
v0x14a7ea0_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x14c5020_0 .net "res", 0 0, L_0x17d1d30;  alias, 1 drivers
v0x14c50c0_0 .net "xAorB", 0 0, L_0x17d1b80;  1 drivers
v0x14c5180_0 .net "xAorBandCin", 0 0, L_0x17d21a0;  1 drivers
S_0x13989a0 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x15d5890;
 .timescale 0 0;
P_0x1398b60 .param/l "i" 0 4 165, +C4<011111>;
S_0x139e470 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x13989a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17d3af0/d .functor AND 1, L_0x17d7160, L_0x17d3d60, C4<1>, C4<1>;
L_0x17d3af0 .delay 1 (40,40,40) L_0x17d3af0/d;
L_0x17d3320/d .functor NAND 1, L_0x17d7160, L_0x17d3d60, C4<1>, C4<1>;
L_0x17d3320 .delay 1 (20,20,20) L_0x17d3320/d;
L_0x17d17e0/d .functor OR 1, L_0x17d7160, L_0x17d3d60, C4<0>, C4<0>;
L_0x17d17e0 .delay 1 (40,40,40) L_0x17d17e0/d;
L_0x17d4340/d .functor NOR 1, L_0x17d7160, L_0x17d3d60, C4<0>, C4<0>;
L_0x17d4340 .delay 1 (20,20,20) L_0x17d4340/d;
L_0x17d4400/d .functor XOR 1, L_0x17d7160, L_0x17d3d60, C4<0>, C4<0>;
L_0x17d4400 .delay 1 (40,40,40) L_0x17d4400/d;
L_0x17d4eb0/d .functor NOT 1, L_0x17a8b90, C4<0>, C4<0>, C4<0>;
L_0x17d4eb0 .delay 1 (10,10,10) L_0x17d4eb0/d;
L_0x17d5010/d .functor NOT 1, L_0x17a8c30, C4<0>, C4<0>, C4<0>;
L_0x17d5010 .delay 1 (10,10,10) L_0x17d5010/d;
L_0x17d50d0/d .functor NOT 1, L_0x17a8cd0, C4<0>, C4<0>, C4<0>;
L_0x17d50d0 .delay 1 (10,10,10) L_0x17d50d0/d;
L_0x17d5280/d .functor AND 1, L_0x17d47d0, L_0x17d4eb0, L_0x17d5010, L_0x17d50d0;
L_0x17d5280 .delay 1 (80,80,80) L_0x17d5280/d;
L_0x17d5480/d .functor AND 1, L_0x17d47d0, L_0x17a8b90, L_0x17d5010, L_0x17d50d0;
L_0x17d5480 .delay 1 (80,80,80) L_0x17d5480/d;
L_0x17d5690/d .functor AND 1, L_0x17d4400, L_0x17d4eb0, L_0x17a8c30, L_0x17d50d0;
L_0x17d5690 .delay 1 (80,80,80) L_0x17d5690/d;
L_0x17d5870/d .functor AND 1, L_0x17d47d0, L_0x17a8b90, L_0x17a8c30, L_0x17d50d0;
L_0x17d5870 .delay 1 (80,80,80) L_0x17d5870/d;
L_0x17d5a40/d .functor AND 1, L_0x17d3af0, L_0x17d4eb0, L_0x17d5010, L_0x17a8cd0;
L_0x17d5a40 .delay 1 (80,80,80) L_0x17d5a40/d;
L_0x17d5c20/d .functor AND 1, L_0x17d3320, L_0x17a8b90, L_0x17d5010, L_0x17a8cd0;
L_0x17d5c20 .delay 1 (80,80,80) L_0x17d5c20/d;
L_0x17d59d0/d .functor AND 1, L_0x17d4340, L_0x17d4eb0, L_0x17a8c30, L_0x17a8cd0;
L_0x17d59d0 .delay 1 (80,80,80) L_0x17d59d0/d;
L_0x17d5fb0/d .functor AND 1, L_0x17d17e0, L_0x17a8b90, L_0x17a8c30, L_0x17a8cd0;
L_0x17d5fb0 .delay 1 (80,80,80) L_0x17d5fb0/d;
L_0x17d6150/0/0 .functor OR 1, L_0x17d5280, L_0x17d5480, L_0x17d5690, L_0x17d5a40;
L_0x17d6150/0/4 .functor OR 1, L_0x17d5c20, L_0x17d59d0, L_0x17d5fb0, L_0x17d5870;
L_0x17d6150/d .functor OR 1, L_0x17d6150/0/0, L_0x17d6150/0/4, C4<0>, C4<0>;
L_0x17d6150 .delay 1 (160,160,160) L_0x17d6150/d;
v0x13c7380_0 .net "a", 0 0, L_0x17d7160;  1 drivers
v0x13c7440_0 .net "addSub", 0 0, L_0x17d47d0;  1 drivers
v0x13c74e0_0 .net "andRes", 0 0, L_0x17d3af0;  1 drivers
v0x13de8d0_0 .net "b", 0 0, L_0x17d3d60;  1 drivers
v0x13de9a0_0 .net "carryIn", 0 0, L_0x17d18f0;  1 drivers
v0x13dea40_0 .net "carryOut", 0 0, L_0x17d4cb0;  1 drivers
v0x13e46a0_0 .net "initialResult", 0 0, L_0x17d6150;  1 drivers
v0x13e4740_0 .net "isAdd", 0 0, L_0x17d5280;  1 drivers
v0x13e47e0_0 .net "isAnd", 0 0, L_0x17d5a40;  1 drivers
v0x13ea470_0 .net "isNand", 0 0, L_0x17d5c20;  1 drivers
v0x13ea510_0 .net "isNor", 0 0, L_0x17d59d0;  1 drivers
v0x13ea5d0_0 .net "isOr", 0 0, L_0x17d5fb0;  1 drivers
v0x13fbec0_0 .net "isSLT", 0 0, L_0x17d5870;  1 drivers
v0x13fbf60_0 .net "isSub", 0 0, L_0x17d5480;  1 drivers
v0x13fc020_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1358460_0 .net "isXor", 0 0, L_0x17d5690;  1 drivers
v0x1358520_0 .net "nandRes", 0 0, L_0x17d3320;  1 drivers
v0x13585c0_0 .net "norRes", 0 0, L_0x17d4340;  1 drivers
v0x135dff0_0 .net "orRes", 0 0, L_0x17d17e0;  1 drivers
v0x1363d20_0 .net "s0", 0 0, L_0x17a8b90;  1 drivers
v0x1363de0_0 .net "s0inv", 0 0, L_0x17d4eb0;  1 drivers
v0x1363ea0_0 .net "s1", 0 0, L_0x17a8c30;  1 drivers
v0x1369b20_0 .net "s1inv", 0 0, L_0x17d5010;  1 drivers
v0x1369be0_0 .net "s2", 0 0, L_0x17a8cd0;  1 drivers
v0x1369ca0_0 .net "s2inv", 0 0, L_0x17d50d0;  1 drivers
v0x136fb60_0 .net "xorRes", 0 0, L_0x17d4400;  1 drivers
S_0x13aa010 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x139e470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17d4560/d .functor XOR 1, L_0x17d3d60, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17d4560 .delay 1 (40,40,40) L_0x17d4560/d;
L_0x17d4620/d .functor XOR 1, L_0x17d7160, L_0x17d4560, C4<0>, C4<0>;
L_0x17d4620 .delay 1 (40,40,40) L_0x17d4620/d;
L_0x17d47d0/d .functor XOR 1, L_0x17d4620, L_0x17d18f0, C4<0>, C4<0>;
L_0x17d47d0 .delay 1 (40,40,40) L_0x17d47d0/d;
L_0x17d49d0/d .functor AND 1, L_0x17d7160, L_0x17d4560, C4<1>, C4<1>;
L_0x17d49d0 .delay 1 (40,40,40) L_0x17d49d0/d;
L_0x17d4c40/d .functor AND 1, L_0x17d4620, L_0x17d18f0, C4<1>, C4<1>;
L_0x17d4c40 .delay 1 (40,40,40) L_0x17d4c40/d;
L_0x17d4cb0/d .functor OR 1, L_0x17d49d0, L_0x17d4c40, C4<0>, C4<0>;
L_0x17d4cb0 .delay 1 (40,40,40) L_0x17d4cb0/d;
v0x13a43c0_0 .net "AandB", 0 0, L_0x17d49d0;  1 drivers
v0x1346880_0 .net "BxorSub", 0 0, L_0x17d4560;  1 drivers
v0x1346920_0 .net "a", 0 0, L_0x17d7160;  alias, 1 drivers
v0x13469f0_0 .net "b", 0 0, L_0x17d3d60;  alias, 1 drivers
v0x13c15b0_0 .net "carryin", 0 0, L_0x17d18f0;  alias, 1 drivers
v0x13c1670_0 .net "carryout", 0 0, L_0x17d4cb0;  alias, 1 drivers
v0x13c1730_0 .net "isSubtract", 0 0, L_0x17d9cf0;  alias, 1 drivers
v0x1352740_0 .net "res", 0 0, L_0x17d47d0;  alias, 1 drivers
v0x13527e0_0 .net "xAorB", 0 0, L_0x17d4620;  1 drivers
v0x13528a0_0 .net "xAorBandCin", 0 0, L_0x17d4c40;  1 drivers
S_0x137b5a0 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x13e4880 .param/l "j" 0 4 207, +C4<00>;
L_0x17a8d70/d .functor AND 1, L_0x17d3fa0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17a8d70 .delay 1 (40,40,40) L_0x17a8d70/d;
v0x149cdf0_0 .net *"_s1", 0 0, L_0x17d3fa0;  1 drivers
S_0x1576df0 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1566430 .param/l "j" 0 4 207, +C4<01>;
L_0x17d4040/d .functor AND 1, L_0x17d4150, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d4040 .delay 1 (40,40,40) L_0x17d4040/d;
v0x153c5f0_0 .net *"_s1", 0 0, L_0x17d4150;  1 drivers
S_0x153c6b0 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x13eb9d0 .param/l "j" 0 4 207, +C4<010>;
L_0x17d5e10/d .functor AND 1, L_0x17d7200, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d5e10 .delay 1 (40,40,40) L_0x17d5e10/d;
v0x157cb10_0 .net *"_s1", 0 0, L_0x17d7200;  1 drivers
S_0x1582670 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x13e5810 .param/l "j" 0 4 207, +C4<011>;
L_0x17d73f0/d .functor AND 1, L_0x17d74f0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d73f0 .delay 1 (40,40,40) L_0x17d73f0/d;
v0x157cbf0_0 .net *"_s1", 0 0, L_0x17d74f0;  1 drivers
S_0x1588470 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x13c88e0 .param/l "j" 0 4 207, +C4<0100>;
L_0x17d75e0/d .functor AND 1, L_0x17d76a0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d75e0 .delay 1 (40,40,40) L_0x17d75e0/d;
v0x157ccb0_0 .net *"_s1", 0 0, L_0x17d76a0;  1 drivers
S_0x158e3a0 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x139fe20 .param/l "j" 0 4 207, +C4<0101>;
L_0x17d7c00/d .functor AND 1, L_0x17d7cc0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d7c00 .delay 1 (40,40,40) L_0x17d7c00/d;
v0x159fa10_0 .net *"_s1", 0 0, L_0x17d7cc0;  1 drivers
S_0x159fad0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x135f4b0 .param/l "j" 0 4 207, +C4<0110>;
L_0x17d7d60/d .functor AND 1, L_0x17d7e70, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d7d60 .delay 1 (40,40,40) L_0x17d7d60/d;
v0x15a5810_0 .net *"_s1", 0 0, L_0x17d7e70;  1 drivers
S_0x15ab5e0 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x14cbf60 .param/l "j" 0 4 207, +C4<0111>;
L_0x17d7360/d .functor AND 1, L_0x17d88d0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d7360 .delay 1 (40,40,40) L_0x17d7360/d;
v0x15a58f0_0 .net *"_s1", 0 0, L_0x17d88d0;  1 drivers
S_0x1542120 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x14a30c0 .param/l "j" 0 4 207, +C4<01000>;
L_0x17d8a30/d .functor AND 1, L_0x17d8af0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d8a30 .delay 1 (40,40,40) L_0x17d8a30/d;
v0x15a59b0_0 .net *"_s1", 0 0, L_0x17d8af0;  1 drivers
S_0x15bd020 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x148bf10 .param/l "j" 0 4 207, +C4<01001>;
L_0x17d8280/d .functor AND 1, L_0x17d8340, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d8280 .delay 1 (40,40,40) L_0x17d8280/d;
v0x15c2bd0_0 .net *"_s1", 0 0, L_0x17d8340;  1 drivers
S_0x15c2c90 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1456a40 .param/l "j" 0 4 207, +C4<01010>;
L_0x17d84a0/d .functor AND 1, L_0x17d8560, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d84a0 .delay 1 (40,40,40) L_0x17d84a0/d;
v0x15c8a00_0 .net *"_s1", 0 0, L_0x17d8560;  1 drivers
S_0x15dfe40 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x143fa30 .param/l "j" 0 4 207, +C4<01011>;
L_0x17d86c0/d .functor AND 1, L_0x17d8780, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d86c0 .delay 1 (40,40,40) L_0x17d86c0/d;
v0x15c8ae0_0 .net *"_s1", 0 0, L_0x17d8780;  1 drivers
S_0x15e5c20 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x15d4f50 .param/l "j" 0 4 207, +C4<01100>;
L_0x17d9310/d .functor AND 1, L_0x17d9380, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d9310 .delay 1 (40,40,40) L_0x17d9310/d;
v0x15c8ba0_0 .net *"_s1", 0 0, L_0x17d9380;  1 drivers
S_0x1547f20 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x14b4310 .param/l "j" 0 4 207, +C4<01101>;
L_0x17d8c50/d .functor AND 1, L_0x17d8d10, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d8c50 .delay 1 (40,40,40) L_0x17d8c50/d;
v0x154ddf0_0 .net *"_s1", 0 0, L_0x17d8d10;  1 drivers
S_0x154deb0 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1433930 .param/l "j" 0 4 207, +C4<01110>;
L_0x17d8e70/d .functor AND 1, L_0x17d8f30, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d8e70 .delay 1 (40,40,40) L_0x17d8e70/d;
v0x1553cd0_0 .net *"_s1", 0 0, L_0x17d8f30;  1 drivers
S_0x15599f0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x142d4f0 .param/l "j" 0 4 207, +C4<01111>;
L_0x17d7fd0/d .functor AND 1, L_0x17d8090, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d7fd0 .delay 1 (40,40,40) L_0x17d7fd0/d;
v0x1553db0_0 .net *"_s1", 0 0, L_0x17d8090;  1 drivers
S_0x155f4c0 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x139e640 .param/l "j" 0 4 207, +C4<010000>;
L_0x17d9d80/d .functor AND 1, L_0x17d9e40, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d9d80 .delay 1 (40,40,40) L_0x17d9d80/d;
v0x1553e70_0 .net *"_s1", 0 0, L_0x17d9e40;  1 drivers
S_0x1565290 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x151d390 .param/l "j" 0 4 207, +C4<010001>;
L_0x17d94e0/d .functor AND 1, L_0x17d95a0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d94e0 .delay 1 (40,40,40) L_0x17d94e0/d;
v0x156b090_0 .net *"_s1", 0 0, L_0x17d95a0;  1 drivers
S_0x134c920 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x134cb30 .param/l "j" 0 4 207, +C4<010010>;
L_0x17d9700/d .functor AND 1, L_0x17d97c0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d9700 .delay 1 (40,40,40) L_0x17d9700/d;
v0x156b170_0 .net *"_s1", 0 0, L_0x17d97c0;  1 drivers
S_0x1375880 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1375a90 .param/l "j" 0 4 207, +C4<010011>;
L_0x17d9920/d .functor AND 1, L_0x17d99e0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d9920 .delay 1 (40,40,40) L_0x17d9920/d;
v0x1438de0_0 .net *"_s1", 0 0, L_0x17d99e0;  1 drivers
S_0x1438ec0 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1571660 .param/l "j" 0 4 207, +C4<010100>;
L_0x17da650/d .functor AND 1, L_0x17da710, L_0x17df0d0, C4<1>, C4<1>;
L_0x17da650 .delay 1 (40,40,40) L_0x17da650/d;
v0x116c2e0_0 .net *"_s1", 0 0, L_0x17da710;  1 drivers
S_0x116c3e0 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x156b250 .param/l "j" 0 4 207, +C4<010101>;
L_0x17d9fa0/d .functor AND 1, L_0x17da060, L_0x17df0d0, C4<1>, C4<1>;
L_0x17d9fa0 .delay 1 (40,40,40) L_0x17d9fa0/d;
v0x14d6ce0_0 .net *"_s1", 0 0, L_0x17da060;  1 drivers
S_0x14d6de0 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1486570 .param/l "j" 0 4 207, +C4<010110>;
L_0x17da1c0/d .functor AND 1, L_0x17da280, L_0x17df0d0, C4<1>, C4<1>;
L_0x17da1c0 .delay 1 (40,40,40) L_0x17da1c0/d;
v0x14bf1a0_0 .net *"_s1", 0 0, L_0x17da280;  1 drivers
S_0x14bf2a0 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1560610 .param/l "j" 0 4 207, +C4<010111>;
L_0x17da3e0/d .functor AND 1, L_0x17da4a0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17da3e0 .delay 1 (40,40,40) L_0x17da3e0/d;
v0x1467870_0 .net *"_s1", 0 0, L_0x17da4a0;  1 drivers
S_0x1467930 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1440250 .param/l "j" 0 4 207, +C4<011000>;
L_0x17da540/d .functor AND 1, L_0x17daf90, L_0x17df0d0, C4<1>, C4<1>;
L_0x17da540 .delay 1 (40,40,40) L_0x17da540/d;
v0x14330c0_0 .net *"_s1", 0 0, L_0x17daf90;  1 drivers
S_0x14331a0 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x1571920 .param/l "j" 0 4 207, +C4<011001>;
L_0x17da870/d .functor AND 1, L_0x17da930, L_0x17df0d0, C4<1>, C4<1>;
L_0x17da870 .delay 1 (40,40,40) L_0x17da870/d;
v0x1427420_0 .net *"_s1", 0 0, L_0x17da930;  1 drivers
S_0x1427500 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x13703b0 .param/l "j" 0 4 207, +C4<011010>;
L_0x17daa90/d .functor AND 1, L_0x17dab50, L_0x17df0d0, C4<1>, C4<1>;
L_0x17daa90 .delay 1 (40,40,40) L_0x17daa90/d;
v0x14eac10_0 .net *"_s1", 0 0, L_0x17dab50;  1 drivers
S_0x14eacf0 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x14eaf00 .param/l "j" 0 4 207, +C4<011011>;
L_0x17dacb0/d .functor AND 1, L_0x17dad70, L_0x17df0d0, C4<1>, C4<1>;
L_0x17dacb0 .delay 1 (40,40,40) L_0x17dacb0/d;
v0x14100f0_0 .net *"_s1", 0 0, L_0x17dad70;  1 drivers
S_0x14101d0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x14103e0 .param/l "j" 0 4 207, +C4<011100>;
L_0x17dae10/d .functor AND 1, L_0x17db830, L_0x17df0d0, C4<1>, C4<1>;
L_0x17dae10 .delay 1 (40,40,40) L_0x17dae10/d;
v0x15ffd00_0 .net *"_s1", 0 0, L_0x17db830;  1 drivers
S_0x15ffde0 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x15ffff0 .param/l "j" 0 4 207, +C4<011101>;
L_0x17db0f0/d .functor AND 1, L_0x17db1b0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17db0f0 .delay 1 (40,40,40) L_0x17db0f0/d;
v0x15eb9f0_0 .net *"_s1", 0 0, L_0x17db1b0;  1 drivers
S_0x15ebad0 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x15ebce0 .param/l "j" 0 4 207, +C4<011110>;
L_0x17db310/d .functor AND 1, L_0x17db3d0, L_0x17df0d0, C4<1>, C4<1>;
L_0x17db310 .delay 1 (40,40,40) L_0x17db310/d;
v0x10c9210_0 .net *"_s1", 0 0, L_0x17db3d0;  1 drivers
S_0x10c92d0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x15d5890;
 .timescale 0 0;
P_0x10c94e0 .param/l "j" 0 4 207, +C4<011111>;
L_0x17dcc00/d .functor AND 1, L_0x17d9b90, L_0x17df0d0, C4<1>, C4<1>;
L_0x17dcc00 .delay 1 (40,40,40) L_0x17dcc00/d;
v0x10bd760_0 .net *"_s1", 0 0, L_0x17d9b90;  1 drivers
S_0x10bd840 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x15d5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x17dd1c0/d .functor XOR 1, L_0x17dd960, L_0x17d9cf0, C4<0>, C4<0>;
L_0x17dd1c0 .delay 1 (40,40,40) L_0x17dd1c0/d;
L_0x17dd280/d .functor NOT 1, L_0x17de710, C4<0>, C4<0>, C4<0>;
L_0x17dd280 .delay 1 (10,10,10) L_0x17dd280/d;
L_0x17dd3e0/d .functor NOT 1, L_0x17dd1c0, C4<0>, C4<0>, C4<0>;
L_0x17dd3e0 .delay 1 (10,10,10) L_0x17dd3e0/d;
L_0x17dd4f0/d .functor NOT 1, L_0x17dda50, C4<0>, C4<0>, C4<0>;
L_0x17dd4f0 .delay 1 (10,10,10) L_0x17dd4f0/d;
L_0x17dd650/d .functor AND 1, L_0x17de710, L_0x17dd1c0, C4<1>, C4<1>;
L_0x17dd650 .delay 1 (40,40,40) L_0x17dd650/d;
L_0x17de0a0/d .functor AND 1, L_0x17dd280, L_0x17dd3e0, C4<1>, C4<1>;
L_0x17de0a0 .delay 1 (40,40,40) L_0x17de0a0/d;
L_0x17de1b0/d .functor AND 1, L_0x17dd650, L_0x17dd4f0, C4<1>, C4<1>;
L_0x17de1b0 .delay 1 (40,40,40) L_0x17de1b0/d;
L_0x17de360/d .functor AND 1, L_0x17de0a0, L_0x17dda50, C4<1>, C4<1>;
L_0x17de360 .delay 1 (40,40,40) L_0x17de360/d;
L_0x17de560/d .functor OR 1, L_0x17de1b0, L_0x17de360, C4<0>, C4<0>;
L_0x17de560 .delay 1 (40,40,40) L_0x17de560/d;
v0x10bda10_0 .net "BxorSub", 0 0, L_0x17dd1c0;  1 drivers
v0x1571090_0 .net "a", 0 0, L_0x17de710;  1 drivers
v0x1571150_0 .net "aAndB", 0 0, L_0x17dd650;  1 drivers
v0x15711f0_0 .net "b", 0 0, L_0x17dd960;  1 drivers
v0x10fada0_0 .net "negToPos", 0 0, L_0x17de1b0;  1 drivers
v0x10faeb0_0 .net "notA", 0 0, L_0x17dd280;  1 drivers
v0x10faf70_0 .net "notB", 0 0, L_0x17dd3e0;  1 drivers
v0x10fb030_0 .net "notS", 0 0, L_0x17dd4f0;  1 drivers
v0x10fb0f0_0 .net "notaAndNotb", 0 0, L_0x17de0a0;  1 drivers
v0x10b49f0_0 .net "overflow", 0 0, L_0x17de560;  alias, 1 drivers
v0x10b4ab0_0 .net "posToNeg", 0 0, L_0x17de360;  1 drivers
v0x10b4b70_0 .net "s", 0 0, L_0x17dda50;  1 drivers
v0x10b4c30_0 .net "sub", 0 0, L_0x17d9cf0;  alias, 1 drivers
S_0x109e050 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x15d5890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x17debd0/0/0 .functor OR 1, L_0x17def00, L_0x17dedf0, L_0x17dfcd0, L_0x17dfed0;
L_0x17debd0/0/4 .functor OR 1, L_0x17dff70, L_0x17e0060, L_0x17e0150, L_0x17e0240;
L_0x17debd0/0/8 .functor OR 1, L_0x17e0380, L_0x17e0470, L_0x17e05c0, L_0x17dfdc0;
L_0x17debd0/0/12 .functor OR 1, L_0x17e08e0, L_0x17e09d0, L_0x17e0b40, L_0x17e0c30;
L_0x17debd0/0/16 .functor OR 1, L_0x17e0db0, L_0x17e0ea0, L_0x17e1030, L_0x17e10d0;
L_0x17debd0/0/20 .functor OR 1, L_0x17e0f90, L_0x17e12c0, L_0x17e11c0, L_0x17e14c0;
L_0x17debd0/0/24 .functor OR 1, L_0x17e13b0, L_0x17e16d0, L_0x17e15b0, L_0x17e0660;
L_0x17debd0/0/28 .functor OR 1, L_0x17e0840, L_0x17e17c0, L_0x17e0750, L_0x17e1e00;
L_0x17debd0/1/0 .functor OR 1, L_0x17debd0/0/0, L_0x17debd0/0/4, L_0x17debd0/0/8, L_0x17debd0/0/12;
L_0x17debd0/1/4 .functor OR 1, L_0x17debd0/0/16, L_0x17debd0/0/20, L_0x17debd0/0/24, L_0x17debd0/0/28;
L_0x17debd0/d .functor NOR 1, L_0x17debd0/1/0, L_0x17debd0/1/4, C4<0>, C4<0>;
L_0x17debd0 .delay 1 (320,320,320) L_0x17debd0/d;
v0x109e1f0_0 .net *"_s10", 0 0, L_0x17dff70;  1 drivers
v0x109e2f0_0 .net *"_s12", 0 0, L_0x17e0060;  1 drivers
v0x109e3d0_0 .net *"_s14", 0 0, L_0x17e0150;  1 drivers
v0x10b4cd0_0 .net *"_s16", 0 0, L_0x17e0240;  1 drivers
v0x109a950_0 .net *"_s18", 0 0, L_0x17e0380;  1 drivers
v0x109aa80_0 .net *"_s2", 0 0, L_0x17def00;  1 drivers
v0x109ab60_0 .net *"_s20", 0 0, L_0x17e0470;  1 drivers
v0x109ac40_0 .net *"_s22", 0 0, L_0x17e05c0;  1 drivers
v0x10b71a0_0 .net *"_s24", 0 0, L_0x17dfdc0;  1 drivers
v0x10b7280_0 .net *"_s26", 0 0, L_0x17e08e0;  1 drivers
v0x10b7360_0 .net *"_s28", 0 0, L_0x17e09d0;  1 drivers
v0x10b7440_0 .net *"_s30", 0 0, L_0x17e0b40;  1 drivers
v0x10b7520_0 .net *"_s32", 0 0, L_0x17e0c30;  1 drivers
v0x10ed170_0 .net *"_s34", 0 0, L_0x17e0db0;  1 drivers
v0x10ed230_0 .net *"_s36", 0 0, L_0x17e0ea0;  1 drivers
v0x10ed310_0 .net *"_s38", 0 0, L_0x17e1030;  1 drivers
v0x10ed3f0_0 .net *"_s4", 0 0, L_0x17dedf0;  1 drivers
v0x10ed490_0 .net *"_s40", 0 0, L_0x17e10d0;  1 drivers
v0x10d99b0_0 .net *"_s42", 0 0, L_0x17e0f90;  1 drivers
v0x10d9a70_0 .net *"_s44", 0 0, L_0x17e12c0;  1 drivers
v0x10d9b50_0 .net *"_s46", 0 0, L_0x17e11c0;  1 drivers
v0x10d0c50_0 .net *"_s48", 0 0, L_0x17e14c0;  1 drivers
v0x10d0d30_0 .net *"_s50", 0 0, L_0x17e13b0;  1 drivers
v0x10d0e10_0 .net *"_s52", 0 0, L_0x17e16d0;  1 drivers
v0x10d0ef0_0 .net *"_s54", 0 0, L_0x17e15b0;  1 drivers
v0x10d0fd0_0 .net *"_s56", 0 0, L_0x17e0660;  1 drivers
v0x10c5720_0 .net *"_s58", 0 0, L_0x17e0840;  1 drivers
v0x10c5800_0 .net *"_s6", 0 0, L_0x17dfcd0;  1 drivers
v0x10c58e0_0 .net *"_s60", 0 0, L_0x17e17c0;  1 drivers
v0x10c59c0_0 .net *"_s62", 0 0, L_0x17e0750;  1 drivers
v0x10c5aa0_0 .net *"_s64", 0 0, L_0x17e1e00;  1 drivers
v0x10d6580_0 .net *"_s8", 0 0, L_0x17dfed0;  1 drivers
v0x10d6660_0 .net8 "bitt", 31 0, RS_0x7f5687fdc778;  alias, 2 drivers
v0x10d98a0_0 .net "out", 0 0, L_0x17debd0;  alias, 1 drivers
L_0x17def00 .part RS_0x7f5687fdc778, 0, 1;
L_0x17dedf0 .part RS_0x7f5687fdc778, 1, 1;
L_0x17dfcd0 .part RS_0x7f5687fdc778, 2, 1;
L_0x17dfed0 .part RS_0x7f5687fdc778, 3, 1;
L_0x17dff70 .part RS_0x7f5687fdc778, 4, 1;
L_0x17e0060 .part RS_0x7f5687fdc778, 5, 1;
L_0x17e0150 .part RS_0x7f5687fdc778, 6, 1;
L_0x17e0240 .part RS_0x7f5687fdc778, 7, 1;
L_0x17e0380 .part RS_0x7f5687fdc778, 8, 1;
L_0x17e0470 .part RS_0x7f5687fdc778, 9, 1;
L_0x17e05c0 .part RS_0x7f5687fdc778, 10, 1;
L_0x17dfdc0 .part RS_0x7f5687fdc778, 11, 1;
L_0x17e08e0 .part RS_0x7f5687fdc778, 12, 1;
L_0x17e09d0 .part RS_0x7f5687fdc778, 13, 1;
L_0x17e0b40 .part RS_0x7f5687fdc778, 14, 1;
L_0x17e0c30 .part RS_0x7f5687fdc778, 15, 1;
L_0x17e0db0 .part RS_0x7f5687fdc778, 16, 1;
L_0x17e0ea0 .part RS_0x7f5687fdc778, 17, 1;
L_0x17e1030 .part RS_0x7f5687fdc778, 18, 1;
L_0x17e10d0 .part RS_0x7f5687fdc778, 19, 1;
L_0x17e0f90 .part RS_0x7f5687fdc778, 20, 1;
L_0x17e12c0 .part RS_0x7f5687fdc778, 21, 1;
L_0x17e11c0 .part RS_0x7f5687fdc778, 22, 1;
L_0x17e14c0 .part RS_0x7f5687fdc778, 23, 1;
L_0x17e13b0 .part RS_0x7f5687fdc778, 24, 1;
L_0x17e16d0 .part RS_0x7f5687fdc778, 25, 1;
L_0x17e15b0 .part RS_0x7f5687fdc778, 26, 1;
L_0x17e0660 .part RS_0x7f5687fdc778, 27, 1;
L_0x17e0840 .part RS_0x7f5687fdc778, 28, 1;
L_0x17e17c0 .part RS_0x7f5687fdc778, 29, 1;
L_0x17e0750 .part RS_0x7f5687fdc778, 30, 1;
L_0x17e1e00 .part RS_0x7f5687fdc778, 31, 1;
S_0x1610160 .scope module, "aluadd4" "alu" 3 73, 4 145 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x17680a0/d .functor OR 1, L_0x176a8a0, L_0x176aa00, C4<0>, C4<0>;
L_0x17680a0 .delay 1 (40,40,40) L_0x17680a0/d;
L_0x176acb0/d .functor OR 1, L_0x17680a0, L_0x17680a0, C4<0>, C4<0>;
L_0x176acb0 .delay 1 (40,40,40) L_0x176acb0/d;
L_0x176adc0/d .functor OR 1, L_0x176bb60, L_0x176b430, C4<0>, C4<0>;
L_0x176adc0 .delay 1 (40,40,40) L_0x176adc0/d;
L_0x176cb10/d .functor NOT 1, L_0x176bea0, C4<0>, C4<0>, C4<0>;
L_0x176cb10 .delay 1 (10,10,10) L_0x176cb10/d;
L_0x176c000/d .functor NOT 1, L_0x176c8c0, C4<0>, C4<0>, C4<0>;
L_0x176c000 .delay 1 (10,10,10) L_0x176c000/d;
L_0x176c100/d .functor AND 1, L_0x176cb10, L_0x176c260, L_0x176d340, C4<1>;
L_0x176c100 .delay 1 (60,60,60) L_0x176c100/d;
L_0x176d430/d .functor NOT 1, L_0x176c100, C4<0>, C4<0>, C4<0>;
L_0x176d430 .delay 1 (10,10,10) L_0x176d430/d;
L_0x176d540/d .functor AND 1, L_0x176d6f0, L_0x176c000, L_0x176c100, C4<1>;
L_0x176d540 .delay 1 (60,60,60) L_0x176d540/d;
L_0x176cc70/d .functor OR 1, L_0x176cdd0, L_0x176d540, C4<0>, C4<0>;
L_0x176cc70 .delay 1 (40,40,40) L_0x176cc70/d;
v0x1668740_0 .net "SLTval", 0 0, L_0x176d540;  1 drivers
v0x1668800_0 .net *"_s321", 0 0, L_0x1737010;  1 drivers
v0x16688e0_0 .net *"_s324", 0 0, L_0x1763e60;  1 drivers
v0x16689d0_0 .net *"_s327", 0 0, L_0x17654d0;  1 drivers
v0x1668ab0_0 .net *"_s330", 0 0, L_0x17657d0;  1 drivers
v0x1668b90_0 .net *"_s333", 0 0, L_0x1766480;  1 drivers
v0x1668c70_0 .net *"_s336", 0 0, L_0x1765cd0;  1 drivers
v0x1668d50_0 .net *"_s339", 0 0, L_0x1765e30;  1 drivers
v0x1668e30_0 .net *"_s342", 0 0, L_0x1765740;  1 drivers
v0x1668fa0_0 .net *"_s345", 0 0, L_0x1766de0;  1 drivers
v0x1669080_0 .net *"_s348", 0 0, L_0x17666a0;  1 drivers
v0x1669160_0 .net *"_s351", 0 0, L_0x17668c0;  1 drivers
v0x1669240_0 .net *"_s354", 0 0, L_0x1766ae0;  1 drivers
v0x1669320_0 .net *"_s357", 0 0, L_0x17676c0;  1 drivers
v0x1669400_0 .net *"_s360", 0 0, L_0x1767000;  1 drivers
v0x16694e0_0 .net *"_s363", 0 0, L_0x1767220;  1 drivers
v0x16695c0_0 .net *"_s366", 0 0, L_0x17660a0;  1 drivers
v0x1669770_0 .net *"_s369", 0 0, L_0x1768130;  1 drivers
v0x1669810_0 .net *"_s372", 0 0, L_0x1767890;  1 drivers
v0x16698f0_0 .net *"_s375", 0 0, L_0x1767ab0;  1 drivers
v0x16699d0_0 .net *"_s378", 0 0, L_0x1767cd0;  1 drivers
v0x1669ab0_0 .net *"_s381", 0 0, L_0x1768a00;  1 drivers
v0x1669b90_0 .net *"_s384", 0 0, L_0x1768350;  1 drivers
v0x1669c70_0 .net *"_s387", 0 0, L_0x1768570;  1 drivers
v0x1669d50_0 .net *"_s390", 0 0, L_0x1768790;  1 drivers
v0x1669e30_0 .net *"_s393", 0 0, L_0x17688f0;  1 drivers
v0x1669f10_0 .net *"_s396", 0 0, L_0x1768c20;  1 drivers
v0x1669ff0_0 .net *"_s399", 0 0, L_0x1768e40;  1 drivers
v0x166a0d0_0 .net *"_s402", 0 0, L_0x1769060;  1 drivers
v0x166a1b0_0 .net *"_s405", 0 0, L_0x17691c0;  1 drivers
v0x166a290_0 .net *"_s408", 0 0, L_0x17694a0;  1 drivers
v0x166a370_0 .net *"_s411", 0 0, L_0x17696c0;  1 drivers
v0x166a450_0 .net *"_s414", 0 0, L_0x176af60;  1 drivers
v0x16696a0_0 .net *"_s420", 0 0, L_0x176a8a0;  1 drivers
v0x166a720_0 .net *"_s422", 0 0, L_0x176aa00;  1 drivers
v0x166a800_0 .net *"_s424", 0 0, L_0x176acb0;  1 drivers
v0x166a8e0_0 .net *"_s429", 0 0, L_0x176bb60;  1 drivers
v0x166a9c0_0 .net *"_s431", 0 0, L_0x176b430;  1 drivers
v0x166aaa0_0 .net *"_s440", 0 0, L_0x176bea0;  1 drivers
v0x166ab80_0 .net *"_s444", 0 0, L_0x176c260;  1 drivers
v0x166ac60_0 .net *"_s446", 0 0, L_0x176d340;  1 drivers
v0x166ad40_0 .net *"_s450", 0 0, L_0x176d6f0;  1 drivers
v0x166ae20_0 .net *"_s452", 0 0, L_0x176cc70;  1 drivers
v0x166af00_0 .net *"_s455", 0 0, L_0x176cdd0;  1 drivers
v0x166afe0_0 .net "carryOut", 32 0, L_0x176aaf0;  1 drivers
v0x166b0c0_0 .net "carryout", 0 0, L_0x176adc0;  alias, 1 drivers
L_0x7f5687f510a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x166b180_0 .net "command", 2 0, L_0x7f5687f510a8;  1 drivers
v0x166b260_0 .net "initialResult", 31 0, L_0x1764610;  1 drivers
v0x166b340_0 .net "isSLT", 0 0, L_0x176c100;  1 drivers
v0x166b400_0 .net "isSLTinv", 0 0, L_0x176d430;  1 drivers
v0x166b4c0_0 .net "isSubtract", 0 0, L_0x17680a0;  1 drivers
v0x166b560_0 .net "operandA", 31 0, v0x16ef690_0;  alias, 1 drivers
L_0x7f5687f51060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x166b640_0 .net "operandB", 31 0, L_0x7f5687f51060;  1 drivers
v0x166b720_0 .net "overflow", 0 0, L_0x176c8c0;  alias, 1 drivers
v0x166b7c0_0 .net "overflowInv", 0 0, L_0x176c000;  1 drivers
v0x166b860_0 .net8 "result", 31 0, RS_0x7f5687fdd198;  alias, 2 drivers
v0x166b920_0 .net "s2inv", 0 0, L_0x176cb10;  1 drivers
v0x166b9e0_0 .net "zero", 0 0, L_0x176cf30;  alias, 1 drivers
L_0x17114f0 .part v0x16ef690_0, 0, 1;
L_0x1711650 .part L_0x7f5687f51060, 0, 1;
L_0x1711800 .part L_0x176aaf0, 0, 1;
L_0x17118a0 .part L_0x7f5687f510a8, 0, 1;
L_0x1711940 .part L_0x7f5687f510a8, 1, 1;
L_0x17119e0 .part L_0x7f5687f510a8, 2, 1;
L_0x1713f00 .part v0x16ef690_0, 1, 1;
L_0x1714060 .part L_0x7f5687f51060, 1, 1;
L_0x1714210 .part L_0x176aaf0, 1, 1;
L_0x1714340 .part L_0x7f5687f510a8, 0, 1;
L_0x1714470 .part L_0x7f5687f510a8, 1, 1;
L_0x1714510 .part L_0x7f5687f510a8, 2, 1;
L_0x1716a50 .part v0x16ef690_0, 2, 1;
L_0x1716cc0 .part L_0x7f5687f51060, 2, 1;
L_0x1714870 .part L_0x176aaf0, 2, 1;
L_0x1716e70 .part L_0x7f5687f510a8, 0, 1;
L_0x1716fa0 .part L_0x7f5687f510a8, 1, 1;
L_0x1717150 .part L_0x7f5687f510a8, 2, 1;
L_0x17195e0 .part v0x16ef690_0, 3, 1;
L_0x1719740 .part L_0x7f5687f51060, 3, 1;
L_0x17171f0 .part L_0x176aaf0, 3, 1;
L_0x1719ac0 .part L_0x7f5687f510a8, 0, 1;
L_0x17198f0 .part L_0x7f5687f510a8, 1, 1;
L_0x1719c20 .part L_0x7f5687f510a8, 2, 1;
L_0x171c070 .part v0x16ef690_0, 4, 1;
L_0x171c1d0 .part L_0x7f5687f51060, 4, 1;
L_0x1719cc0 .part L_0x176aaf0, 4, 1;
L_0x171c460 .part L_0x7f5687f510a8, 0, 1;
L_0x171c380 .part L_0x7f5687f510a8, 1, 1;
L_0x171c5f0 .part L_0x7f5687f510a8, 2, 1;
L_0x171eae0 .part v0x16ef690_0, 5, 1;
L_0x171ec40 .part L_0x7f5687f51060, 5, 1;
L_0x171c690 .part L_0x176aaf0, 5, 1;
L_0x171ef00 .part L_0x7f5687f510a8, 0, 1;
L_0x1717040 .part L_0x7f5687f510a8, 1, 1;
L_0x171edf0 .part L_0x7f5687f510a8, 2, 1;
L_0x1721680 .part v0x16ef690_0, 6, 1;
L_0x17217e0 .part L_0x7f5687f51060, 6, 1;
L_0x171f1b0 .part L_0x176aaf0, 6, 1;
L_0x1721ad0 .part L_0x7f5687f510a8, 0, 1;
L_0x1721990 .part L_0x7f5687f510a8, 1, 1;
L_0x1721a30 .part L_0x7f5687f510a8, 2, 1;
L_0x17240d0 .part v0x16ef690_0, 7, 1;
L_0x1724230 .part L_0x7f5687f51060, 7, 1;
L_0x1721b70 .part L_0x176aaf0, 7, 1;
L_0x1721c10 .part L_0x7f5687f510a8, 0, 1;
L_0x17244f0 .part L_0x7f5687f510a8, 1, 1;
L_0x1724590 .part L_0x7f5687f510a8, 2, 1;
L_0x1726c20 .part v0x16ef690_0, 8, 1;
L_0x1726d80 .part L_0x7f5687f51060, 8, 1;
L_0x1724770 .part L_0x176aaf0, 8, 1;
L_0x1724810 .part L_0x7f5687f510a8, 0, 1;
L_0x17270e0 .part L_0x7f5687f510a8, 1, 1;
L_0x1727180 .part L_0x7f5687f510a8, 2, 1;
L_0x1729660 .part v0x16ef690_0, 9, 1;
L_0x17297c0 .part L_0x7f5687f51060, 9, 1;
L_0x1727430 .part L_0x176aaf0, 9, 1;
L_0x17272b0 .part L_0x7f5687f510a8, 0, 1;
L_0x1729b50 .part L_0x7f5687f510a8, 1, 1;
L_0x1729bf0 .part L_0x7f5687f510a8, 2, 1;
L_0x172c0b0 .part v0x16ef690_0, 10, 1;
L_0x1716bb0 .part L_0x7f5687f51060, 10, 1;
L_0x1729ed0 .part L_0x176aaf0, 10, 1;
L_0x1729d20 .part L_0x7f5687f510a8, 0, 1;
L_0x1729dc0 .part L_0x7f5687f510a8, 1, 1;
L_0x171efa0 .part L_0x7f5687f510a8, 2, 1;
L_0x172edf0 .part v0x16ef690_0, 11, 1;
L_0x172ef50 .part L_0x7f5687f51060, 11, 1;
L_0x172c5f0 .part L_0x176aaf0, 11, 1;
L_0x172cbe0 .part L_0x7f5687f510a8, 0, 1;
L_0x172cc80 .part L_0x7f5687f510a8, 1, 1;
L_0x172f340 .part L_0x7f5687f510a8, 2, 1;
L_0x1731840 .part v0x16ef690_0, 12, 1;
L_0x17319a0 .part L_0x7f5687f51060, 12, 1;
L_0x172f680 .part L_0x176aaf0, 12, 1;
L_0x172f470 .part L_0x7f5687f510a8, 0, 1;
L_0x172f510 .part L_0x7f5687f510a8, 1, 1;
L_0x1731dc0 .part L_0x7f5687f510a8, 2, 1;
L_0x1734220 .part v0x16ef690_0, 13, 1;
L_0x1734380 .part L_0x7f5687f51060, 13, 1;
L_0x1731e60 .part L_0x176aaf0, 13, 1;
L_0x1731f00 .part L_0x7f5687f510a8, 0, 1;
L_0x1731fa0 .part L_0x7f5687f510a8, 1, 1;
L_0x1732040 .part L_0x7f5687f510a8, 2, 1;
L_0x1736c60 .part v0x16ef690_0, 14, 1;
L_0x1736dc0 .part L_0x7f5687f51060, 14, 1;
L_0x1734530 .part L_0x176aaf0, 14, 1;
L_0x17345d0 .part L_0x7f5687f510a8, 0, 1;
L_0x1734670 .part L_0x7f5687f510a8, 1, 1;
L_0x1734710 .part L_0x7f5687f510a8, 2, 1;
L_0x1739790 .part v0x16ef690_0, 15, 1;
L_0x17398f0 .part L_0x7f5687f51060, 15, 1;
L_0x17243e0 .part L_0x176aaf0, 15, 1;
L_0x1737180 .part L_0x7f5687f510a8, 0, 1;
L_0x1724660 .part L_0x7f5687f510a8, 1, 1;
L_0x1739fb0 .part L_0x7f5687f510a8, 2, 1;
L_0x173c480 .part v0x16ef690_0, 16, 1;
L_0x173c5e0 .part L_0x7f5687f51060, 16, 1;
L_0x1739f10 .part L_0x176aaf0, 16, 1;
L_0x173a0e0 .part L_0x7f5687f510a8, 0, 1;
L_0x173a180 .part L_0x7f5687f510a8, 1, 1;
L_0x173a220 .part L_0x7f5687f510a8, 2, 1;
L_0x173eee0 .part v0x16ef690_0, 17, 1;
L_0x173f040 .part L_0x7f5687f51060, 17, 1;
L_0x173c790 .part L_0x176aaf0, 17, 1;
L_0x173c830 .part L_0x7f5687f510a8, 0, 1;
L_0x173c8d0 .part L_0x7f5687f510a8, 1, 1;
L_0x173c970 .part L_0x7f5687f510a8, 2, 1;
L_0x1741970 .part v0x16ef690_0, 18, 1;
L_0x1741ad0 .part L_0x7f5687f51060, 18, 1;
L_0x173f1f0 .part L_0x176aaf0, 18, 1;
L_0x173f290 .part L_0x7f5687f510a8, 0, 1;
L_0x173f330 .part L_0x7f5687f510a8, 1, 1;
L_0x173f3d0 .part L_0x7f5687f510a8, 2, 1;
L_0x17443d0 .part v0x16ef690_0, 19, 1;
L_0x1744530 .part L_0x7f5687f51060, 19, 1;
L_0x1741c80 .part L_0x176aaf0, 19, 1;
L_0x1741d20 .part L_0x7f5687f510a8, 0, 1;
L_0x1741dc0 .part L_0x7f5687f510a8, 1, 1;
L_0x1741e60 .part L_0x7f5687f510a8, 2, 1;
L_0x1746e00 .part v0x16ef690_0, 20, 1;
L_0x1746f60 .part L_0x7f5687f51060, 20, 1;
L_0x17446e0 .part L_0x176aaf0, 20, 1;
L_0x1744780 .part L_0x7f5687f510a8, 0, 1;
L_0x1744820 .part L_0x7f5687f510a8, 1, 1;
L_0x17448c0 .part L_0x7f5687f510a8, 2, 1;
L_0x17497b0 .part v0x16ef690_0, 21, 1;
L_0x1749910 .part L_0x7f5687f51060, 21, 1;
L_0x17475d0 .part L_0x176aaf0, 21, 1;
L_0x17471a0 .part L_0x7f5687f510a8, 0, 1;
L_0x1747240 .part L_0x7f5687f510a8, 1, 1;
L_0x17472e0 .part L_0x7f5687f510a8, 2, 1;
L_0x174c610 .part v0x16ef690_0, 22, 1;
L_0x174c770 .part L_0x7f5687f51060, 22, 1;
L_0x174a6e0 .part L_0x176aaf0, 22, 1;
L_0x174a780 .part L_0x7f5687f510a8, 0, 1;
L_0x174a820 .part L_0x7f5687f510a8, 1, 1;
L_0x174a8c0 .part L_0x7f5687f510a8, 2, 1;
L_0x174f020 .part v0x16ef690_0, 23, 1;
L_0x174f180 .part L_0x7f5687f51060, 23, 1;
L_0x174ce40 .part L_0x176aaf0, 23, 1;
L_0x174c9b0 .part L_0x7f5687f510a8, 0, 1;
L_0x174ca50 .part L_0x7f5687f510a8, 1, 1;
L_0x174caf0 .part L_0x7f5687f510a8, 2, 1;
L_0x1751a60 .part v0x16ef690_0, 24, 1;
L_0x1751bc0 .part L_0x7f5687f51060, 24, 1;
L_0x174f880 .part L_0x176aaf0, 24, 1;
L_0x174f3c0 .part L_0x7f5687f510a8, 0, 1;
L_0x174f460 .part L_0x7f5687f510a8, 1, 1;
L_0x174f500 .part L_0x7f5687f510a8, 2, 1;
L_0x17544b0 .part v0x16ef690_0, 25, 1;
L_0x1754610 .part L_0x7f5687f51060, 25, 1;
L_0x1752280 .part L_0x176aaf0, 25, 1;
L_0x1751e00 .part L_0x7f5687f510a8, 0, 1;
L_0x1751ea0 .part L_0x7f5687f510a8, 1, 1;
L_0x1751f40 .part L_0x7f5687f510a8, 2, 1;
L_0x1756eb0 .part v0x16ef690_0, 26, 1;
L_0x172c210 .part L_0x7f5687f51060, 26, 1;
L_0x17547c0 .part L_0x176aaf0, 26, 1;
L_0x1754860 .part L_0x7f5687f510a8, 0, 1;
L_0x1754900 .part L_0x7f5687f510a8, 1, 1;
L_0x17549a0 .part L_0x7f5687f510a8, 2, 1;
L_0x1759bb0 .part v0x16ef690_0, 27, 1;
L_0x1759d10 .part L_0x7f5687f51060, 27, 1;
L_0x1759ec0 .part L_0x176aaf0, 27, 1;
L_0x1759ff0 .part L_0x7f5687f510a8, 0, 1;
L_0x1757420 .part L_0x7f5687f510a8, 1, 1;
L_0x17574c0 .part L_0x7f5687f510a8, 2, 1;
L_0x175c5f0 .part v0x16ef690_0, 28, 1;
L_0x175c750 .part L_0x7f5687f51060, 28, 1;
L_0x175a090 .part L_0x176aaf0, 28, 1;
L_0x175a130 .part L_0x7f5687f510a8, 0, 1;
L_0x175a1d0 .part L_0x7f5687f510a8, 1, 1;
L_0x175a270 .part L_0x7f5687f510a8, 2, 1;
L_0x175f0a0 .part v0x16ef690_0, 29, 1;
L_0x175f200 .part L_0x7f5687f51060, 29, 1;
L_0x175f3b0 .part L_0x176aaf0, 29, 1;
L_0x175f4e0 .part L_0x7f5687f510a8, 0, 1;
L_0x175c900 .part L_0x7f5687f510a8, 1, 1;
L_0x175c9a0 .part L_0x7f5687f510a8, 2, 1;
L_0x1761b70 .part v0x16ef690_0, 30, 1;
L_0x1761cd0 .part L_0x7f5687f51060, 30, 1;
L_0x175f580 .part L_0x176aaf0, 30, 1;
L_0x175f620 .part L_0x7f5687f510a8, 0, 1;
L_0x175f6c0 .part L_0x7f5687f510a8, 1, 1;
L_0x175f760 .part L_0x7f5687f510a8, 2, 1;
LS_0x1764610_0_0 .concat8 [ 1 1 1 1], L_0x1711100, L_0x1713b10, L_0x1716660, L_0x17191f0;
LS_0x1764610_0_4 .concat8 [ 1 1 1 1], L_0x171bc80, L_0x171e6f0, L_0x1721290, L_0x1723ce0;
LS_0x1764610_0_8 .concat8 [ 1 1 1 1], L_0x1726830, L_0x1729270, L_0x172bcc0, L_0x172ea00;
LS_0x1764610_0_12 .concat8 [ 1 1 1 1], L_0x1731450, L_0x1733e30, L_0x1736870, L_0x17393a0;
LS_0x1764610_0_16 .concat8 [ 1 1 1 1], L_0x173c090, L_0x173eaf0, L_0x1741580, L_0x1743fe0;
LS_0x1764610_0_20 .concat8 [ 1 1 1 1], L_0x1746a10, L_0x17493c0, L_0x174c220, L_0x174ec30;
LS_0x1764610_0_24 .concat8 [ 1 1 1 1], L_0x1751670, L_0x17540c0, L_0x1756ac0, L_0x17597c0;
LS_0x1764610_0_28 .concat8 [ 1 1 1 1], L_0x175c200, L_0x175ecb0, L_0x1761780, L_0x1764220;
LS_0x1764610_1_0 .concat8 [ 4 4 4 4], LS_0x1764610_0_0, LS_0x1764610_0_4, LS_0x1764610_0_8, LS_0x1764610_0_12;
LS_0x1764610_1_4 .concat8 [ 4 4 4 4], LS_0x1764610_0_16, LS_0x1764610_0_20, LS_0x1764610_0_24, LS_0x1764610_0_28;
L_0x1764610 .concat8 [ 16 16 0 0], LS_0x1764610_1_0, LS_0x1764610_1_4;
L_0x1765230 .part v0x16ef690_0, 31, 1;
L_0x1761e80 .part L_0x7f5687f51060, 31, 1;
L_0x1762440 .part L_0x176aaf0, 31, 1;
L_0x1739b30 .part L_0x7f5687f510a8, 0, 1;
L_0x1739bd0 .part L_0x7f5687f510a8, 1, 1;
L_0x1736f70 .part L_0x7f5687f510a8, 2, 1;
L_0x1737080 .part L_0x1764610, 0, 1;
L_0x1765430 .part L_0x1764610, 1, 1;
L_0x17655e0 .part L_0x1764610, 2, 1;
L_0x1766390 .part L_0x1764610, 3, 1;
L_0x1766540 .part L_0x1764610, 4, 1;
L_0x1765d90 .part L_0x1764610, 5, 1;
L_0x1765f40 .part L_0x1764610, 6, 1;
L_0x1766cf0 .part L_0x1764610, 7, 1;
L_0x1766ea0 .part L_0x1764610, 8, 1;
L_0x1766760 .part L_0x1764610, 9, 1;
L_0x1766980 .part L_0x1764610, 10, 1;
L_0x1766ba0 .part L_0x1764610, 11, 1;
L_0x1767730 .part L_0x1764610, 12, 1;
L_0x17670c0 .part L_0x1764610, 13, 1;
L_0x17672e0 .part L_0x1764610, 14, 1;
L_0x1766160 .part L_0x1764610, 15, 1;
L_0x17681f0 .part L_0x1764610, 16, 1;
L_0x1767950 .part L_0x1764610, 17, 1;
L_0x1767b70 .part L_0x1764610, 18, 1;
L_0x1767d90 .part L_0x1764610, 19, 1;
L_0x1768ac0 .part L_0x1764610, 20, 1;
L_0x1768410 .part L_0x1764610, 21, 1;
L_0x1768630 .part L_0x1764610, 22, 1;
L_0x1768850 .part L_0x1764610, 23, 1;
L_0x1769340 .part L_0x1764610, 24, 1;
L_0x1768ce0 .part L_0x1764610, 25, 1;
L_0x1768f00 .part L_0x1764610, 26, 1;
L_0x1769120 .part L_0x1764610, 27, 1;
L_0x1769be0 .part L_0x1764610, 28, 1;
L_0x1769560 .part L_0x1764610, 29, 1;
L_0x1769780 .part L_0x1764610, 30, 1;
LS_0x1767440_0_0 .concat8 [ 1 1 1 1], L_0x1737010, L_0x1763e60, L_0x17654d0, L_0x17657d0;
LS_0x1767440_0_4 .concat8 [ 1 1 1 1], L_0x1766480, L_0x1765cd0, L_0x1765e30, L_0x1765740;
LS_0x1767440_0_8 .concat8 [ 1 1 1 1], L_0x1766de0, L_0x17666a0, L_0x17668c0, L_0x1766ae0;
LS_0x1767440_0_12 .concat8 [ 1 1 1 1], L_0x17676c0, L_0x1767000, L_0x1767220, L_0x17660a0;
LS_0x1767440_0_16 .concat8 [ 1 1 1 1], L_0x1768130, L_0x1767890, L_0x1767ab0, L_0x1767cd0;
LS_0x1767440_0_20 .concat8 [ 1 1 1 1], L_0x1768a00, L_0x1768350, L_0x1768570, L_0x1768790;
LS_0x1767440_0_24 .concat8 [ 1 1 1 1], L_0x17688f0, L_0x1768c20, L_0x1768e40, L_0x1769060;
LS_0x1767440_0_28 .concat8 [ 1 1 1 1], L_0x17691c0, L_0x17694a0, L_0x17696c0, L_0x176af60;
LS_0x1767440_1_0 .concat8 [ 4 4 4 4], LS_0x1767440_0_0, LS_0x1767440_0_4, LS_0x1767440_0_8, LS_0x1767440_0_12;
LS_0x1767440_1_4 .concat8 [ 4 4 4 4], LS_0x1767440_0_16, LS_0x1767440_0_20, LS_0x1767440_0_24, LS_0x1767440_0_28;
L_0x1767440 .concat8 [ 16 16 0 0], LS_0x1767440_1_0, LS_0x1767440_1_4;
L_0x1767f40 .part L_0x1764610, 31, 1;
L_0x176a8a0 .part L_0x7f5687f510a8, 0, 1;
L_0x176aa00 .part L_0x7f5687f510a8, 0, 1;
LS_0x176aaf0_0_0 .concat8 [ 1 1 1 1], L_0x176acb0, L_0x170fc70, L_0x17126c0, L_0x17151c0;
LS_0x176aaf0_0_4 .concat8 [ 1 1 1 1], L_0x1717e40, L_0x171a8d0, L_0x171d340, L_0x171fee0;
LS_0x176aaf0_0_8 .concat8 [ 1 1 1 1], L_0x1722930, L_0x1725510, L_0x1727e20, L_0x172a870;
LS_0x176aaf0_0_12 .concat8 [ 1 1 1 1], L_0x172d620, L_0x1730000, L_0x1732a50, L_0x1735420;
LS_0x176aaf0_0_16 .concat8 [ 1 1 1 1], L_0x1737f50, L_0x173ac80, L_0x173d6e0, L_0x1740170;
LS_0x176aaf0_0_20 .concat8 [ 1 1 1 1], L_0x1742bd0, L_0x1745660, L_0x1747f70, L_0x174add0;
LS_0x176aaf0_0_24 .concat8 [ 1 1 1 1], L_0x174d7e0, L_0x1750220, L_0x1752c70, L_0x17556e0;
LS_0x176aaf0_0_28 .concat8 [ 1 1 1 1], L_0x1758320, L_0x175ad60, L_0x175d810, L_0x17602b0;
LS_0x176aaf0_0_32 .concat8 [ 1 0 0 0], L_0x1762d50;
LS_0x176aaf0_1_0 .concat8 [ 4 4 4 4], LS_0x176aaf0_0_0, LS_0x176aaf0_0_4, LS_0x176aaf0_0_8, LS_0x176aaf0_0_12;
LS_0x176aaf0_1_4 .concat8 [ 4 4 4 4], LS_0x176aaf0_0_16, LS_0x176aaf0_0_20, LS_0x176aaf0_0_24, LS_0x176aaf0_0_28;
LS_0x176aaf0_1_8 .concat8 [ 1 0 0 0], LS_0x176aaf0_0_32;
L_0x176aaf0 .concat8 [ 16 16 1 0], LS_0x176aaf0_1_0, LS_0x176aaf0_1_4, LS_0x176aaf0_1_8;
L_0x176bb60 .part L_0x176aaf0, 32, 1;
L_0x176b430 .part L_0x176aaf0, 32, 1;
L_0x176ca70 .part v0x16ef690_0, 31, 1;
L_0x176bcc0 .part L_0x7f5687f51060, 31, 1;
L_0x176bdb0 .part L_0x1764610, 31, 1;
L_0x176bea0 .part L_0x7f5687f510a8, 2, 1;
L_0x176c260 .part L_0x7f5687f510a8, 0, 1;
L_0x176d340 .part L_0x7f5687f510a8, 1, 1;
L_0x176d6f0 .part L_0x1764610, 31, 1;
L_0x176cbd0 .part/pv L_0x176cc70, 0, 1, 32;
L_0x176cdd0 .part L_0x1764610, 0, 1;
S_0x1610390 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x10d9c30 .param/l "i" 0 4 165, +C4<00>;
S_0x1610510 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1610390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x170eef0/d .functor AND 1, L_0x17114f0, L_0x1711650, C4<1>, C4<1>;
L_0x170eef0 .delay 1 (40,40,40) L_0x170eef0/d;
L_0x170f000/d .functor NAND 1, L_0x17114f0, L_0x1711650, C4<1>, C4<1>;
L_0x170f000 .delay 1 (20,20,20) L_0x170f000/d;
L_0x170f160/d .functor OR 1, L_0x17114f0, L_0x1711650, C4<0>, C4<0>;
L_0x170f160 .delay 1 (40,40,40) L_0x170f160/d;
L_0x170f350/d .functor NOR 1, L_0x17114f0, L_0x1711650, C4<0>, C4<0>;
L_0x170f350 .delay 1 (20,20,20) L_0x170f350/d;
L_0x170f4b0/d .functor XOR 1, L_0x17114f0, L_0x1711650, C4<0>, C4<0>;
L_0x170f4b0 .delay 1 (40,40,40) L_0x170f4b0/d;
L_0x170fe70/d .functor NOT 1, L_0x17118a0, C4<0>, C4<0>, C4<0>;
L_0x170fe70 .delay 1 (10,10,10) L_0x170fe70/d;
L_0x1710010/d .functor NOT 1, L_0x1711940, C4<0>, C4<0>, C4<0>;
L_0x1710010 .delay 1 (10,10,10) L_0x1710010/d;
L_0x17100d0/d .functor NOT 1, L_0x17119e0, C4<0>, C4<0>, C4<0>;
L_0x17100d0 .delay 1 (10,10,10) L_0x17100d0/d;
L_0x1710280/d .functor AND 1, L_0x170f790, L_0x170fe70, L_0x1710010, L_0x17100d0;
L_0x1710280 .delay 1 (80,80,80) L_0x1710280/d;
L_0x1710430/d .functor AND 1, L_0x170f790, L_0x17118a0, L_0x1710010, L_0x17100d0;
L_0x1710430 .delay 1 (80,80,80) L_0x1710430/d;
L_0x1710640/d .functor AND 1, L_0x170f4b0, L_0x170fe70, L_0x1711940, L_0x17100d0;
L_0x1710640 .delay 1 (80,80,80) L_0x1710640/d;
L_0x1710820/d .functor AND 1, L_0x170f790, L_0x17118a0, L_0x1711940, L_0x17100d0;
L_0x1710820 .delay 1 (80,80,80) L_0x1710820/d;
L_0x17109f0/d .functor AND 1, L_0x170eef0, L_0x170fe70, L_0x1710010, L_0x17119e0;
L_0x17109f0 .delay 1 (80,80,80) L_0x17109f0/d;
L_0x1710bd0/d .functor AND 1, L_0x170f000, L_0x17118a0, L_0x1710010, L_0x17119e0;
L_0x1710bd0 .delay 1 (80,80,80) L_0x1710bd0/d;
L_0x1710980/d .functor AND 1, L_0x170f350, L_0x170fe70, L_0x1711940, L_0x17119e0;
L_0x1710980 .delay 1 (80,80,80) L_0x1710980/d;
L_0x1710f60/d .functor AND 1, L_0x170f160, L_0x17118a0, L_0x1711940, L_0x17119e0;
L_0x1710f60 .delay 1 (80,80,80) L_0x1710f60/d;
L_0x1711100/0/0 .functor OR 1, L_0x1710280, L_0x1710430, L_0x1710640, L_0x17109f0;
L_0x1711100/0/4 .functor OR 1, L_0x1710bd0, L_0x1710980, L_0x1710f60, L_0x1710820;
L_0x1711100/d .functor OR 1, L_0x1711100/0/0, L_0x1711100/0/4, C4<0>, C4<0>;
L_0x1711100 .delay 1 (160,160,160) L_0x1711100/d;
v0x1611310_0 .net "a", 0 0, L_0x17114f0;  1 drivers
v0x16113d0_0 .net "addSub", 0 0, L_0x170f790;  1 drivers
v0x16114a0_0 .net "andRes", 0 0, L_0x170eef0;  1 drivers
v0x1611570_0 .net "b", 0 0, L_0x1711650;  1 drivers
v0x1611640_0 .net "carryIn", 0 0, L_0x1711800;  1 drivers
v0x16116e0_0 .net "carryOut", 0 0, L_0x170fc70;  1 drivers
v0x16117b0_0 .net "initialResult", 0 0, L_0x1711100;  1 drivers
v0x1611850_0 .net "isAdd", 0 0, L_0x1710280;  1 drivers
v0x16118f0_0 .net "isAnd", 0 0, L_0x17109f0;  1 drivers
v0x1611a20_0 .net "isNand", 0 0, L_0x1710bd0;  1 drivers
v0x1611ac0_0 .net "isNor", 0 0, L_0x1710980;  1 drivers
v0x1611b60_0 .net "isOr", 0 0, L_0x1710f60;  1 drivers
v0x1611c20_0 .net "isSLT", 0 0, L_0x1710820;  1 drivers
v0x1611ce0_0 .net "isSub", 0 0, L_0x1710430;  1 drivers
v0x1611da0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1611e70_0 .net "isXor", 0 0, L_0x1710640;  1 drivers
v0x1611f10_0 .net "nandRes", 0 0, L_0x170f000;  1 drivers
v0x16120c0_0 .net "norRes", 0 0, L_0x170f350;  1 drivers
v0x1612160_0 .net "orRes", 0 0, L_0x170f160;  1 drivers
v0x1612200_0 .net "s0", 0 0, L_0x17118a0;  1 drivers
v0x16122a0_0 .net "s0inv", 0 0, L_0x170fe70;  1 drivers
v0x1612360_0 .net "s1", 0 0, L_0x1711940;  1 drivers
v0x1612420_0 .net "s1inv", 0 0, L_0x1710010;  1 drivers
v0x16124e0_0 .net "s2", 0 0, L_0x17119e0;  1 drivers
v0x16125a0_0 .net "s2inv", 0 0, L_0x17100d0;  1 drivers
v0x1612660_0 .net "xorRes", 0 0, L_0x170f4b0;  1 drivers
S_0x1610770 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1610510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x170f520/d .functor XOR 1, L_0x1711650, L_0x17680a0, C4<0>, C4<0>;
L_0x170f520 .delay 1 (40,40,40) L_0x170f520/d;
L_0x170f680/d .functor XOR 1, L_0x17114f0, L_0x170f520, C4<0>, C4<0>;
L_0x170f680 .delay 1 (40,40,40) L_0x170f680/d;
L_0x170f790/d .functor XOR 1, L_0x170f680, L_0x1711800, C4<0>, C4<0>;
L_0x170f790 .delay 1 (40,40,40) L_0x170f790/d;
L_0x170f990/d .functor AND 1, L_0x17114f0, L_0x170f520, C4<1>, C4<1>;
L_0x170f990 .delay 1 (40,40,40) L_0x170f990/d;
L_0x170fc00/d .functor AND 1, L_0x170f680, L_0x1711800, C4<1>, C4<1>;
L_0x170fc00 .delay 1 (40,40,40) L_0x170fc00/d;
L_0x170fc70/d .functor OR 1, L_0x170f990, L_0x170fc00, C4<0>, C4<0>;
L_0x170fc70 .delay 1 (40,40,40) L_0x170fc70/d;
v0x16109e0_0 .net "AandB", 0 0, L_0x170f990;  1 drivers
v0x1610a80_0 .net "BxorSub", 0 0, L_0x170f520;  1 drivers
v0x1610b20_0 .net "a", 0 0, L_0x17114f0;  alias, 1 drivers
v0x1610bf0_0 .net "b", 0 0, L_0x1711650;  alias, 1 drivers
v0x1610cb0_0 .net "carryin", 0 0, L_0x1711800;  alias, 1 drivers
v0x1610dc0_0 .net "carryout", 0 0, L_0x170fc70;  alias, 1 drivers
v0x1610e80_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1610f40_0 .net "res", 0 0, L_0x170f790;  alias, 1 drivers
v0x1611000_0 .net "xAorB", 0 0, L_0x170f680;  1 drivers
v0x1611150_0 .net "xAorBandCin", 0 0, L_0x170fc00;  1 drivers
S_0x1612840 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1612a00 .param/l "i" 0 4 165, +C4<01>;
S_0x1612ac0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1612840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1711590/d .functor AND 1, L_0x1713f00, L_0x1714060, C4<1>, C4<1>;
L_0x1711590 .delay 1 (40,40,40) L_0x1711590/d;
L_0x1711b70/d .functor NAND 1, L_0x1713f00, L_0x1714060, C4<1>, C4<1>;
L_0x1711b70 .delay 1 (20,20,20) L_0x1711b70/d;
L_0x1710dc0/d .functor OR 1, L_0x1713f00, L_0x1714060, C4<0>, C4<0>;
L_0x1710dc0 .delay 1 (40,40,40) L_0x1710dc0/d;
L_0x1711df0/d .functor NOR 1, L_0x1713f00, L_0x1714060, C4<0>, C4<0>;
L_0x1711df0 .delay 1 (20,20,20) L_0x1711df0/d;
L_0x1711eb0/d .functor XOR 1, L_0x1713f00, L_0x1714060, C4<0>, C4<0>;
L_0x1711eb0 .delay 1 (40,40,40) L_0x1711eb0/d;
L_0x17128c0/d .functor NOT 1, L_0x1714340, C4<0>, C4<0>, C4<0>;
L_0x17128c0 .delay 1 (10,10,10) L_0x17128c0/d;
L_0x1712a20/d .functor NOT 1, L_0x1714470, C4<0>, C4<0>, C4<0>;
L_0x1712a20 .delay 1 (10,10,10) L_0x1712a20/d;
L_0x1712ae0/d .functor NOT 1, L_0x1714510, C4<0>, C4<0>, C4<0>;
L_0x1712ae0 .delay 1 (10,10,10) L_0x1712ae0/d;
L_0x1712c90/d .functor AND 1, L_0x17121e0, L_0x17128c0, L_0x1712a20, L_0x1712ae0;
L_0x1712c90 .delay 1 (80,80,80) L_0x1712c90/d;
L_0x1712e40/d .functor AND 1, L_0x17121e0, L_0x1714340, L_0x1712a20, L_0x1712ae0;
L_0x1712e40 .delay 1 (80,80,80) L_0x1712e40/d;
L_0x1713050/d .functor AND 1, L_0x1711eb0, L_0x17128c0, L_0x1714470, L_0x1712ae0;
L_0x1713050 .delay 1 (80,80,80) L_0x1713050/d;
L_0x1713230/d .functor AND 1, L_0x17121e0, L_0x1714340, L_0x1714470, L_0x1712ae0;
L_0x1713230 .delay 1 (80,80,80) L_0x1713230/d;
L_0x1713400/d .functor AND 1, L_0x1711590, L_0x17128c0, L_0x1712a20, L_0x1714510;
L_0x1713400 .delay 1 (80,80,80) L_0x1713400/d;
L_0x17135e0/d .functor AND 1, L_0x1711b70, L_0x1714340, L_0x1712a20, L_0x1714510;
L_0x17135e0 .delay 1 (80,80,80) L_0x17135e0/d;
L_0x1713390/d .functor AND 1, L_0x1711df0, L_0x17128c0, L_0x1714470, L_0x1714510;
L_0x1713390 .delay 1 (80,80,80) L_0x1713390/d;
L_0x1713970/d .functor AND 1, L_0x1710dc0, L_0x1714340, L_0x1714470, L_0x1714510;
L_0x1713970 .delay 1 (80,80,80) L_0x1713970/d;
L_0x1713b10/0/0 .functor OR 1, L_0x1712c90, L_0x1712e40, L_0x1713050, L_0x1713400;
L_0x1713b10/0/4 .functor OR 1, L_0x17135e0, L_0x1713390, L_0x1713970, L_0x1713230;
L_0x1713b10/d .functor OR 1, L_0x1713b10/0/0, L_0x1713b10/0/4, C4<0>, C4<0>;
L_0x1713b10 .delay 1 (160,160,160) L_0x1713b10/d;
v0x1613a10_0 .net "a", 0 0, L_0x1713f00;  1 drivers
v0x1613ad0_0 .net "addSub", 0 0, L_0x17121e0;  1 drivers
v0x1613b70_0 .net "andRes", 0 0, L_0x1711590;  1 drivers
v0x1613c40_0 .net "b", 0 0, L_0x1714060;  1 drivers
v0x1613d10_0 .net "carryIn", 0 0, L_0x1714210;  1 drivers
v0x1613db0_0 .net "carryOut", 0 0, L_0x17126c0;  1 drivers
v0x1613e80_0 .net "initialResult", 0 0, L_0x1713b10;  1 drivers
v0x1613f20_0 .net "isAdd", 0 0, L_0x1712c90;  1 drivers
v0x1613fc0_0 .net "isAnd", 0 0, L_0x1713400;  1 drivers
v0x16140f0_0 .net "isNand", 0 0, L_0x17135e0;  1 drivers
v0x1614190_0 .net "isNor", 0 0, L_0x1713390;  1 drivers
v0x1614230_0 .net "isOr", 0 0, L_0x1713970;  1 drivers
v0x16142f0_0 .net "isSLT", 0 0, L_0x1713230;  1 drivers
v0x16143b0_0 .net "isSub", 0 0, L_0x1712e40;  1 drivers
v0x1614470_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1614510_0 .net "isXor", 0 0, L_0x1713050;  1 drivers
v0x16145d0_0 .net "nandRes", 0 0, L_0x1711b70;  1 drivers
v0x1614780_0 .net "norRes", 0 0, L_0x1711df0;  1 drivers
v0x1614820_0 .net "orRes", 0 0, L_0x1710dc0;  1 drivers
v0x16148c0_0 .net "s0", 0 0, L_0x1714340;  1 drivers
v0x1614960_0 .net "s0inv", 0 0, L_0x17128c0;  1 drivers
v0x1614a20_0 .net "s1", 0 0, L_0x1714470;  1 drivers
v0x1614ae0_0 .net "s1inv", 0 0, L_0x1712a20;  1 drivers
v0x1614ba0_0 .net "s2", 0 0, L_0x1714510;  1 drivers
v0x1614c60_0 .net "s2inv", 0 0, L_0x1712ae0;  1 drivers
v0x1614d20_0 .net "xorRes", 0 0, L_0x1711eb0;  1 drivers
S_0x1612dc0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1612ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1712010/d .functor XOR 1, L_0x1714060, L_0x17680a0, C4<0>, C4<0>;
L_0x1712010 .delay 1 (40,40,40) L_0x1712010/d;
L_0x1712080/d .functor XOR 1, L_0x1713f00, L_0x1712010, C4<0>, C4<0>;
L_0x1712080 .delay 1 (40,40,40) L_0x1712080/d;
L_0x17121e0/d .functor XOR 1, L_0x1712080, L_0x1714210, C4<0>, C4<0>;
L_0x17121e0 .delay 1 (40,40,40) L_0x17121e0/d;
L_0x17123e0/d .functor AND 1, L_0x1713f00, L_0x1712010, C4<1>, C4<1>;
L_0x17123e0 .delay 1 (40,40,40) L_0x17123e0/d;
L_0x1712650/d .functor AND 1, L_0x1712080, L_0x1714210, C4<1>, C4<1>;
L_0x1712650 .delay 1 (40,40,40) L_0x1712650/d;
L_0x17126c0/d .functor OR 1, L_0x17123e0, L_0x1712650, C4<0>, C4<0>;
L_0x17126c0 .delay 1 (40,40,40) L_0x17126c0/d;
v0x1613050_0 .net "AandB", 0 0, L_0x17123e0;  1 drivers
v0x1613130_0 .net "BxorSub", 0 0, L_0x1712010;  1 drivers
v0x16131f0_0 .net "a", 0 0, L_0x1713f00;  alias, 1 drivers
v0x16132c0_0 .net "b", 0 0, L_0x1714060;  alias, 1 drivers
v0x1613380_0 .net "carryin", 0 0, L_0x1714210;  alias, 1 drivers
v0x1613490_0 .net "carryout", 0 0, L_0x17126c0;  alias, 1 drivers
v0x1613550_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1613640_0 .net "res", 0 0, L_0x17121e0;  alias, 1 drivers
v0x1613700_0 .net "xAorB", 0 0, L_0x1712080;  1 drivers
v0x1613850_0 .net "xAorBandCin", 0 0, L_0x1712650;  1 drivers
S_0x1614f00 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x16150f0 .param/l "i" 0 4 165, +C4<010>;
S_0x1615190 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1614f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17145b0/d .functor AND 1, L_0x1716a50, L_0x1716cc0, C4<1>, C4<1>;
L_0x17145b0 .delay 1 (40,40,40) L_0x17145b0/d;
L_0x17146c0/d .functor NAND 1, L_0x1716a50, L_0x1716cc0, C4<1>, C4<1>;
L_0x17146c0 .delay 1 (20,20,20) L_0x17146c0/d;
L_0x17137d0/d .functor OR 1, L_0x1716a50, L_0x1716cc0, C4<0>, C4<0>;
L_0x17137d0 .delay 1 (40,40,40) L_0x17137d0/d;
L_0x1714940/d .functor NOR 1, L_0x1716a50, L_0x1716cc0, C4<0>, C4<0>;
L_0x1714940 .delay 1 (20,20,20) L_0x1714940/d;
L_0x17149b0/d .functor XOR 1, L_0x1716a50, L_0x1716cc0, C4<0>, C4<0>;
L_0x17149b0 .delay 1 (40,40,40) L_0x17149b0/d;
L_0x17153c0/d .functor NOT 1, L_0x1716e70, C4<0>, C4<0>, C4<0>;
L_0x17153c0 .delay 1 (10,10,10) L_0x17153c0/d;
L_0x1715520/d .functor NOT 1, L_0x1716fa0, C4<0>, C4<0>, C4<0>;
L_0x1715520 .delay 1 (10,10,10) L_0x1715520/d;
L_0x17155e0/d .functor NOT 1, L_0x1717150, C4<0>, C4<0>, C4<0>;
L_0x17155e0 .delay 1 (10,10,10) L_0x17155e0/d;
L_0x1715790/d .functor AND 1, L_0x1714ce0, L_0x17153c0, L_0x1715520, L_0x17155e0;
L_0x1715790 .delay 1 (80,80,80) L_0x1715790/d;
L_0x1715940/d .functor AND 1, L_0x1714ce0, L_0x1716e70, L_0x1715520, L_0x17155e0;
L_0x1715940 .delay 1 (80,80,80) L_0x1715940/d;
L_0x1715b50/d .functor AND 1, L_0x17149b0, L_0x17153c0, L_0x1716fa0, L_0x17155e0;
L_0x1715b50 .delay 1 (80,80,80) L_0x1715b50/d;
L_0x1715d30/d .functor AND 1, L_0x1714ce0, L_0x1716e70, L_0x1716fa0, L_0x17155e0;
L_0x1715d30 .delay 1 (80,80,80) L_0x1715d30/d;
L_0x1715f00/d .functor AND 1, L_0x17145b0, L_0x17153c0, L_0x1715520, L_0x1717150;
L_0x1715f00 .delay 1 (80,80,80) L_0x1715f00/d;
L_0x17160e0/d .functor AND 1, L_0x17146c0, L_0x1716e70, L_0x1715520, L_0x1717150;
L_0x17160e0 .delay 1 (80,80,80) L_0x17160e0/d;
L_0x1715e90/d .functor AND 1, L_0x1714940, L_0x17153c0, L_0x1716fa0, L_0x1717150;
L_0x1715e90 .delay 1 (80,80,80) L_0x1715e90/d;
L_0x17164c0/d .functor AND 1, L_0x17137d0, L_0x1716e70, L_0x1716fa0, L_0x1717150;
L_0x17164c0 .delay 1 (80,80,80) L_0x17164c0/d;
L_0x1716660/0/0 .functor OR 1, L_0x1715790, L_0x1715940, L_0x1715b50, L_0x1715f00;
L_0x1716660/0/4 .functor OR 1, L_0x17160e0, L_0x1715e90, L_0x17164c0, L_0x1715d30;
L_0x1716660/d .functor OR 1, L_0x1716660/0/0, L_0x1716660/0/4, C4<0>, C4<0>;
L_0x1716660 .delay 1 (160,160,160) L_0x1716660/d;
v0x1616120_0 .net "a", 0 0, L_0x1716a50;  1 drivers
v0x16161e0_0 .net "addSub", 0 0, L_0x1714ce0;  1 drivers
v0x16162b0_0 .net "andRes", 0 0, L_0x17145b0;  1 drivers
v0x1616380_0 .net "b", 0 0, L_0x1716cc0;  1 drivers
v0x1616450_0 .net "carryIn", 0 0, L_0x1714870;  1 drivers
v0x16164f0_0 .net "carryOut", 0 0, L_0x17151c0;  1 drivers
v0x16165c0_0 .net "initialResult", 0 0, L_0x1716660;  1 drivers
v0x1616660_0 .net "isAdd", 0 0, L_0x1715790;  1 drivers
v0x1616700_0 .net "isAnd", 0 0, L_0x1715f00;  1 drivers
v0x1616830_0 .net "isNand", 0 0, L_0x17160e0;  1 drivers
v0x16168d0_0 .net "isNor", 0 0, L_0x1715e90;  1 drivers
v0x1616970_0 .net "isOr", 0 0, L_0x17164c0;  1 drivers
v0x1616a30_0 .net "isSLT", 0 0, L_0x1715d30;  1 drivers
v0x1616af0_0 .net "isSub", 0 0, L_0x1715940;  1 drivers
v0x1616bb0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1616c50_0 .net "isXor", 0 0, L_0x1715b50;  1 drivers
v0x1616d10_0 .net "nandRes", 0 0, L_0x17146c0;  1 drivers
v0x1616ec0_0 .net "norRes", 0 0, L_0x1714940;  1 drivers
v0x1616f60_0 .net "orRes", 0 0, L_0x17137d0;  1 drivers
v0x1617000_0 .net "s0", 0 0, L_0x1716e70;  1 drivers
v0x16170a0_0 .net "s0inv", 0 0, L_0x17153c0;  1 drivers
v0x1617160_0 .net "s1", 0 0, L_0x1716fa0;  1 drivers
v0x1617220_0 .net "s1inv", 0 0, L_0x1715520;  1 drivers
v0x16172e0_0 .net "s2", 0 0, L_0x1717150;  1 drivers
v0x16173a0_0 .net "s2inv", 0 0, L_0x17155e0;  1 drivers
v0x1617460_0 .net "xorRes", 0 0, L_0x17149b0;  1 drivers
S_0x1615490 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1615190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1714b10/d .functor XOR 1, L_0x1716cc0, L_0x17680a0, C4<0>, C4<0>;
L_0x1714b10 .delay 1 (40,40,40) L_0x1714b10/d;
L_0x1714b80/d .functor XOR 1, L_0x1716a50, L_0x1714b10, C4<0>, C4<0>;
L_0x1714b80 .delay 1 (40,40,40) L_0x1714b80/d;
L_0x1714ce0/d .functor XOR 1, L_0x1714b80, L_0x1714870, C4<0>, C4<0>;
L_0x1714ce0 .delay 1 (40,40,40) L_0x1714ce0/d;
L_0x1714ee0/d .functor AND 1, L_0x1716a50, L_0x1714b10, C4<1>, C4<1>;
L_0x1714ee0 .delay 1 (40,40,40) L_0x1714ee0/d;
L_0x1715150/d .functor AND 1, L_0x1714b80, L_0x1714870, C4<1>, C4<1>;
L_0x1715150 .delay 1 (40,40,40) L_0x1715150/d;
L_0x17151c0/d .functor OR 1, L_0x1714ee0, L_0x1715150, C4<0>, C4<0>;
L_0x17151c0 .delay 1 (40,40,40) L_0x17151c0/d;
v0x1615720_0 .net "AandB", 0 0, L_0x1714ee0;  1 drivers
v0x1615800_0 .net "BxorSub", 0 0, L_0x1714b10;  1 drivers
v0x16158c0_0 .net "a", 0 0, L_0x1716a50;  alias, 1 drivers
v0x1615990_0 .net "b", 0 0, L_0x1716cc0;  alias, 1 drivers
v0x1615a50_0 .net "carryin", 0 0, L_0x1714870;  alias, 1 drivers
v0x1615b60_0 .net "carryout", 0 0, L_0x17151c0;  alias, 1 drivers
v0x1615c20_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1615d50_0 .net "res", 0 0, L_0x1714ce0;  alias, 1 drivers
v0x1615e10_0 .net "xAorB", 0 0, L_0x1714b80;  1 drivers
v0x1615f60_0 .net "xAorBandCin", 0 0, L_0x1715150;  1 drivers
S_0x1617640 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x16135f0 .param/l "i" 0 4 165, +C4<011>;
S_0x1617870 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1617640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1711d20/d .functor AND 1, L_0x17195e0, L_0x1719740, C4<1>, C4<1>;
L_0x1711d20 .delay 1 (40,40,40) L_0x1711d20/d;
L_0x1717290/d .functor NAND 1, L_0x17195e0, L_0x1719740, C4<1>, C4<1>;
L_0x1717290 .delay 1 (20,20,20) L_0x1717290/d;
L_0x1717350/d .functor OR 1, L_0x17195e0, L_0x1719740, C4<0>, C4<0>;
L_0x1717350 .delay 1 (40,40,40) L_0x1717350/d;
L_0x1717540/d .functor NOR 1, L_0x17195e0, L_0x1719740, C4<0>, C4<0>;
L_0x1717540 .delay 1 (20,20,20) L_0x1717540/d;
L_0x1717600/d .functor XOR 1, L_0x17195e0, L_0x1719740, C4<0>, C4<0>;
L_0x1717600 .delay 1 (40,40,40) L_0x1717600/d;
L_0x1718040/d .functor NOT 1, L_0x1719ac0, C4<0>, C4<0>, C4<0>;
L_0x1718040 .delay 1 (10,10,10) L_0x1718040/d;
L_0x17181a0/d .functor NOT 1, L_0x17198f0, C4<0>, C4<0>, C4<0>;
L_0x17181a0 .delay 1 (10,10,10) L_0x17181a0/d;
L_0x1718260/d .functor NOT 1, L_0x1719c20, C4<0>, C4<0>, C4<0>;
L_0x1718260 .delay 1 (10,10,10) L_0x1718260/d;
L_0x1718410/d .functor AND 1, L_0x1717980, L_0x1718040, L_0x17181a0, L_0x1718260;
L_0x1718410 .delay 1 (80,80,80) L_0x1718410/d;
L_0x17185c0/d .functor AND 1, L_0x1717980, L_0x1719ac0, L_0x17181a0, L_0x1718260;
L_0x17185c0 .delay 1 (80,80,80) L_0x17185c0/d;
L_0x1718770/d .functor AND 1, L_0x1717600, L_0x1718040, L_0x17198f0, L_0x1718260;
L_0x1718770 .delay 1 (80,80,80) L_0x1718770/d;
L_0x1718960/d .functor AND 1, L_0x1717980, L_0x1719ac0, L_0x17198f0, L_0x1718260;
L_0x1718960 .delay 1 (80,80,80) L_0x1718960/d;
L_0x1718a90/d .functor AND 1, L_0x1711d20, L_0x1718040, L_0x17181a0, L_0x1719c20;
L_0x1718a90 .delay 1 (80,80,80) L_0x1718a90/d;
L_0x1718cf0/d .functor AND 1, L_0x1717290, L_0x1719ac0, L_0x17181a0, L_0x1719c20;
L_0x1718cf0 .delay 1 (80,80,80) L_0x1718cf0/d;
L_0x1718a20/d .functor AND 1, L_0x1717540, L_0x1718040, L_0x17198f0, L_0x1719c20;
L_0x1718a20 .delay 1 (80,80,80) L_0x1718a20/d;
L_0x1719050/d .functor AND 1, L_0x1717350, L_0x1719ac0, L_0x17198f0, L_0x1719c20;
L_0x1719050 .delay 1 (80,80,80) L_0x1719050/d;
L_0x17191f0/0/0 .functor OR 1, L_0x1718410, L_0x17185c0, L_0x1718770, L_0x1718a90;
L_0x17191f0/0/4 .functor OR 1, L_0x1718cf0, L_0x1718a20, L_0x1719050, L_0x1718960;
L_0x17191f0/d .functor OR 1, L_0x17191f0/0/0, L_0x17191f0/0/4, C4<0>, C4<0>;
L_0x17191f0 .delay 1 (160,160,160) L_0x17191f0/d;
v0x1618770_0 .net "a", 0 0, L_0x17195e0;  1 drivers
v0x1618830_0 .net "addSub", 0 0, L_0x1717980;  1 drivers
v0x1618900_0 .net "andRes", 0 0, L_0x1711d20;  1 drivers
v0x16189d0_0 .net "b", 0 0, L_0x1719740;  1 drivers
v0x1618aa0_0 .net "carryIn", 0 0, L_0x17171f0;  1 drivers
v0x1618b40_0 .net "carryOut", 0 0, L_0x1717e40;  1 drivers
v0x1618c10_0 .net "initialResult", 0 0, L_0x17191f0;  1 drivers
v0x1618cb0_0 .net "isAdd", 0 0, L_0x1718410;  1 drivers
v0x1618d50_0 .net "isAnd", 0 0, L_0x1718a90;  1 drivers
v0x1618e80_0 .net "isNand", 0 0, L_0x1718cf0;  1 drivers
v0x1618f20_0 .net "isNor", 0 0, L_0x1718a20;  1 drivers
v0x1618fc0_0 .net "isOr", 0 0, L_0x1719050;  1 drivers
v0x1619080_0 .net "isSLT", 0 0, L_0x1718960;  1 drivers
v0x1619140_0 .net "isSub", 0 0, L_0x17185c0;  1 drivers
v0x1619200_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16192a0_0 .net "isXor", 0 0, L_0x1718770;  1 drivers
v0x1619360_0 .net "nandRes", 0 0, L_0x1717290;  1 drivers
v0x1619510_0 .net "norRes", 0 0, L_0x1717540;  1 drivers
v0x16195b0_0 .net "orRes", 0 0, L_0x1717350;  1 drivers
v0x1619650_0 .net "s0", 0 0, L_0x1719ac0;  1 drivers
v0x16196f0_0 .net "s0inv", 0 0, L_0x1718040;  1 drivers
v0x16197b0_0 .net "s1", 0 0, L_0x17198f0;  1 drivers
v0x1619870_0 .net "s1inv", 0 0, L_0x17181a0;  1 drivers
v0x1619930_0 .net "s2", 0 0, L_0x1719c20;  1 drivers
v0x16199f0_0 .net "s2inv", 0 0, L_0x1718260;  1 drivers
v0x1619ab0_0 .net "xorRes", 0 0, L_0x1717600;  1 drivers
S_0x1617b70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1617870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1717760/d .functor XOR 1, L_0x1719740, L_0x17680a0, C4<0>, C4<0>;
L_0x1717760 .delay 1 (40,40,40) L_0x1717760/d;
L_0x1717820/d .functor XOR 1, L_0x17195e0, L_0x1717760, C4<0>, C4<0>;
L_0x1717820 .delay 1 (40,40,40) L_0x1717820/d;
L_0x1717980/d .functor XOR 1, L_0x1717820, L_0x17171f0, C4<0>, C4<0>;
L_0x1717980 .delay 1 (40,40,40) L_0x1717980/d;
L_0x1717b80/d .functor AND 1, L_0x17195e0, L_0x1717760, C4<1>, C4<1>;
L_0x1717b80 .delay 1 (40,40,40) L_0x1717b80/d;
L_0x17173c0/d .functor AND 1, L_0x1717820, L_0x17171f0, C4<1>, C4<1>;
L_0x17173c0 .delay 1 (40,40,40) L_0x17173c0/d;
L_0x1717e40/d .functor OR 1, L_0x1717b80, L_0x17173c0, C4<0>, C4<0>;
L_0x1717e40 .delay 1 (40,40,40) L_0x1717e40/d;
v0x1617e00_0 .net "AandB", 0 0, L_0x1717b80;  1 drivers
v0x1617ee0_0 .net "BxorSub", 0 0, L_0x1717760;  1 drivers
v0x1617fa0_0 .net "a", 0 0, L_0x17195e0;  alias, 1 drivers
v0x1618070_0 .net "b", 0 0, L_0x1719740;  alias, 1 drivers
v0x1618130_0 .net "carryin", 0 0, L_0x17171f0;  alias, 1 drivers
v0x1618240_0 .net "carryout", 0 0, L_0x1717e40;  alias, 1 drivers
v0x1618300_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16183a0_0 .net "res", 0 0, L_0x1717980;  alias, 1 drivers
v0x1618460_0 .net "xAorB", 0 0, L_0x1717820;  1 drivers
v0x16185b0_0 .net "xAorBandCin", 0 0, L_0x17173c0;  1 drivers
S_0x1619c90 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1619ea0 .param/l "i" 0 4 165, +C4<0100>;
S_0x1619f60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1619c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1719680/d .functor AND 1, L_0x171c070, L_0x171c1d0, C4<1>, C4<1>;
L_0x1719680 .delay 1 (40,40,40) L_0x1719680/d;
L_0x1719bb0/d .functor NAND 1, L_0x171c070, L_0x171c1d0, C4<1>, C4<1>;
L_0x1719bb0 .delay 1 (20,20,20) L_0x1719bb0/d;
L_0x1719de0/d .functor OR 1, L_0x171c070, L_0x171c1d0, C4<0>, C4<0>;
L_0x1719de0 .delay 1 (40,40,40) L_0x1719de0/d;
L_0x1719fd0/d .functor NOR 1, L_0x171c070, L_0x171c1d0, C4<0>, C4<0>;
L_0x1719fd0 .delay 1 (20,20,20) L_0x1719fd0/d;
L_0x171a090/d .functor XOR 1, L_0x171c070, L_0x171c1d0, C4<0>, C4<0>;
L_0x171a090 .delay 1 (40,40,40) L_0x171a090/d;
L_0x171aad0/d .functor NOT 1, L_0x171c460, C4<0>, C4<0>, C4<0>;
L_0x171aad0 .delay 1 (10,10,10) L_0x171aad0/d;
L_0x171ac30/d .functor NOT 1, L_0x171c380, C4<0>, C4<0>, C4<0>;
L_0x171ac30 .delay 1 (10,10,10) L_0x171ac30/d;
L_0x171acf0/d .functor NOT 1, L_0x171c5f0, C4<0>, C4<0>, C4<0>;
L_0x171acf0 .delay 1 (10,10,10) L_0x171acf0/d;
L_0x171aea0/d .functor AND 1, L_0x171a410, L_0x171aad0, L_0x171ac30, L_0x171acf0;
L_0x171aea0 .delay 1 (80,80,80) L_0x171aea0/d;
L_0x171b050/d .functor AND 1, L_0x171a410, L_0x171c460, L_0x171ac30, L_0x171acf0;
L_0x171b050 .delay 1 (80,80,80) L_0x171b050/d;
L_0x171b200/d .functor AND 1, L_0x171a090, L_0x171aad0, L_0x171c380, L_0x171acf0;
L_0x171b200 .delay 1 (80,80,80) L_0x171b200/d;
L_0x171b3f0/d .functor AND 1, L_0x171a410, L_0x171c460, L_0x171c380, L_0x171acf0;
L_0x171b3f0 .delay 1 (80,80,80) L_0x171b3f0/d;
L_0x171b520/d .functor AND 1, L_0x1719680, L_0x171aad0, L_0x171ac30, L_0x171c5f0;
L_0x171b520 .delay 1 (80,80,80) L_0x171b520/d;
L_0x171b780/d .functor AND 1, L_0x1719bb0, L_0x171c460, L_0x171ac30, L_0x171c5f0;
L_0x171b780 .delay 1 (80,80,80) L_0x171b780/d;
L_0x171b4b0/d .functor AND 1, L_0x1719fd0, L_0x171aad0, L_0x171c380, L_0x171c5f0;
L_0x171b4b0 .delay 1 (80,80,80) L_0x171b4b0/d;
L_0x171bae0/d .functor AND 1, L_0x1719de0, L_0x171c460, L_0x171c380, L_0x171c5f0;
L_0x171bae0 .delay 1 (80,80,80) L_0x171bae0/d;
L_0x171bc80/0/0 .functor OR 1, L_0x171aea0, L_0x171b050, L_0x171b200, L_0x171b520;
L_0x171bc80/0/4 .functor OR 1, L_0x171b780, L_0x171b4b0, L_0x171bae0, L_0x171b3f0;
L_0x171bc80/d .functor OR 1, L_0x171bc80/0/0, L_0x171bc80/0/4, C4<0>, C4<0>;
L_0x171bc80 .delay 1 (160,160,160) L_0x171bc80/d;
v0x161aec0_0 .net "a", 0 0, L_0x171c070;  1 drivers
v0x161af80_0 .net "addSub", 0 0, L_0x171a410;  1 drivers
v0x161b050_0 .net "andRes", 0 0, L_0x1719680;  1 drivers
v0x161b120_0 .net "b", 0 0, L_0x171c1d0;  1 drivers
v0x161b1f0_0 .net "carryIn", 0 0, L_0x1719cc0;  1 drivers
v0x161b290_0 .net "carryOut", 0 0, L_0x171a8d0;  1 drivers
v0x161b360_0 .net "initialResult", 0 0, L_0x171bc80;  1 drivers
v0x161b400_0 .net "isAdd", 0 0, L_0x171aea0;  1 drivers
v0x161b4a0_0 .net "isAnd", 0 0, L_0x171b520;  1 drivers
v0x161b5d0_0 .net "isNand", 0 0, L_0x171b780;  1 drivers
v0x161b670_0 .net "isNor", 0 0, L_0x171b4b0;  1 drivers
v0x161b710_0 .net "isOr", 0 0, L_0x171bae0;  1 drivers
v0x161b7d0_0 .net "isSLT", 0 0, L_0x171b3f0;  1 drivers
v0x161b890_0 .net "isSub", 0 0, L_0x171b050;  1 drivers
v0x161b950_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x161b9f0_0 .net "isXor", 0 0, L_0x171b200;  1 drivers
v0x161bab0_0 .net "nandRes", 0 0, L_0x1719bb0;  1 drivers
v0x161bc60_0 .net "norRes", 0 0, L_0x1719fd0;  1 drivers
v0x161bd00_0 .net "orRes", 0 0, L_0x1719de0;  1 drivers
v0x161bda0_0 .net "s0", 0 0, L_0x171c460;  1 drivers
v0x161be40_0 .net "s0inv", 0 0, L_0x171aad0;  1 drivers
v0x161bf00_0 .net "s1", 0 0, L_0x171c380;  1 drivers
v0x161bfc0_0 .net "s1inv", 0 0, L_0x171ac30;  1 drivers
v0x161c080_0 .net "s2", 0 0, L_0x171c5f0;  1 drivers
v0x161c140_0 .net "s2inv", 0 0, L_0x171acf0;  1 drivers
v0x161c200_0 .net "xorRes", 0 0, L_0x171a090;  1 drivers
S_0x161a260 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1619f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x171a1f0/d .functor XOR 1, L_0x171c1d0, L_0x17680a0, C4<0>, C4<0>;
L_0x171a1f0 .delay 1 (40,40,40) L_0x171a1f0/d;
L_0x171a2b0/d .functor XOR 1, L_0x171c070, L_0x171a1f0, C4<0>, C4<0>;
L_0x171a2b0 .delay 1 (40,40,40) L_0x171a2b0/d;
L_0x171a410/d .functor XOR 1, L_0x171a2b0, L_0x1719cc0, C4<0>, C4<0>;
L_0x171a410 .delay 1 (40,40,40) L_0x171a410/d;
L_0x171a610/d .functor AND 1, L_0x171c070, L_0x171a1f0, C4<1>, C4<1>;
L_0x171a610 .delay 1 (40,40,40) L_0x171a610/d;
L_0x1719e50/d .functor AND 1, L_0x171a2b0, L_0x1719cc0, C4<1>, C4<1>;
L_0x1719e50 .delay 1 (40,40,40) L_0x1719e50/d;
L_0x171a8d0/d .functor OR 1, L_0x171a610, L_0x1719e50, C4<0>, C4<0>;
L_0x171a8d0 .delay 1 (40,40,40) L_0x171a8d0/d;
v0x161a4f0_0 .net "AandB", 0 0, L_0x171a610;  1 drivers
v0x161a5d0_0 .net "BxorSub", 0 0, L_0x171a1f0;  1 drivers
v0x161a690_0 .net "a", 0 0, L_0x171c070;  alias, 1 drivers
v0x161a730_0 .net "b", 0 0, L_0x171c1d0;  alias, 1 drivers
v0x161a7f0_0 .net "carryin", 0 0, L_0x1719cc0;  alias, 1 drivers
v0x161a900_0 .net "carryout", 0 0, L_0x171a8d0;  alias, 1 drivers
v0x161a9c0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x161ab70_0 .net "res", 0 0, L_0x171a410;  alias, 1 drivers
v0x161ac10_0 .net "xAorB", 0 0, L_0x171a2b0;  1 drivers
v0x161ad40_0 .net "xAorBandCin", 0 0, L_0x1719e50;  1 drivers
S_0x161c3e0 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x161c5a0 .param/l "i" 0 4 165, +C4<0101>;
S_0x161c660 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x161c3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x171c110/d .functor AND 1, L_0x171eae0, L_0x171ec40, C4<1>, C4<1>;
L_0x171c110 .delay 1 (40,40,40) L_0x171c110/d;
L_0x171c790/d .functor NAND 1, L_0x171eae0, L_0x171ec40, C4<1>, C4<1>;
L_0x171c790 .delay 1 (20,20,20) L_0x171c790/d;
L_0x171c850/d .functor OR 1, L_0x171eae0, L_0x171ec40, C4<0>, C4<0>;
L_0x171c850 .delay 1 (40,40,40) L_0x171c850/d;
L_0x171ca40/d .functor NOR 1, L_0x171eae0, L_0x171ec40, C4<0>, C4<0>;
L_0x171ca40 .delay 1 (20,20,20) L_0x171ca40/d;
L_0x171cb00/d .functor XOR 1, L_0x171eae0, L_0x171ec40, C4<0>, C4<0>;
L_0x171cb00 .delay 1 (40,40,40) L_0x171cb00/d;
L_0x171d540/d .functor NOT 1, L_0x171ef00, C4<0>, C4<0>, C4<0>;
L_0x171d540 .delay 1 (10,10,10) L_0x171d540/d;
L_0x171d6a0/d .functor NOT 1, L_0x1717040, C4<0>, C4<0>, C4<0>;
L_0x171d6a0 .delay 1 (10,10,10) L_0x171d6a0/d;
L_0x171d760/d .functor NOT 1, L_0x171edf0, C4<0>, C4<0>, C4<0>;
L_0x171d760 .delay 1 (10,10,10) L_0x171d760/d;
L_0x171d910/d .functor AND 1, L_0x171ce80, L_0x171d540, L_0x171d6a0, L_0x171d760;
L_0x171d910 .delay 1 (80,80,80) L_0x171d910/d;
L_0x171dac0/d .functor AND 1, L_0x171ce80, L_0x171ef00, L_0x171d6a0, L_0x171d760;
L_0x171dac0 .delay 1 (80,80,80) L_0x171dac0/d;
L_0x171dc70/d .functor AND 1, L_0x171cb00, L_0x171d540, L_0x1717040, L_0x171d760;
L_0x171dc70 .delay 1 (80,80,80) L_0x171dc70/d;
L_0x171de60/d .functor AND 1, L_0x171ce80, L_0x171ef00, L_0x1717040, L_0x171d760;
L_0x171de60 .delay 1 (80,80,80) L_0x171de60/d;
L_0x171df90/d .functor AND 1, L_0x171c110, L_0x171d540, L_0x171d6a0, L_0x171edf0;
L_0x171df90 .delay 1 (80,80,80) L_0x171df90/d;
L_0x171e1f0/d .functor AND 1, L_0x171c790, L_0x171ef00, L_0x171d6a0, L_0x171edf0;
L_0x171e1f0 .delay 1 (80,80,80) L_0x171e1f0/d;
L_0x171df20/d .functor AND 1, L_0x171ca40, L_0x171d540, L_0x1717040, L_0x171edf0;
L_0x171df20 .delay 1 (80,80,80) L_0x171df20/d;
L_0x171e550/d .functor AND 1, L_0x171c850, L_0x171ef00, L_0x1717040, L_0x171edf0;
L_0x171e550 .delay 1 (80,80,80) L_0x171e550/d;
L_0x171e6f0/0/0 .functor OR 1, L_0x171d910, L_0x171dac0, L_0x171dc70, L_0x171df90;
L_0x171e6f0/0/4 .functor OR 1, L_0x171e1f0, L_0x171df20, L_0x171e550, L_0x171de60;
L_0x171e6f0/d .functor OR 1, L_0x171e6f0/0/0, L_0x171e6f0/0/4, C4<0>, C4<0>;
L_0x171e6f0 .delay 1 (160,160,160) L_0x171e6f0/d;
v0x161d560_0 .net "a", 0 0, L_0x171eae0;  1 drivers
v0x161d620_0 .net "addSub", 0 0, L_0x171ce80;  1 drivers
v0x161d6f0_0 .net "andRes", 0 0, L_0x171c110;  1 drivers
v0x161d7c0_0 .net "b", 0 0, L_0x171ec40;  1 drivers
v0x161d890_0 .net "carryIn", 0 0, L_0x171c690;  1 drivers
v0x161d930_0 .net "carryOut", 0 0, L_0x171d340;  1 drivers
v0x161da00_0 .net "initialResult", 0 0, L_0x171e6f0;  1 drivers
v0x161daa0_0 .net "isAdd", 0 0, L_0x171d910;  1 drivers
v0x161db40_0 .net "isAnd", 0 0, L_0x171df90;  1 drivers
v0x161dc70_0 .net "isNand", 0 0, L_0x171e1f0;  1 drivers
v0x161dd10_0 .net "isNor", 0 0, L_0x171df20;  1 drivers
v0x161ddb0_0 .net "isOr", 0 0, L_0x171e550;  1 drivers
v0x161de70_0 .net "isSLT", 0 0, L_0x171de60;  1 drivers
v0x161df30_0 .net "isSub", 0 0, L_0x171dac0;  1 drivers
v0x161dff0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x161e090_0 .net "isXor", 0 0, L_0x171dc70;  1 drivers
v0x161e130_0 .net "nandRes", 0 0, L_0x171c790;  1 drivers
v0x161e2e0_0 .net "norRes", 0 0, L_0x171ca40;  1 drivers
v0x161e380_0 .net "orRes", 0 0, L_0x171c850;  1 drivers
v0x161e420_0 .net "s0", 0 0, L_0x171ef00;  1 drivers
v0x161e4c0_0 .net "s0inv", 0 0, L_0x171d540;  1 drivers
v0x161e560_0 .net "s1", 0 0, L_0x1717040;  1 drivers
v0x161e600_0 .net "s1inv", 0 0, L_0x171d6a0;  1 drivers
v0x161e6a0_0 .net "s2", 0 0, L_0x171edf0;  1 drivers
v0x161e760_0 .net "s2inv", 0 0, L_0x171d760;  1 drivers
v0x161e820_0 .net "xorRes", 0 0, L_0x171cb00;  1 drivers
S_0x161c960 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x161c660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x171cc60/d .functor XOR 1, L_0x171ec40, L_0x17680a0, C4<0>, C4<0>;
L_0x171cc60 .delay 1 (40,40,40) L_0x171cc60/d;
L_0x171cd20/d .functor XOR 1, L_0x171eae0, L_0x171cc60, C4<0>, C4<0>;
L_0x171cd20 .delay 1 (40,40,40) L_0x171cd20/d;
L_0x171ce80/d .functor XOR 1, L_0x171cd20, L_0x171c690, C4<0>, C4<0>;
L_0x171ce80 .delay 1 (40,40,40) L_0x171ce80/d;
L_0x171d080/d .functor AND 1, L_0x171eae0, L_0x171cc60, C4<1>, C4<1>;
L_0x171d080 .delay 1 (40,40,40) L_0x171d080/d;
L_0x171c8c0/d .functor AND 1, L_0x171cd20, L_0x171c690, C4<1>, C4<1>;
L_0x171c8c0 .delay 1 (40,40,40) L_0x171c8c0/d;
L_0x171d340/d .functor OR 1, L_0x171d080, L_0x171c8c0, C4<0>, C4<0>;
L_0x171d340 .delay 1 (40,40,40) L_0x171d340/d;
v0x161cbf0_0 .net "AandB", 0 0, L_0x171d080;  1 drivers
v0x161ccd0_0 .net "BxorSub", 0 0, L_0x171cc60;  1 drivers
v0x161cd90_0 .net "a", 0 0, L_0x171eae0;  alias, 1 drivers
v0x161ce60_0 .net "b", 0 0, L_0x171ec40;  alias, 1 drivers
v0x161cf20_0 .net "carryin", 0 0, L_0x171c690;  alias, 1 drivers
v0x161d030_0 .net "carryout", 0 0, L_0x171d340;  alias, 1 drivers
v0x161d0f0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x161d190_0 .net "res", 0 0, L_0x171ce80;  alias, 1 drivers
v0x161d250_0 .net "xAorB", 0 0, L_0x171cd20;  1 drivers
v0x161d3a0_0 .net "xAorBandCin", 0 0, L_0x171c8c0;  1 drivers
S_0x161ea50 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x161ec10 .param/l "i" 0 4 165, +C4<0110>;
S_0x161ecd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x161ea50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x171eb80/d .functor AND 1, L_0x1721680, L_0x17217e0, C4<1>, C4<1>;
L_0x171eb80 .delay 1 (40,40,40) L_0x171eb80/d;
L_0x171f2e0/d .functor NAND 1, L_0x1721680, L_0x17217e0, C4<1>, C4<1>;
L_0x171f2e0 .delay 1 (20,20,20) L_0x171f2e0/d;
L_0x171f3a0/d .functor OR 1, L_0x1721680, L_0x17217e0, C4<0>, C4<0>;
L_0x171f3a0 .delay 1 (40,40,40) L_0x171f3a0/d;
L_0x171f590/d .functor NOR 1, L_0x1721680, L_0x17217e0, C4<0>, C4<0>;
L_0x171f590 .delay 1 (20,20,20) L_0x171f590/d;
L_0x171f6f0/d .functor XOR 1, L_0x1721680, L_0x17217e0, C4<0>, C4<0>;
L_0x171f6f0 .delay 1 (40,40,40) L_0x171f6f0/d;
L_0x17200e0/d .functor NOT 1, L_0x1721ad0, C4<0>, C4<0>, C4<0>;
L_0x17200e0 .delay 1 (10,10,10) L_0x17200e0/d;
L_0x1720240/d .functor NOT 1, L_0x1721990, C4<0>, C4<0>, C4<0>;
L_0x1720240 .delay 1 (10,10,10) L_0x1720240/d;
L_0x1720300/d .functor NOT 1, L_0x1721a30, C4<0>, C4<0>, C4<0>;
L_0x1720300 .delay 1 (10,10,10) L_0x1720300/d;
L_0x17204b0/d .functor AND 1, L_0x171fa20, L_0x17200e0, L_0x1720240, L_0x1720300;
L_0x17204b0 .delay 1 (80,80,80) L_0x17204b0/d;
L_0x1720660/d .functor AND 1, L_0x171fa20, L_0x1721ad0, L_0x1720240, L_0x1720300;
L_0x1720660 .delay 1 (80,80,80) L_0x1720660/d;
L_0x1720810/d .functor AND 1, L_0x171f6f0, L_0x17200e0, L_0x1721990, L_0x1720300;
L_0x1720810 .delay 1 (80,80,80) L_0x1720810/d;
L_0x1720a00/d .functor AND 1, L_0x171fa20, L_0x1721ad0, L_0x1721990, L_0x1720300;
L_0x1720a00 .delay 1 (80,80,80) L_0x1720a00/d;
L_0x1720b30/d .functor AND 1, L_0x171eb80, L_0x17200e0, L_0x1720240, L_0x1721a30;
L_0x1720b30 .delay 1 (80,80,80) L_0x1720b30/d;
L_0x1720d90/d .functor AND 1, L_0x171f2e0, L_0x1721ad0, L_0x1720240, L_0x1721a30;
L_0x1720d90 .delay 1 (80,80,80) L_0x1720d90/d;
L_0x1720ac0/d .functor AND 1, L_0x171f590, L_0x17200e0, L_0x1721990, L_0x1721a30;
L_0x1720ac0 .delay 1 (80,80,80) L_0x1720ac0/d;
L_0x17210f0/d .functor AND 1, L_0x171f3a0, L_0x1721ad0, L_0x1721990, L_0x1721a30;
L_0x17210f0 .delay 1 (80,80,80) L_0x17210f0/d;
L_0x1721290/0/0 .functor OR 1, L_0x17204b0, L_0x1720660, L_0x1720810, L_0x1720b30;
L_0x1721290/0/4 .functor OR 1, L_0x1720d90, L_0x1720ac0, L_0x17210f0, L_0x1720a00;
L_0x1721290/d .functor OR 1, L_0x1721290/0/0, L_0x1721290/0/4, C4<0>, C4<0>;
L_0x1721290 .delay 1 (160,160,160) L_0x1721290/d;
v0x161fc10_0 .net "a", 0 0, L_0x1721680;  1 drivers
v0x161fcd0_0 .net "addSub", 0 0, L_0x171fa20;  1 drivers
v0x161fda0_0 .net "andRes", 0 0, L_0x171eb80;  1 drivers
v0x161fe70_0 .net "b", 0 0, L_0x17217e0;  1 drivers
v0x161ff40_0 .net "carryIn", 0 0, L_0x171f1b0;  1 drivers
v0x161ffe0_0 .net "carryOut", 0 0, L_0x171fee0;  1 drivers
v0x16200b0_0 .net "initialResult", 0 0, L_0x1721290;  1 drivers
v0x1620150_0 .net "isAdd", 0 0, L_0x17204b0;  1 drivers
v0x16201f0_0 .net "isAnd", 0 0, L_0x1720b30;  1 drivers
v0x1620320_0 .net "isNand", 0 0, L_0x1720d90;  1 drivers
v0x16203c0_0 .net "isNor", 0 0, L_0x1720ac0;  1 drivers
v0x1620460_0 .net "isOr", 0 0, L_0x17210f0;  1 drivers
v0x1620520_0 .net "isSLT", 0 0, L_0x1720a00;  1 drivers
v0x16205e0_0 .net "isSub", 0 0, L_0x1720660;  1 drivers
v0x16206a0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1620740_0 .net "isXor", 0 0, L_0x1720810;  1 drivers
v0x1620800_0 .net "nandRes", 0 0, L_0x171f2e0;  1 drivers
v0x16209b0_0 .net "norRes", 0 0, L_0x171f590;  1 drivers
v0x1620a50_0 .net "orRes", 0 0, L_0x171f3a0;  1 drivers
v0x1620af0_0 .net "s0", 0 0, L_0x1721ad0;  1 drivers
v0x1620b90_0 .net "s0inv", 0 0, L_0x17200e0;  1 drivers
v0x1620c50_0 .net "s1", 0 0, L_0x1721990;  1 drivers
v0x1620d10_0 .net "s1inv", 0 0, L_0x1720240;  1 drivers
v0x1620dd0_0 .net "s2", 0 0, L_0x1721a30;  1 drivers
v0x1620e90_0 .net "s2inv", 0 0, L_0x1720300;  1 drivers
v0x1620f50_0 .net "xorRes", 0 0, L_0x171f6f0;  1 drivers
S_0x161efd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x161ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x171f7b0/d .functor XOR 1, L_0x17217e0, L_0x17680a0, C4<0>, C4<0>;
L_0x171f7b0 .delay 1 (40,40,40) L_0x171f7b0/d;
L_0x171f910/d .functor XOR 1, L_0x1721680, L_0x171f7b0, C4<0>, C4<0>;
L_0x171f910 .delay 1 (40,40,40) L_0x171f910/d;
L_0x171fa20/d .functor XOR 1, L_0x171f910, L_0x171f1b0, C4<0>, C4<0>;
L_0x171fa20 .delay 1 (40,40,40) L_0x171fa20/d;
L_0x171fc20/d .functor AND 1, L_0x1721680, L_0x171f7b0, C4<1>, C4<1>;
L_0x171fc20 .delay 1 (40,40,40) L_0x171fc20/d;
L_0x171f410/d .functor AND 1, L_0x171f910, L_0x171f1b0, C4<1>, C4<1>;
L_0x171f410 .delay 1 (40,40,40) L_0x171f410/d;
L_0x171fee0/d .functor OR 1, L_0x171fc20, L_0x171f410, C4<0>, C4<0>;
L_0x171fee0 .delay 1 (40,40,40) L_0x171fee0/d;
v0x161f2a0_0 .net "AandB", 0 0, L_0x171fc20;  1 drivers
v0x161f380_0 .net "BxorSub", 0 0, L_0x171f7b0;  1 drivers
v0x161f440_0 .net "a", 0 0, L_0x1721680;  alias, 1 drivers
v0x161f510_0 .net "b", 0 0, L_0x17217e0;  alias, 1 drivers
v0x161f5d0_0 .net "carryin", 0 0, L_0x171f1b0;  alias, 1 drivers
v0x161f6e0_0 .net "carryout", 0 0, L_0x171fee0;  alias, 1 drivers
v0x161f7a0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x161f840_0 .net "res", 0 0, L_0x171fa20;  alias, 1 drivers
v0x161f900_0 .net "xAorB", 0 0, L_0x171f910;  1 drivers
v0x161fa50_0 .net "xAorBandCin", 0 0, L_0x171f410;  1 drivers
S_0x1621130 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x16212f0 .param/l "i" 0 4 165, +C4<0111>;
S_0x16213b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1621130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1721720/d .functor AND 1, L_0x17240d0, L_0x1724230, C4<1>, C4<1>;
L_0x1721720 .delay 1 (40,40,40) L_0x1721720/d;
L_0x1721d20/d .functor NAND 1, L_0x17240d0, L_0x1724230, C4<1>, C4<1>;
L_0x1721d20 .delay 1 (20,20,20) L_0x1721d20/d;
L_0x1721e80/d .functor OR 1, L_0x17240d0, L_0x1724230, C4<0>, C4<0>;
L_0x1721e80 .delay 1 (40,40,40) L_0x1721e80/d;
L_0x1722010/d .functor NOR 1, L_0x17240d0, L_0x1724230, C4<0>, C4<0>;
L_0x1722010 .delay 1 (20,20,20) L_0x1722010/d;
L_0x17220d0/d .functor XOR 1, L_0x17240d0, L_0x1724230, C4<0>, C4<0>;
L_0x17220d0 .delay 1 (40,40,40) L_0x17220d0/d;
L_0x1722b30/d .functor NOT 1, L_0x1721c10, C4<0>, C4<0>, C4<0>;
L_0x1722b30 .delay 1 (10,10,10) L_0x1722b30/d;
L_0x1722c90/d .functor NOT 1, L_0x17244f0, C4<0>, C4<0>, C4<0>;
L_0x1722c90 .delay 1 (10,10,10) L_0x1722c90/d;
L_0x1722d50/d .functor NOT 1, L_0x1724590, C4<0>, C4<0>, C4<0>;
L_0x1722d50 .delay 1 (10,10,10) L_0x1722d50/d;
L_0x1722f00/d .functor AND 1, L_0x1722450, L_0x1722b30, L_0x1722c90, L_0x1722d50;
L_0x1722f00 .delay 1 (80,80,80) L_0x1722f00/d;
L_0x17230b0/d .functor AND 1, L_0x1722450, L_0x1721c10, L_0x1722c90, L_0x1722d50;
L_0x17230b0 .delay 1 (80,80,80) L_0x17230b0/d;
L_0x1723260/d .functor AND 1, L_0x17220d0, L_0x1722b30, L_0x17244f0, L_0x1722d50;
L_0x1723260 .delay 1 (80,80,80) L_0x1723260/d;
L_0x1723450/d .functor AND 1, L_0x1722450, L_0x1721c10, L_0x17244f0, L_0x1722d50;
L_0x1723450 .delay 1 (80,80,80) L_0x1723450/d;
L_0x1723580/d .functor AND 1, L_0x1721720, L_0x1722b30, L_0x1722c90, L_0x1724590;
L_0x1723580 .delay 1 (80,80,80) L_0x1723580/d;
L_0x17237e0/d .functor AND 1, L_0x1721d20, L_0x1721c10, L_0x1722c90, L_0x1724590;
L_0x17237e0 .delay 1 (80,80,80) L_0x17237e0/d;
L_0x1723510/d .functor AND 1, L_0x1722010, L_0x1722b30, L_0x17244f0, L_0x1724590;
L_0x1723510 .delay 1 (80,80,80) L_0x1723510/d;
L_0x1723b40/d .functor AND 1, L_0x1721e80, L_0x1721c10, L_0x17244f0, L_0x1724590;
L_0x1723b40 .delay 1 (80,80,80) L_0x1723b40/d;
L_0x1723ce0/0/0 .functor OR 1, L_0x1722f00, L_0x17230b0, L_0x1723260, L_0x1723580;
L_0x1723ce0/0/4 .functor OR 1, L_0x17237e0, L_0x1723510, L_0x1723b40, L_0x1723450;
L_0x1723ce0/d .functor OR 1, L_0x1723ce0/0/0, L_0x1723ce0/0/4, C4<0>, C4<0>;
L_0x1723ce0 .delay 1 (160,160,160) L_0x1723ce0/d;
v0x16222b0_0 .net "a", 0 0, L_0x17240d0;  1 drivers
v0x1622370_0 .net "addSub", 0 0, L_0x1722450;  1 drivers
v0x1622440_0 .net "andRes", 0 0, L_0x1721720;  1 drivers
v0x1622510_0 .net "b", 0 0, L_0x1724230;  1 drivers
v0x16225e0_0 .net "carryIn", 0 0, L_0x1721b70;  1 drivers
v0x1622680_0 .net "carryOut", 0 0, L_0x1722930;  1 drivers
v0x1622750_0 .net "initialResult", 0 0, L_0x1723ce0;  1 drivers
v0x16227f0_0 .net "isAdd", 0 0, L_0x1722f00;  1 drivers
v0x1622890_0 .net "isAnd", 0 0, L_0x1723580;  1 drivers
v0x16229c0_0 .net "isNand", 0 0, L_0x17237e0;  1 drivers
v0x1622a60_0 .net "isNor", 0 0, L_0x1723510;  1 drivers
v0x1622b00_0 .net "isOr", 0 0, L_0x1723b40;  1 drivers
v0x1622bc0_0 .net "isSLT", 0 0, L_0x1723450;  1 drivers
v0x1622c80_0 .net "isSub", 0 0, L_0x17230b0;  1 drivers
v0x1622d40_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1622de0_0 .net "isXor", 0 0, L_0x1723260;  1 drivers
v0x1622ea0_0 .net "nandRes", 0 0, L_0x1721d20;  1 drivers
v0x1623050_0 .net "norRes", 0 0, L_0x1722010;  1 drivers
v0x16230f0_0 .net "orRes", 0 0, L_0x1721e80;  1 drivers
v0x1623190_0 .net "s0", 0 0, L_0x1721c10;  1 drivers
v0x1623230_0 .net "s0inv", 0 0, L_0x1722b30;  1 drivers
v0x16232f0_0 .net "s1", 0 0, L_0x17244f0;  1 drivers
v0x16233b0_0 .net "s1inv", 0 0, L_0x1722c90;  1 drivers
v0x1623470_0 .net "s2", 0 0, L_0x1724590;  1 drivers
v0x1623530_0 .net "s2inv", 0 0, L_0x1722d50;  1 drivers
v0x16235f0_0 .net "xorRes", 0 0, L_0x17220d0;  1 drivers
S_0x16216b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1722230/d .functor XOR 1, L_0x1724230, L_0x17680a0, C4<0>, C4<0>;
L_0x1722230 .delay 1 (40,40,40) L_0x1722230/d;
L_0x17222f0/d .functor XOR 1, L_0x17240d0, L_0x1722230, C4<0>, C4<0>;
L_0x17222f0 .delay 1 (40,40,40) L_0x17222f0/d;
L_0x1722450/d .functor XOR 1, L_0x17222f0, L_0x1721b70, C4<0>, C4<0>;
L_0x1722450 .delay 1 (40,40,40) L_0x1722450/d;
L_0x1722650/d .functor AND 1, L_0x17240d0, L_0x1722230, C4<1>, C4<1>;
L_0x1722650 .delay 1 (40,40,40) L_0x1722650/d;
L_0x17228c0/d .functor AND 1, L_0x17222f0, L_0x1721b70, C4<1>, C4<1>;
L_0x17228c0 .delay 1 (40,40,40) L_0x17228c0/d;
L_0x1722930/d .functor OR 1, L_0x1722650, L_0x17228c0, C4<0>, C4<0>;
L_0x1722930 .delay 1 (40,40,40) L_0x1722930/d;
v0x1621940_0 .net "AandB", 0 0, L_0x1722650;  1 drivers
v0x1621a20_0 .net "BxorSub", 0 0, L_0x1722230;  1 drivers
v0x1621ae0_0 .net "a", 0 0, L_0x17240d0;  alias, 1 drivers
v0x1621bb0_0 .net "b", 0 0, L_0x1724230;  alias, 1 drivers
v0x1621c70_0 .net "carryin", 0 0, L_0x1721b70;  alias, 1 drivers
v0x1621d80_0 .net "carryout", 0 0, L_0x1722930;  alias, 1 drivers
v0x1621e40_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1621ee0_0 .net "res", 0 0, L_0x1722450;  alias, 1 drivers
v0x1621fa0_0 .net "xAorB", 0 0, L_0x17222f0;  1 drivers
v0x16220f0_0 .net "xAorBandCin", 0 0, L_0x17228c0;  1 drivers
S_0x16237d0 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1619e50 .param/l "i" 0 4 165, +C4<01000>;
S_0x1623a90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16237d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1724170/d .functor AND 1, L_0x1726c20, L_0x1726d80, C4<1>, C4<1>;
L_0x1724170 .delay 1 (40,40,40) L_0x1724170/d;
L_0x1724900/d .functor NAND 1, L_0x1726c20, L_0x1726d80, C4<1>, C4<1>;
L_0x1724900 .delay 1 (20,20,20) L_0x1724900/d;
L_0x1724a60/d .functor OR 1, L_0x1726c20, L_0x1726d80, C4<0>, C4<0>;
L_0x1724a60 .delay 1 (40,40,40) L_0x1724a60/d;
L_0x1724bf0/d .functor NOR 1, L_0x1726c20, L_0x1726d80, C4<0>, C4<0>;
L_0x1724bf0 .delay 1 (20,20,20) L_0x1724bf0/d;
L_0x1724cb0/d .functor XOR 1, L_0x1726c20, L_0x1726d80, C4<0>, C4<0>;
L_0x1724cb0 .delay 1 (40,40,40) L_0x1724cb0/d;
L_0x1725710/d .functor NOT 1, L_0x1724810, C4<0>, C4<0>, C4<0>;
L_0x1725710 .delay 1 (10,10,10) L_0x1725710/d;
L_0x1725870/d .functor NOT 1, L_0x17270e0, C4<0>, C4<0>, C4<0>;
L_0x1725870 .delay 1 (10,10,10) L_0x1725870/d;
L_0x1725930/d .functor NOT 1, L_0x1727180, C4<0>, C4<0>, C4<0>;
L_0x1725930 .delay 1 (10,10,10) L_0x1725930/d;
L_0x1725ae0/d .functor AND 1, L_0x1725030, L_0x1725710, L_0x1725870, L_0x1725930;
L_0x1725ae0 .delay 1 (80,80,80) L_0x1725ae0/d;
L_0x1725c90/d .functor AND 1, L_0x1725030, L_0x1724810, L_0x1725870, L_0x1725930;
L_0x1725c90 .delay 1 (80,80,80) L_0x1725c90/d;
L_0x1725e40/d .functor AND 1, L_0x1724cb0, L_0x1725710, L_0x17270e0, L_0x1725930;
L_0x1725e40 .delay 1 (80,80,80) L_0x1725e40/d;
L_0x17162d0/d .functor AND 1, L_0x1725030, L_0x1724810, L_0x17270e0, L_0x1725930;
L_0x17162d0 .delay 1 (80,80,80) L_0x17162d0/d;
L_0x17260a0/d .functor AND 1, L_0x1724170, L_0x1725710, L_0x1725870, L_0x1727180;
L_0x17260a0 .delay 1 (80,80,80) L_0x17260a0/d;
L_0x1726300/d .functor AND 1, L_0x1724900, L_0x1724810, L_0x1725870, L_0x1727180;
L_0x1726300 .delay 1 (80,80,80) L_0x1726300/d;
L_0x1726030/d .functor AND 1, L_0x1724bf0, L_0x1725710, L_0x17270e0, L_0x1727180;
L_0x1726030 .delay 1 (80,80,80) L_0x1726030/d;
L_0x1726690/d .functor AND 1, L_0x1724a60, L_0x1724810, L_0x17270e0, L_0x1727180;
L_0x1726690 .delay 1 (80,80,80) L_0x1726690/d;
L_0x1726830/0/0 .functor OR 1, L_0x1725ae0, L_0x1725c90, L_0x1725e40, L_0x17260a0;
L_0x1726830/0/4 .functor OR 1, L_0x1726300, L_0x1726030, L_0x1726690, L_0x17162d0;
L_0x1726830/d .functor OR 1, L_0x1726830/0/0, L_0x1726830/0/4, C4<0>, C4<0>;
L_0x1726830 .delay 1 (160,160,160) L_0x1726830/d;
v0x1624aa0_0 .net "a", 0 0, L_0x1726c20;  1 drivers
v0x1624b60_0 .net "addSub", 0 0, L_0x1725030;  1 drivers
v0x1624c30_0 .net "andRes", 0 0, L_0x1724170;  1 drivers
v0x1624d00_0 .net "b", 0 0, L_0x1726d80;  1 drivers
v0x1624dd0_0 .net "carryIn", 0 0, L_0x1724770;  1 drivers
v0x1624e70_0 .net "carryOut", 0 0, L_0x1725510;  1 drivers
v0x1624f40_0 .net "initialResult", 0 0, L_0x1726830;  1 drivers
v0x1624fe0_0 .net "isAdd", 0 0, L_0x1725ae0;  1 drivers
v0x1625080_0 .net "isAnd", 0 0, L_0x17260a0;  1 drivers
v0x16251b0_0 .net "isNand", 0 0, L_0x1726300;  1 drivers
v0x1625250_0 .net "isNor", 0 0, L_0x1726030;  1 drivers
v0x16252f0_0 .net "isOr", 0 0, L_0x1726690;  1 drivers
v0x16253b0_0 .net "isSLT", 0 0, L_0x17162d0;  1 drivers
v0x1625470_0 .net "isSub", 0 0, L_0x1725c90;  1 drivers
v0x1625530_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16255d0_0 .net "isXor", 0 0, L_0x1725e40;  1 drivers
v0x1625690_0 .net "nandRes", 0 0, L_0x1724900;  1 drivers
v0x1625840_0 .net "norRes", 0 0, L_0x1724bf0;  1 drivers
v0x16258e0_0 .net "orRes", 0 0, L_0x1724a60;  1 drivers
v0x1625980_0 .net "s0", 0 0, L_0x1724810;  1 drivers
v0x1625a20_0 .net "s0inv", 0 0, L_0x1725710;  1 drivers
v0x1625ae0_0 .net "s1", 0 0, L_0x17270e0;  1 drivers
v0x1625ba0_0 .net "s1inv", 0 0, L_0x1725870;  1 drivers
v0x1625c60_0 .net "s2", 0 0, L_0x1727180;  1 drivers
v0x1625d20_0 .net "s2inv", 0 0, L_0x1725930;  1 drivers
v0x1625de0_0 .net "xorRes", 0 0, L_0x1724cb0;  1 drivers
S_0x1623d90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1623a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1724e10/d .functor XOR 1, L_0x1726d80, L_0x17680a0, C4<0>, C4<0>;
L_0x1724e10 .delay 1 (40,40,40) L_0x1724e10/d;
L_0x1724ed0/d .functor XOR 1, L_0x1726c20, L_0x1724e10, C4<0>, C4<0>;
L_0x1724ed0 .delay 1 (40,40,40) L_0x1724ed0/d;
L_0x1725030/d .functor XOR 1, L_0x1724ed0, L_0x1724770, C4<0>, C4<0>;
L_0x1725030 .delay 1 (40,40,40) L_0x1725030/d;
L_0x1725230/d .functor AND 1, L_0x1726c20, L_0x1724e10, C4<1>, C4<1>;
L_0x1725230 .delay 1 (40,40,40) L_0x1725230/d;
L_0x17254a0/d .functor AND 1, L_0x1724ed0, L_0x1724770, C4<1>, C4<1>;
L_0x17254a0 .delay 1 (40,40,40) L_0x17254a0/d;
L_0x1725510/d .functor OR 1, L_0x1725230, L_0x17254a0, C4<0>, C4<0>;
L_0x1725510 .delay 1 (40,40,40) L_0x1725510/d;
v0x1624020_0 .net "AandB", 0 0, L_0x1725230;  1 drivers
v0x1624100_0 .net "BxorSub", 0 0, L_0x1724e10;  1 drivers
v0x16241c0_0 .net "a", 0 0, L_0x1726c20;  alias, 1 drivers
v0x1624290_0 .net "b", 0 0, L_0x1726d80;  alias, 1 drivers
v0x1624350_0 .net "carryin", 0 0, L_0x1724770;  alias, 1 drivers
v0x1624460_0 .net "carryout", 0 0, L_0x1725510;  alias, 1 drivers
v0x1624520_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x161aa60_0 .net "res", 0 0, L_0x1725030;  alias, 1 drivers
v0x16247d0_0 .net "xAorB", 0 0, L_0x1724ed0;  1 drivers
v0x1624900_0 .net "xAorBandCin", 0 0, L_0x17254a0;  1 drivers
S_0x1625fc0 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1626180 .param/l "i" 0 4 165, +C4<01001>;
S_0x1626240 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1625fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1726cc0/d .functor AND 1, L_0x1729660, L_0x17297c0, C4<1>, C4<1>;
L_0x1726cc0 .delay 1 (40,40,40) L_0x1726cc0/d;
L_0x1726f80/d .functor NAND 1, L_0x1729660, L_0x17297c0, C4<1>, C4<1>;
L_0x1726f80 .delay 1 (20,20,20) L_0x1726f80/d;
L_0x17264f0/d .functor OR 1, L_0x1729660, L_0x17297c0, C4<0>, C4<0>;
L_0x17264f0 .delay 1 (40,40,40) L_0x17264f0/d;
L_0x1727500/d .functor NOR 1, L_0x1729660, L_0x17297c0, C4<0>, C4<0>;
L_0x1727500 .delay 1 (20,20,20) L_0x1727500/d;
L_0x17275c0/d .functor XOR 1, L_0x1729660, L_0x17297c0, C4<0>, C4<0>;
L_0x17275c0 .delay 1 (40,40,40) L_0x17275c0/d;
L_0x1728020/d .functor NOT 1, L_0x17272b0, C4<0>, C4<0>, C4<0>;
L_0x1728020 .delay 1 (10,10,10) L_0x1728020/d;
L_0x1728180/d .functor NOT 1, L_0x1729b50, C4<0>, C4<0>, C4<0>;
L_0x1728180 .delay 1 (10,10,10) L_0x1728180/d;
L_0x1728240/d .functor NOT 1, L_0x1729bf0, C4<0>, C4<0>, C4<0>;
L_0x1728240 .delay 1 (10,10,10) L_0x1728240/d;
L_0x17283f0/d .functor AND 1, L_0x1727940, L_0x1728020, L_0x1728180, L_0x1728240;
L_0x17283f0 .delay 1 (80,80,80) L_0x17283f0/d;
L_0x17285a0/d .functor AND 1, L_0x1727940, L_0x17272b0, L_0x1728180, L_0x1728240;
L_0x17285a0 .delay 1 (80,80,80) L_0x17285a0/d;
L_0x17287b0/d .functor AND 1, L_0x17275c0, L_0x1728020, L_0x1729b50, L_0x1728240;
L_0x17287b0 .delay 1 (80,80,80) L_0x17287b0/d;
L_0x1728990/d .functor AND 1, L_0x1727940, L_0x17272b0, L_0x1729b50, L_0x1728240;
L_0x1728990 .delay 1 (80,80,80) L_0x1728990/d;
L_0x1728b60/d .functor AND 1, L_0x1726cc0, L_0x1728020, L_0x1728180, L_0x1729bf0;
L_0x1728b60 .delay 1 (80,80,80) L_0x1728b60/d;
L_0x1728d40/d .functor AND 1, L_0x1726f80, L_0x17272b0, L_0x1728180, L_0x1729bf0;
L_0x1728d40 .delay 1 (80,80,80) L_0x1728d40/d;
L_0x1728af0/d .functor AND 1, L_0x1727500, L_0x1728020, L_0x1729b50, L_0x1729bf0;
L_0x1728af0 .delay 1 (80,80,80) L_0x1728af0/d;
L_0x17290d0/d .functor AND 1, L_0x17264f0, L_0x17272b0, L_0x1729b50, L_0x1729bf0;
L_0x17290d0 .delay 1 (80,80,80) L_0x17290d0/d;
L_0x1729270/0/0 .functor OR 1, L_0x17283f0, L_0x17285a0, L_0x17287b0, L_0x1728b60;
L_0x1729270/0/4 .functor OR 1, L_0x1728d40, L_0x1728af0, L_0x17290d0, L_0x1728990;
L_0x1729270/d .functor OR 1, L_0x1729270/0/0, L_0x1729270/0/4, C4<0>, C4<0>;
L_0x1729270 .delay 1 (160,160,160) L_0x1729270/d;
v0x1627140_0 .net "a", 0 0, L_0x1729660;  1 drivers
v0x1627200_0 .net "addSub", 0 0, L_0x1727940;  1 drivers
v0x16272d0_0 .net "andRes", 0 0, L_0x1726cc0;  1 drivers
v0x16273a0_0 .net "b", 0 0, L_0x17297c0;  1 drivers
v0x1627470_0 .net "carryIn", 0 0, L_0x1727430;  1 drivers
v0x1627510_0 .net "carryOut", 0 0, L_0x1727e20;  1 drivers
v0x16275e0_0 .net "initialResult", 0 0, L_0x1729270;  1 drivers
v0x1627680_0 .net "isAdd", 0 0, L_0x17283f0;  1 drivers
v0x1627720_0 .net "isAnd", 0 0, L_0x1728b60;  1 drivers
v0x1627850_0 .net "isNand", 0 0, L_0x1728d40;  1 drivers
v0x16278f0_0 .net "isNor", 0 0, L_0x1728af0;  1 drivers
v0x1627990_0 .net "isOr", 0 0, L_0x17290d0;  1 drivers
v0x1627a50_0 .net "isSLT", 0 0, L_0x1728990;  1 drivers
v0x1627b10_0 .net "isSub", 0 0, L_0x17285a0;  1 drivers
v0x1627bd0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1627c70_0 .net "isXor", 0 0, L_0x17287b0;  1 drivers
v0x1627d30_0 .net "nandRes", 0 0, L_0x1726f80;  1 drivers
v0x1627ee0_0 .net "norRes", 0 0, L_0x1727500;  1 drivers
v0x1627f80_0 .net "orRes", 0 0, L_0x17264f0;  1 drivers
v0x1628020_0 .net "s0", 0 0, L_0x17272b0;  1 drivers
v0x16280c0_0 .net "s0inv", 0 0, L_0x1728020;  1 drivers
v0x1628180_0 .net "s1", 0 0, L_0x1729b50;  1 drivers
v0x1628240_0 .net "s1inv", 0 0, L_0x1728180;  1 drivers
v0x1628300_0 .net "s2", 0 0, L_0x1729bf0;  1 drivers
v0x16283c0_0 .net "s2inv", 0 0, L_0x1728240;  1 drivers
v0x1628480_0 .net "xorRes", 0 0, L_0x17275c0;  1 drivers
S_0x1626540 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1626240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1727720/d .functor XOR 1, L_0x17297c0, L_0x17680a0, C4<0>, C4<0>;
L_0x1727720 .delay 1 (40,40,40) L_0x1727720/d;
L_0x1727790/d .functor XOR 1, L_0x1729660, L_0x1727720, C4<0>, C4<0>;
L_0x1727790 .delay 1 (40,40,40) L_0x1727790/d;
L_0x1727940/d .functor XOR 1, L_0x1727790, L_0x1727430, C4<0>, C4<0>;
L_0x1727940 .delay 1 (40,40,40) L_0x1727940/d;
L_0x1727b40/d .functor AND 1, L_0x1729660, L_0x1727720, C4<1>, C4<1>;
L_0x1727b40 .delay 1 (40,40,40) L_0x1727b40/d;
L_0x1727db0/d .functor AND 1, L_0x1727790, L_0x1727430, C4<1>, C4<1>;
L_0x1727db0 .delay 1 (40,40,40) L_0x1727db0/d;
L_0x1727e20/d .functor OR 1, L_0x1727b40, L_0x1727db0, C4<0>, C4<0>;
L_0x1727e20 .delay 1 (40,40,40) L_0x1727e20/d;
v0x16267d0_0 .net "AandB", 0 0, L_0x1727b40;  1 drivers
v0x16268b0_0 .net "BxorSub", 0 0, L_0x1727720;  1 drivers
v0x1626970_0 .net "a", 0 0, L_0x1729660;  alias, 1 drivers
v0x1626a40_0 .net "b", 0 0, L_0x17297c0;  alias, 1 drivers
v0x1626b00_0 .net "carryin", 0 0, L_0x1727430;  alias, 1 drivers
v0x1626c10_0 .net "carryout", 0 0, L_0x1727e20;  alias, 1 drivers
v0x1626cd0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1626d70_0 .net "res", 0 0, L_0x1727940;  alias, 1 drivers
v0x1626e30_0 .net "xAorB", 0 0, L_0x1727790;  1 drivers
v0x1626f80_0 .net "xAorBandCin", 0 0, L_0x1727db0;  1 drivers
S_0x1628660 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1628820 .param/l "i" 0 4 165, +C4<01010>;
S_0x16288e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1628660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1729700/d .functor AND 1, L_0x172c0b0, L_0x1716bb0, C4<1>, C4<1>;
L_0x1729700 .delay 1 (40,40,40) L_0x1729700/d;
L_0x17299c0/d .functor NAND 1, L_0x172c0b0, L_0x1716bb0, C4<1>, C4<1>;
L_0x17299c0 .delay 1 (20,20,20) L_0x17299c0/d;
L_0x1728f30/d .functor OR 1, L_0x172c0b0, L_0x1716bb0, C4<0>, C4<0>;
L_0x1728f30 .delay 1 (40,40,40) L_0x1728f30/d;
L_0x1729fa0/d .functor NOR 1, L_0x172c0b0, L_0x1716bb0, C4<0>, C4<0>;
L_0x1729fa0 .delay 1 (20,20,20) L_0x1729fa0/d;
L_0x172a060/d .functor XOR 1, L_0x172c0b0, L_0x1716bb0, C4<0>, C4<0>;
L_0x172a060 .delay 1 (40,40,40) L_0x172a060/d;
L_0x172aa70/d .functor NOT 1, L_0x1729d20, C4<0>, C4<0>, C4<0>;
L_0x172aa70 .delay 1 (10,10,10) L_0x172aa70/d;
L_0x172abd0/d .functor NOT 1, L_0x1729dc0, C4<0>, C4<0>, C4<0>;
L_0x172abd0 .delay 1 (10,10,10) L_0x172abd0/d;
L_0x172ac90/d .functor NOT 1, L_0x171efa0, C4<0>, C4<0>, C4<0>;
L_0x172ac90 .delay 1 (10,10,10) L_0x172ac90/d;
L_0x172ae40/d .functor AND 1, L_0x172a390, L_0x172aa70, L_0x172abd0, L_0x172ac90;
L_0x172ae40 .delay 1 (80,80,80) L_0x172ae40/d;
L_0x172aff0/d .functor AND 1, L_0x172a390, L_0x1729d20, L_0x172abd0, L_0x172ac90;
L_0x172aff0 .delay 1 (80,80,80) L_0x172aff0/d;
L_0x172b200/d .functor AND 1, L_0x172a060, L_0x172aa70, L_0x1729dc0, L_0x172ac90;
L_0x172b200 .delay 1 (80,80,80) L_0x172b200/d;
L_0x172b3e0/d .functor AND 1, L_0x172a390, L_0x1729d20, L_0x1729dc0, L_0x172ac90;
L_0x172b3e0 .delay 1 (80,80,80) L_0x172b3e0/d;
L_0x172b5b0/d .functor AND 1, L_0x1729700, L_0x172aa70, L_0x172abd0, L_0x171efa0;
L_0x172b5b0 .delay 1 (80,80,80) L_0x172b5b0/d;
L_0x172b790/d .functor AND 1, L_0x17299c0, L_0x1729d20, L_0x172abd0, L_0x171efa0;
L_0x172b790 .delay 1 (80,80,80) L_0x172b790/d;
L_0x172b540/d .functor AND 1, L_0x1729fa0, L_0x172aa70, L_0x1729dc0, L_0x171efa0;
L_0x172b540 .delay 1 (80,80,80) L_0x172b540/d;
L_0x172bb20/d .functor AND 1, L_0x1728f30, L_0x1729d20, L_0x1729dc0, L_0x171efa0;
L_0x172bb20 .delay 1 (80,80,80) L_0x172bb20/d;
L_0x172bcc0/0/0 .functor OR 1, L_0x172ae40, L_0x172aff0, L_0x172b200, L_0x172b5b0;
L_0x172bcc0/0/4 .functor OR 1, L_0x172b790, L_0x172b540, L_0x172bb20, L_0x172b3e0;
L_0x172bcc0/d .functor OR 1, L_0x172bcc0/0/0, L_0x172bcc0/0/4, C4<0>, C4<0>;
L_0x172bcc0 .delay 1 (160,160,160) L_0x172bcc0/d;
v0x16297e0_0 .net "a", 0 0, L_0x172c0b0;  1 drivers
v0x16298a0_0 .net "addSub", 0 0, L_0x172a390;  1 drivers
v0x1629970_0 .net "andRes", 0 0, L_0x1729700;  1 drivers
v0x1629a40_0 .net "b", 0 0, L_0x1716bb0;  1 drivers
v0x1629b10_0 .net "carryIn", 0 0, L_0x1729ed0;  1 drivers
v0x1629bb0_0 .net "carryOut", 0 0, L_0x172a870;  1 drivers
v0x1629c80_0 .net "initialResult", 0 0, L_0x172bcc0;  1 drivers
v0x1629d20_0 .net "isAdd", 0 0, L_0x172ae40;  1 drivers
v0x1629dc0_0 .net "isAnd", 0 0, L_0x172b5b0;  1 drivers
v0x1629ef0_0 .net "isNand", 0 0, L_0x172b790;  1 drivers
v0x1629f90_0 .net "isNor", 0 0, L_0x172b540;  1 drivers
v0x162a030_0 .net "isOr", 0 0, L_0x172bb20;  1 drivers
v0x162a0f0_0 .net "isSLT", 0 0, L_0x172b3e0;  1 drivers
v0x162a1b0_0 .net "isSub", 0 0, L_0x172aff0;  1 drivers
v0x162a270_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x162a310_0 .net "isXor", 0 0, L_0x172b200;  1 drivers
v0x162a3d0_0 .net "nandRes", 0 0, L_0x17299c0;  1 drivers
v0x162a580_0 .net "norRes", 0 0, L_0x1729fa0;  1 drivers
v0x162a620_0 .net "orRes", 0 0, L_0x1728f30;  1 drivers
v0x162a6c0_0 .net "s0", 0 0, L_0x1729d20;  1 drivers
v0x162a760_0 .net "s0inv", 0 0, L_0x172aa70;  1 drivers
v0x162a820_0 .net "s1", 0 0, L_0x1729dc0;  1 drivers
v0x162a8e0_0 .net "s1inv", 0 0, L_0x172abd0;  1 drivers
v0x162a9a0_0 .net "s2", 0 0, L_0x171efa0;  1 drivers
v0x162aa60_0 .net "s2inv", 0 0, L_0x172ac90;  1 drivers
v0x162ab20_0 .net "xorRes", 0 0, L_0x172a060;  1 drivers
S_0x1628be0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16288e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x172a1c0/d .functor XOR 1, L_0x1716bb0, L_0x17680a0, C4<0>, C4<0>;
L_0x172a1c0 .delay 1 (40,40,40) L_0x172a1c0/d;
L_0x172a230/d .functor XOR 1, L_0x172c0b0, L_0x172a1c0, C4<0>, C4<0>;
L_0x172a230 .delay 1 (40,40,40) L_0x172a230/d;
L_0x172a390/d .functor XOR 1, L_0x172a230, L_0x1729ed0, C4<0>, C4<0>;
L_0x172a390 .delay 1 (40,40,40) L_0x172a390/d;
L_0x172a590/d .functor AND 1, L_0x172c0b0, L_0x172a1c0, C4<1>, C4<1>;
L_0x172a590 .delay 1 (40,40,40) L_0x172a590/d;
L_0x172a800/d .functor AND 1, L_0x172a230, L_0x1729ed0, C4<1>, C4<1>;
L_0x172a800 .delay 1 (40,40,40) L_0x172a800/d;
L_0x172a870/d .functor OR 1, L_0x172a590, L_0x172a800, C4<0>, C4<0>;
L_0x172a870 .delay 1 (40,40,40) L_0x172a870/d;
v0x1628e70_0 .net "AandB", 0 0, L_0x172a590;  1 drivers
v0x1628f50_0 .net "BxorSub", 0 0, L_0x172a1c0;  1 drivers
v0x1629010_0 .net "a", 0 0, L_0x172c0b0;  alias, 1 drivers
v0x16290e0_0 .net "b", 0 0, L_0x1716bb0;  alias, 1 drivers
v0x16291a0_0 .net "carryin", 0 0, L_0x1729ed0;  alias, 1 drivers
v0x16292b0_0 .net "carryout", 0 0, L_0x172a870;  alias, 1 drivers
v0x1629370_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1629410_0 .net "res", 0 0, L_0x172a390;  alias, 1 drivers
v0x16294d0_0 .net "xAorB", 0 0, L_0x172a230;  1 drivers
v0x1629620_0 .net "xAorBandCin", 0 0, L_0x172a800;  1 drivers
S_0x162ad00 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x162aec0 .param/l "i" 0 4 165, +C4<01011>;
S_0x162af80 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x162ad00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x172c150/d .functor AND 1, L_0x172edf0, L_0x172ef50, C4<1>, C4<1>;
L_0x172c150 .delay 1 (40,40,40) L_0x172c150/d;
L_0x171f040/d .functor NAND 1, L_0x172edf0, L_0x172ef50, C4<1>, C4<1>;
L_0x171f040 .delay 1 (20,20,20) L_0x171f040/d;
L_0x172c530/d .functor OR 1, L_0x172edf0, L_0x172ef50, C4<0>, C4<0>;
L_0x172c530 .delay 1 (40,40,40) L_0x172c530/d;
L_0x172c6c0/d .functor NOR 1, L_0x172edf0, L_0x172ef50, C4<0>, C4<0>;
L_0x172c6c0 .delay 1 (20,20,20) L_0x172c6c0/d;
L_0x172cdc0/d .functor XOR 1, L_0x172edf0, L_0x172ef50, C4<0>, C4<0>;
L_0x172cdc0 .delay 1 (40,40,40) L_0x172cdc0/d;
L_0x172d820/d .functor NOT 1, L_0x172cbe0, C4<0>, C4<0>, C4<0>;
L_0x172d820 .delay 1 (10,10,10) L_0x172d820/d;
L_0x162c520/d .functor NOT 1, L_0x172cc80, C4<0>, C4<0>, C4<0>;
L_0x162c520 .delay 1 (10,10,10) L_0x162c520/d;
L_0x172d9d0/d .functor NOT 1, L_0x172f340, C4<0>, C4<0>, C4<0>;
L_0x172d9d0 .delay 1 (10,10,10) L_0x172d9d0/d;
L_0x172db80/d .functor AND 1, L_0x172d140, L_0x172d820, L_0x162c520, L_0x172d9d0;
L_0x172db80 .delay 1 (80,80,80) L_0x172db80/d;
L_0x172dd30/d .functor AND 1, L_0x172d140, L_0x172cbe0, L_0x162c520, L_0x172d9d0;
L_0x172dd30 .delay 1 (80,80,80) L_0x172dd30/d;
L_0x172df40/d .functor AND 1, L_0x172cdc0, L_0x172d820, L_0x172cc80, L_0x172d9d0;
L_0x172df40 .delay 1 (80,80,80) L_0x172df40/d;
L_0x172e120/d .functor AND 1, L_0x172d140, L_0x172cbe0, L_0x172cc80, L_0x172d9d0;
L_0x172e120 .delay 1 (80,80,80) L_0x172e120/d;
L_0x172e2f0/d .functor AND 1, L_0x172c150, L_0x172d820, L_0x162c520, L_0x172f340;
L_0x172e2f0 .delay 1 (80,80,80) L_0x172e2f0/d;
L_0x172e4d0/d .functor AND 1, L_0x171f040, L_0x172cbe0, L_0x162c520, L_0x172f340;
L_0x172e4d0 .delay 1 (80,80,80) L_0x172e4d0/d;
L_0x172e280/d .functor AND 1, L_0x172c6c0, L_0x172d820, L_0x172cc80, L_0x172f340;
L_0x172e280 .delay 1 (80,80,80) L_0x172e280/d;
L_0x172e860/d .functor AND 1, L_0x172c530, L_0x172cbe0, L_0x172cc80, L_0x172f340;
L_0x172e860 .delay 1 (80,80,80) L_0x172e860/d;
L_0x172ea00/0/0 .functor OR 1, L_0x172db80, L_0x172dd30, L_0x172df40, L_0x172e2f0;
L_0x172ea00/0/4 .functor OR 1, L_0x172e4d0, L_0x172e280, L_0x172e860, L_0x172e120;
L_0x172ea00/d .functor OR 1, L_0x172ea00/0/0, L_0x172ea00/0/4, C4<0>, C4<0>;
L_0x172ea00 .delay 1 (160,160,160) L_0x172ea00/d;
v0x162be80_0 .net "a", 0 0, L_0x172edf0;  1 drivers
v0x162bf40_0 .net "addSub", 0 0, L_0x172d140;  1 drivers
v0x162c010_0 .net "andRes", 0 0, L_0x172c150;  1 drivers
v0x162c0e0_0 .net "b", 0 0, L_0x172ef50;  1 drivers
v0x162c1b0_0 .net "carryIn", 0 0, L_0x172c5f0;  1 drivers
v0x162c250_0 .net "carryOut", 0 0, L_0x172d620;  1 drivers
v0x162c320_0 .net "initialResult", 0 0, L_0x172ea00;  1 drivers
v0x162c3c0_0 .net "isAdd", 0 0, L_0x172db80;  1 drivers
v0x162c460_0 .net "isAnd", 0 0, L_0x172e2f0;  1 drivers
v0x162c590_0 .net "isNand", 0 0, L_0x172e4d0;  1 drivers
v0x162c630_0 .net "isNor", 0 0, L_0x172e280;  1 drivers
v0x162c6d0_0 .net "isOr", 0 0, L_0x172e860;  1 drivers
v0x162c790_0 .net "isSLT", 0 0, L_0x172e120;  1 drivers
v0x162c850_0 .net "isSub", 0 0, L_0x172dd30;  1 drivers
v0x162c910_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x162c9b0_0 .net "isXor", 0 0, L_0x172df40;  1 drivers
v0x162ca70_0 .net "nandRes", 0 0, L_0x171f040;  1 drivers
v0x162cc20_0 .net "norRes", 0 0, L_0x172c6c0;  1 drivers
v0x162ccc0_0 .net "orRes", 0 0, L_0x172c530;  1 drivers
v0x162cd60_0 .net "s0", 0 0, L_0x172cbe0;  1 drivers
v0x162ce00_0 .net "s0inv", 0 0, L_0x172d820;  1 drivers
v0x162cec0_0 .net "s1", 0 0, L_0x172cc80;  1 drivers
v0x162cf80_0 .net "s1inv", 0 0, L_0x162c520;  1 drivers
v0x162d040_0 .net "s2", 0 0, L_0x172f340;  1 drivers
v0x162d100_0 .net "s2inv", 0 0, L_0x172d9d0;  1 drivers
v0x162d1c0_0 .net "xorRes", 0 0, L_0x172cdc0;  1 drivers
S_0x162b280 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x162af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x172cf20/d .functor XOR 1, L_0x172ef50, L_0x17680a0, C4<0>, C4<0>;
L_0x172cf20 .delay 1 (40,40,40) L_0x172cf20/d;
L_0x172cfe0/d .functor XOR 1, L_0x172edf0, L_0x172cf20, C4<0>, C4<0>;
L_0x172cfe0 .delay 1 (40,40,40) L_0x172cfe0/d;
L_0x172d140/d .functor XOR 1, L_0x172cfe0, L_0x172c5f0, C4<0>, C4<0>;
L_0x172d140 .delay 1 (40,40,40) L_0x172d140/d;
L_0x172d340/d .functor AND 1, L_0x172edf0, L_0x172cf20, C4<1>, C4<1>;
L_0x172d340 .delay 1 (40,40,40) L_0x172d340/d;
L_0x172d5b0/d .functor AND 1, L_0x172cfe0, L_0x172c5f0, C4<1>, C4<1>;
L_0x172d5b0 .delay 1 (40,40,40) L_0x172d5b0/d;
L_0x172d620/d .functor OR 1, L_0x172d340, L_0x172d5b0, C4<0>, C4<0>;
L_0x172d620 .delay 1 (40,40,40) L_0x172d620/d;
v0x162b510_0 .net "AandB", 0 0, L_0x172d340;  1 drivers
v0x162b5f0_0 .net "BxorSub", 0 0, L_0x172cf20;  1 drivers
v0x162b6b0_0 .net "a", 0 0, L_0x172edf0;  alias, 1 drivers
v0x162b780_0 .net "b", 0 0, L_0x172ef50;  alias, 1 drivers
v0x162b840_0 .net "carryin", 0 0, L_0x172c5f0;  alias, 1 drivers
v0x162b950_0 .net "carryout", 0 0, L_0x172d620;  alias, 1 drivers
v0x162ba10_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x162bab0_0 .net "res", 0 0, L_0x172d140;  alias, 1 drivers
v0x162bb70_0 .net "xAorB", 0 0, L_0x172cfe0;  1 drivers
v0x162bcc0_0 .net "xAorBandCin", 0 0, L_0x172d5b0;  1 drivers
S_0x162d3a0 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x162d560 .param/l "i" 0 4 165, +C4<01100>;
S_0x162d620 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x162d3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x172ee90/d .functor AND 1, L_0x1731840, L_0x17319a0, C4<1>, C4<1>;
L_0x172ee90 .delay 1 (40,40,40) L_0x172ee90/d;
L_0x172f2b0/d .functor NAND 1, L_0x1731840, L_0x17319a0, C4<1>, C4<1>;
L_0x172f2b0 .delay 1 (20,20,20) L_0x172f2b0/d;
L_0x172f1f0/d .functor OR 1, L_0x1731840, L_0x17319a0, C4<0>, C4<0>;
L_0x172f1f0 .delay 1 (40,40,40) L_0x172f1f0/d;
L_0x172e6c0/d .functor NOR 1, L_0x1731840, L_0x17319a0, C4<0>, C4<0>;
L_0x172e6c0 .delay 1 (20,20,20) L_0x172e6c0/d;
L_0x172f7a0/d .functor XOR 1, L_0x1731840, L_0x17319a0, C4<0>, C4<0>;
L_0x172f7a0 .delay 1 (40,40,40) L_0x172f7a0/d;
L_0x1730200/d .functor NOT 1, L_0x172f470, C4<0>, C4<0>, C4<0>;
L_0x1730200 .delay 1 (10,10,10) L_0x1730200/d;
L_0x1730360/d .functor NOT 1, L_0x172f510, C4<0>, C4<0>, C4<0>;
L_0x1730360 .delay 1 (10,10,10) L_0x1730360/d;
L_0x1730420/d .functor NOT 1, L_0x1731dc0, C4<0>, C4<0>, C4<0>;
L_0x1730420 .delay 1 (10,10,10) L_0x1730420/d;
L_0x17305d0/d .functor AND 1, L_0x172fb20, L_0x1730200, L_0x1730360, L_0x1730420;
L_0x17305d0 .delay 1 (80,80,80) L_0x17305d0/d;
L_0x1730780/d .functor AND 1, L_0x172fb20, L_0x172f470, L_0x1730360, L_0x1730420;
L_0x1730780 .delay 1 (80,80,80) L_0x1730780/d;
L_0x1730990/d .functor AND 1, L_0x172f7a0, L_0x1730200, L_0x172f510, L_0x1730420;
L_0x1730990 .delay 1 (80,80,80) L_0x1730990/d;
L_0x1730b70/d .functor AND 1, L_0x172fb20, L_0x172f470, L_0x172f510, L_0x1730420;
L_0x1730b70 .delay 1 (80,80,80) L_0x1730b70/d;
L_0x1730d40/d .functor AND 1, L_0x172ee90, L_0x1730200, L_0x1730360, L_0x1731dc0;
L_0x1730d40 .delay 1 (80,80,80) L_0x1730d40/d;
L_0x1730f20/d .functor AND 1, L_0x172f2b0, L_0x172f470, L_0x1730360, L_0x1731dc0;
L_0x1730f20 .delay 1 (80,80,80) L_0x1730f20/d;
L_0x1730cd0/d .functor AND 1, L_0x172e6c0, L_0x1730200, L_0x172f510, L_0x1731dc0;
L_0x1730cd0 .delay 1 (80,80,80) L_0x1730cd0/d;
L_0x17312b0/d .functor AND 1, L_0x172f1f0, L_0x172f470, L_0x172f510, L_0x1731dc0;
L_0x17312b0 .delay 1 (80,80,80) L_0x17312b0/d;
L_0x1731450/0/0 .functor OR 1, L_0x17305d0, L_0x1730780, L_0x1730990, L_0x1730d40;
L_0x1731450/0/4 .functor OR 1, L_0x1730f20, L_0x1730cd0, L_0x17312b0, L_0x1730b70;
L_0x1731450/d .functor OR 1, L_0x1731450/0/0, L_0x1731450/0/4, C4<0>, C4<0>;
L_0x1731450 .delay 1 (160,160,160) L_0x1731450/d;
v0x162e520_0 .net "a", 0 0, L_0x1731840;  1 drivers
v0x162e5e0_0 .net "addSub", 0 0, L_0x172fb20;  1 drivers
v0x162e6b0_0 .net "andRes", 0 0, L_0x172ee90;  1 drivers
v0x162e780_0 .net "b", 0 0, L_0x17319a0;  1 drivers
v0x162e850_0 .net "carryIn", 0 0, L_0x172f680;  1 drivers
v0x162e8f0_0 .net "carryOut", 0 0, L_0x1730000;  1 drivers
v0x162e9c0_0 .net "initialResult", 0 0, L_0x1731450;  1 drivers
v0x162ea60_0 .net "isAdd", 0 0, L_0x17305d0;  1 drivers
v0x162eb00_0 .net "isAnd", 0 0, L_0x1730d40;  1 drivers
v0x162ec30_0 .net "isNand", 0 0, L_0x1730f20;  1 drivers
v0x162ecd0_0 .net "isNor", 0 0, L_0x1730cd0;  1 drivers
v0x162ed70_0 .net "isOr", 0 0, L_0x17312b0;  1 drivers
v0x162ee30_0 .net "isSLT", 0 0, L_0x1730b70;  1 drivers
v0x162eef0_0 .net "isSub", 0 0, L_0x1730780;  1 drivers
v0x162efb0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x162f050_0 .net "isXor", 0 0, L_0x1730990;  1 drivers
v0x162f110_0 .net "nandRes", 0 0, L_0x172f2b0;  1 drivers
v0x162f2c0_0 .net "norRes", 0 0, L_0x172e6c0;  1 drivers
v0x162f360_0 .net "orRes", 0 0, L_0x172f1f0;  1 drivers
v0x162f400_0 .net "s0", 0 0, L_0x172f470;  1 drivers
v0x162f4a0_0 .net "s0inv", 0 0, L_0x1730200;  1 drivers
v0x162f560_0 .net "s1", 0 0, L_0x172f510;  1 drivers
v0x162f620_0 .net "s1inv", 0 0, L_0x1730360;  1 drivers
v0x162f6e0_0 .net "s2", 0 0, L_0x1731dc0;  1 drivers
v0x162f7a0_0 .net "s2inv", 0 0, L_0x1730420;  1 drivers
v0x162f860_0 .net "xorRes", 0 0, L_0x172f7a0;  1 drivers
S_0x162d920 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x162d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x172f900/d .functor XOR 1, L_0x17319a0, L_0x17680a0, C4<0>, C4<0>;
L_0x172f900 .delay 1 (40,40,40) L_0x172f900/d;
L_0x172f970/d .functor XOR 1, L_0x1731840, L_0x172f900, C4<0>, C4<0>;
L_0x172f970 .delay 1 (40,40,40) L_0x172f970/d;
L_0x172fb20/d .functor XOR 1, L_0x172f970, L_0x172f680, C4<0>, C4<0>;
L_0x172fb20 .delay 1 (40,40,40) L_0x172fb20/d;
L_0x172fd20/d .functor AND 1, L_0x1731840, L_0x172f900, C4<1>, C4<1>;
L_0x172fd20 .delay 1 (40,40,40) L_0x172fd20/d;
L_0x172ff90/d .functor AND 1, L_0x172f970, L_0x172f680, C4<1>, C4<1>;
L_0x172ff90 .delay 1 (40,40,40) L_0x172ff90/d;
L_0x1730000/d .functor OR 1, L_0x172fd20, L_0x172ff90, C4<0>, C4<0>;
L_0x1730000 .delay 1 (40,40,40) L_0x1730000/d;
v0x162dbb0_0 .net "AandB", 0 0, L_0x172fd20;  1 drivers
v0x162dc90_0 .net "BxorSub", 0 0, L_0x172f900;  1 drivers
v0x162dd50_0 .net "a", 0 0, L_0x1731840;  alias, 1 drivers
v0x162de20_0 .net "b", 0 0, L_0x17319a0;  alias, 1 drivers
v0x162dee0_0 .net "carryin", 0 0, L_0x172f680;  alias, 1 drivers
v0x162dff0_0 .net "carryout", 0 0, L_0x1730000;  alias, 1 drivers
v0x162e0b0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x162e150_0 .net "res", 0 0, L_0x172fb20;  alias, 1 drivers
v0x162e210_0 .net "xAorB", 0 0, L_0x172f970;  1 drivers
v0x162e360_0 .net "xAorBandCin", 0 0, L_0x172ff90;  1 drivers
S_0x162fa40 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x162fc00 .param/l "i" 0 4 165, +C4<01101>;
S_0x162fcc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x162fa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17318e0/d .functor AND 1, L_0x1734220, L_0x1734380, C4<1>, C4<1>;
L_0x17318e0 .delay 1 (40,40,40) L_0x17318e0/d;
L_0x1731d00/d .functor NAND 1, L_0x1734220, L_0x1734380, C4<1>, C4<1>;
L_0x1731d00 .delay 1 (20,20,20) L_0x1731d00/d;
L_0x1731ba0/d .functor OR 1, L_0x1734220, L_0x1734380, C4<0>, C4<0>;
L_0x1731ba0 .delay 1 (40,40,40) L_0x1731ba0/d;
L_0x1731110/d .functor NOR 1, L_0x1734220, L_0x1734380, C4<0>, C4<0>;
L_0x1731110 .delay 1 (20,20,20) L_0x1731110/d;
L_0x1732210/d .functor XOR 1, L_0x1734220, L_0x1734380, C4<0>, C4<0>;
L_0x1732210 .delay 1 (40,40,40) L_0x1732210/d;
L_0x1732c50/d .functor NOT 1, L_0x1731f00, C4<0>, C4<0>, C4<0>;
L_0x1732c50 .delay 1 (10,10,10) L_0x1732c50/d;
L_0x1631260/d .functor NOT 1, L_0x1731fa0, C4<0>, C4<0>, C4<0>;
L_0x1631260 .delay 1 (10,10,10) L_0x1631260/d;
L_0x1732e00/d .functor NOT 1, L_0x1732040, C4<0>, C4<0>, C4<0>;
L_0x1732e00 .delay 1 (10,10,10) L_0x1732e00/d;
L_0x1732fb0/d .functor AND 1, L_0x1732590, L_0x1732c50, L_0x1631260, L_0x1732e00;
L_0x1732fb0 .delay 1 (80,80,80) L_0x1732fb0/d;
L_0x1733160/d .functor AND 1, L_0x1732590, L_0x1731f00, L_0x1631260, L_0x1732e00;
L_0x1733160 .delay 1 (80,80,80) L_0x1733160/d;
L_0x1733370/d .functor AND 1, L_0x1732210, L_0x1732c50, L_0x1731fa0, L_0x1732e00;
L_0x1733370 .delay 1 (80,80,80) L_0x1733370/d;
L_0x1733550/d .functor AND 1, L_0x1732590, L_0x1731f00, L_0x1731fa0, L_0x1732e00;
L_0x1733550 .delay 1 (80,80,80) L_0x1733550/d;
L_0x1733720/d .functor AND 1, L_0x17318e0, L_0x1732c50, L_0x1631260, L_0x1732040;
L_0x1733720 .delay 1 (80,80,80) L_0x1733720/d;
L_0x1733900/d .functor AND 1, L_0x1731d00, L_0x1731f00, L_0x1631260, L_0x1732040;
L_0x1733900 .delay 1 (80,80,80) L_0x1733900/d;
L_0x17336b0/d .functor AND 1, L_0x1731110, L_0x1732c50, L_0x1731fa0, L_0x1732040;
L_0x17336b0 .delay 1 (80,80,80) L_0x17336b0/d;
L_0x1733c90/d .functor AND 1, L_0x1731ba0, L_0x1731f00, L_0x1731fa0, L_0x1732040;
L_0x1733c90 .delay 1 (80,80,80) L_0x1733c90/d;
L_0x1733e30/0/0 .functor OR 1, L_0x1732fb0, L_0x1733160, L_0x1733370, L_0x1733720;
L_0x1733e30/0/4 .functor OR 1, L_0x1733900, L_0x17336b0, L_0x1733c90, L_0x1733550;
L_0x1733e30/d .functor OR 1, L_0x1733e30/0/0, L_0x1733e30/0/4, C4<0>, C4<0>;
L_0x1733e30 .delay 1 (160,160,160) L_0x1733e30/d;
v0x1630bc0_0 .net "a", 0 0, L_0x1734220;  1 drivers
v0x1630c80_0 .net "addSub", 0 0, L_0x1732590;  1 drivers
v0x1630d50_0 .net "andRes", 0 0, L_0x17318e0;  1 drivers
v0x1630e20_0 .net "b", 0 0, L_0x1734380;  1 drivers
v0x1630ef0_0 .net "carryIn", 0 0, L_0x1731e60;  1 drivers
v0x1630f90_0 .net "carryOut", 0 0, L_0x1732a50;  1 drivers
v0x1631060_0 .net "initialResult", 0 0, L_0x1733e30;  1 drivers
v0x1631100_0 .net "isAdd", 0 0, L_0x1732fb0;  1 drivers
v0x16311a0_0 .net "isAnd", 0 0, L_0x1733720;  1 drivers
v0x16312d0_0 .net "isNand", 0 0, L_0x1733900;  1 drivers
v0x1631370_0 .net "isNor", 0 0, L_0x17336b0;  1 drivers
v0x1631410_0 .net "isOr", 0 0, L_0x1733c90;  1 drivers
v0x16314d0_0 .net "isSLT", 0 0, L_0x1733550;  1 drivers
v0x1631590_0 .net "isSub", 0 0, L_0x1733160;  1 drivers
v0x1631650_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16316f0_0 .net "isXor", 0 0, L_0x1733370;  1 drivers
v0x16317b0_0 .net "nandRes", 0 0, L_0x1731d00;  1 drivers
v0x1631960_0 .net "norRes", 0 0, L_0x1731110;  1 drivers
v0x1631a00_0 .net "orRes", 0 0, L_0x1731ba0;  1 drivers
v0x1631aa0_0 .net "s0", 0 0, L_0x1731f00;  1 drivers
v0x1631b40_0 .net "s0inv", 0 0, L_0x1732c50;  1 drivers
v0x1631c00_0 .net "s1", 0 0, L_0x1731fa0;  1 drivers
v0x1631cc0_0 .net "s1inv", 0 0, L_0x1631260;  1 drivers
v0x1631d80_0 .net "s2", 0 0, L_0x1732040;  1 drivers
v0x1631e40_0 .net "s2inv", 0 0, L_0x1732e00;  1 drivers
v0x1631f00_0 .net "xorRes", 0 0, L_0x1732210;  1 drivers
S_0x162ffc0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x162fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1732370/d .functor XOR 1, L_0x1734380, L_0x17680a0, C4<0>, C4<0>;
L_0x1732370 .delay 1 (40,40,40) L_0x1732370/d;
L_0x1732430/d .functor XOR 1, L_0x1734220, L_0x1732370, C4<0>, C4<0>;
L_0x1732430 .delay 1 (40,40,40) L_0x1732430/d;
L_0x1732590/d .functor XOR 1, L_0x1732430, L_0x1731e60, C4<0>, C4<0>;
L_0x1732590 .delay 1 (40,40,40) L_0x1732590/d;
L_0x1732790/d .functor AND 1, L_0x1734220, L_0x1732370, C4<1>, C4<1>;
L_0x1732790 .delay 1 (40,40,40) L_0x1732790/d;
L_0x1731c10/d .functor AND 1, L_0x1732430, L_0x1731e60, C4<1>, C4<1>;
L_0x1731c10 .delay 1 (40,40,40) L_0x1731c10/d;
L_0x1732a50/d .functor OR 1, L_0x1732790, L_0x1731c10, C4<0>, C4<0>;
L_0x1732a50 .delay 1 (40,40,40) L_0x1732a50/d;
v0x1630250_0 .net "AandB", 0 0, L_0x1732790;  1 drivers
v0x1630330_0 .net "BxorSub", 0 0, L_0x1732370;  1 drivers
v0x16303f0_0 .net "a", 0 0, L_0x1734220;  alias, 1 drivers
v0x16304c0_0 .net "b", 0 0, L_0x1734380;  alias, 1 drivers
v0x1630580_0 .net "carryin", 0 0, L_0x1731e60;  alias, 1 drivers
v0x1630690_0 .net "carryout", 0 0, L_0x1732a50;  alias, 1 drivers
v0x1630750_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16307f0_0 .net "res", 0 0, L_0x1732590;  alias, 1 drivers
v0x16308b0_0 .net "xAorB", 0 0, L_0x1732430;  1 drivers
v0x1630a00_0 .net "xAorBandCin", 0 0, L_0x1731c10;  1 drivers
S_0x16320e0 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x16322a0 .param/l "i" 0 4 165, +C4<01110>;
S_0x1632360 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16320e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17342c0/d .functor AND 1, L_0x1736c60, L_0x1736dc0, C4<1>, C4<1>;
L_0x17342c0 .delay 1 (40,40,40) L_0x17342c0/d;
L_0x1734880/d .functor NAND 1, L_0x1736c60, L_0x1736dc0, C4<1>, C4<1>;
L_0x1734880 .delay 1 (20,20,20) L_0x1734880/d;
L_0x1733af0/d .functor OR 1, L_0x1736c60, L_0x1736dc0, C4<0>, C4<0>;
L_0x1733af0 .delay 1 (40,40,40) L_0x1733af0/d;
L_0x1734b00/d .functor NOR 1, L_0x1736c60, L_0x1736dc0, C4<0>, C4<0>;
L_0x1734b00 .delay 1 (20,20,20) L_0x1734b00/d;
L_0x1734bc0/d .functor XOR 1, L_0x1736c60, L_0x1736dc0, C4<0>, C4<0>;
L_0x1734bc0 .delay 1 (40,40,40) L_0x1734bc0/d;
L_0x1735620/d .functor NOT 1, L_0x17345d0, C4<0>, C4<0>, C4<0>;
L_0x1735620 .delay 1 (10,10,10) L_0x1735620/d;
L_0x1735780/d .functor NOT 1, L_0x1734670, C4<0>, C4<0>, C4<0>;
L_0x1735780 .delay 1 (10,10,10) L_0x1735780/d;
L_0x1735840/d .functor NOT 1, L_0x1734710, C4<0>, C4<0>, C4<0>;
L_0x1735840 .delay 1 (10,10,10) L_0x1735840/d;
L_0x17359f0/d .functor AND 1, L_0x1734f40, L_0x1735620, L_0x1735780, L_0x1735840;
L_0x17359f0 .delay 1 (80,80,80) L_0x17359f0/d;
L_0x1735ba0/d .functor AND 1, L_0x1734f40, L_0x17345d0, L_0x1735780, L_0x1735840;
L_0x1735ba0 .delay 1 (80,80,80) L_0x1735ba0/d;
L_0x1735db0/d .functor AND 1, L_0x1734bc0, L_0x1735620, L_0x1734670, L_0x1735840;
L_0x1735db0 .delay 1 (80,80,80) L_0x1735db0/d;
L_0x1735f90/d .functor AND 1, L_0x1734f40, L_0x17345d0, L_0x1734670, L_0x1735840;
L_0x1735f90 .delay 1 (80,80,80) L_0x1735f90/d;
L_0x1736160/d .functor AND 1, L_0x17342c0, L_0x1735620, L_0x1735780, L_0x1734710;
L_0x1736160 .delay 1 (80,80,80) L_0x1736160/d;
L_0x1736340/d .functor AND 1, L_0x1734880, L_0x17345d0, L_0x1735780, L_0x1734710;
L_0x1736340 .delay 1 (80,80,80) L_0x1736340/d;
L_0x17360f0/d .functor AND 1, L_0x1734b00, L_0x1735620, L_0x1734670, L_0x1734710;
L_0x17360f0 .delay 1 (80,80,80) L_0x17360f0/d;
L_0x17366d0/d .functor AND 1, L_0x1733af0, L_0x17345d0, L_0x1734670, L_0x1734710;
L_0x17366d0 .delay 1 (80,80,80) L_0x17366d0/d;
L_0x1736870/0/0 .functor OR 1, L_0x17359f0, L_0x1735ba0, L_0x1735db0, L_0x1736160;
L_0x1736870/0/4 .functor OR 1, L_0x1736340, L_0x17360f0, L_0x17366d0, L_0x1735f90;
L_0x1736870/d .functor OR 1, L_0x1736870/0/0, L_0x1736870/0/4, C4<0>, C4<0>;
L_0x1736870 .delay 1 (160,160,160) L_0x1736870/d;
v0x1633260_0 .net "a", 0 0, L_0x1736c60;  1 drivers
v0x1633320_0 .net "addSub", 0 0, L_0x1734f40;  1 drivers
v0x16333f0_0 .net "andRes", 0 0, L_0x17342c0;  1 drivers
v0x16334c0_0 .net "b", 0 0, L_0x1736dc0;  1 drivers
v0x1633590_0 .net "carryIn", 0 0, L_0x1734530;  1 drivers
v0x1633630_0 .net "carryOut", 0 0, L_0x1735420;  1 drivers
v0x1633700_0 .net "initialResult", 0 0, L_0x1736870;  1 drivers
v0x16337a0_0 .net "isAdd", 0 0, L_0x17359f0;  1 drivers
v0x1633840_0 .net "isAnd", 0 0, L_0x1736160;  1 drivers
v0x1633970_0 .net "isNand", 0 0, L_0x1736340;  1 drivers
v0x1633a10_0 .net "isNor", 0 0, L_0x17360f0;  1 drivers
v0x1633ab0_0 .net "isOr", 0 0, L_0x17366d0;  1 drivers
v0x1633b70_0 .net "isSLT", 0 0, L_0x1735f90;  1 drivers
v0x1633c30_0 .net "isSub", 0 0, L_0x1735ba0;  1 drivers
v0x1633cf0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1633d90_0 .net "isXor", 0 0, L_0x1735db0;  1 drivers
v0x1633e50_0 .net "nandRes", 0 0, L_0x1734880;  1 drivers
v0x1634000_0 .net "norRes", 0 0, L_0x1734b00;  1 drivers
v0x16340a0_0 .net "orRes", 0 0, L_0x1733af0;  1 drivers
v0x1634140_0 .net "s0", 0 0, L_0x17345d0;  1 drivers
v0x16341e0_0 .net "s0inv", 0 0, L_0x1735620;  1 drivers
v0x16342a0_0 .net "s1", 0 0, L_0x1734670;  1 drivers
v0x1634360_0 .net "s1inv", 0 0, L_0x1735780;  1 drivers
v0x1634420_0 .net "s2", 0 0, L_0x1734710;  1 drivers
v0x16344e0_0 .net "s2inv", 0 0, L_0x1735840;  1 drivers
v0x16345a0_0 .net "xorRes", 0 0, L_0x1734bc0;  1 drivers
S_0x1632660 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1632360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1734d20/d .functor XOR 1, L_0x1736dc0, L_0x17680a0, C4<0>, C4<0>;
L_0x1734d20 .delay 1 (40,40,40) L_0x1734d20/d;
L_0x1734d90/d .functor XOR 1, L_0x1736c60, L_0x1734d20, C4<0>, C4<0>;
L_0x1734d90 .delay 1 (40,40,40) L_0x1734d90/d;
L_0x1734f40/d .functor XOR 1, L_0x1734d90, L_0x1734530, C4<0>, C4<0>;
L_0x1734f40 .delay 1 (40,40,40) L_0x1734f40/d;
L_0x1735140/d .functor AND 1, L_0x1736c60, L_0x1734d20, C4<1>, C4<1>;
L_0x1735140 .delay 1 (40,40,40) L_0x1735140/d;
L_0x17353b0/d .functor AND 1, L_0x1734d90, L_0x1734530, C4<1>, C4<1>;
L_0x17353b0 .delay 1 (40,40,40) L_0x17353b0/d;
L_0x1735420/d .functor OR 1, L_0x1735140, L_0x17353b0, C4<0>, C4<0>;
L_0x1735420 .delay 1 (40,40,40) L_0x1735420/d;
v0x16328f0_0 .net "AandB", 0 0, L_0x1735140;  1 drivers
v0x16329d0_0 .net "BxorSub", 0 0, L_0x1734d20;  1 drivers
v0x1632a90_0 .net "a", 0 0, L_0x1736c60;  alias, 1 drivers
v0x1632b60_0 .net "b", 0 0, L_0x1736dc0;  alias, 1 drivers
v0x1632c20_0 .net "carryin", 0 0, L_0x1734530;  alias, 1 drivers
v0x1632d30_0 .net "carryout", 0 0, L_0x1735420;  alias, 1 drivers
v0x1632df0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1632e90_0 .net "res", 0 0, L_0x1734f40;  alias, 1 drivers
v0x1632f50_0 .net "xAorB", 0 0, L_0x1734d90;  1 drivers
v0x16330a0_0 .net "xAorBandCin", 0 0, L_0x17353b0;  1 drivers
S_0x1634780 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1634940 .param/l "i" 0 4 165, +C4<01111>;
S_0x1634a00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1634780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1736d00/d .functor AND 1, L_0x1739790, L_0x17398f0, C4<1>, C4<1>;
L_0x1736d00 .delay 1 (40,40,40) L_0x1736d00/d;
L_0x17372f0/d .functor NAND 1, L_0x1739790, L_0x17398f0, C4<1>, C4<1>;
L_0x17372f0 .delay 1 (20,20,20) L_0x17372f0/d;
L_0x1737450/d .functor OR 1, L_0x1739790, L_0x17398f0, C4<0>, C4<0>;
L_0x1737450 .delay 1 (40,40,40) L_0x1737450/d;
L_0x17375e0/d .functor NOR 1, L_0x1739790, L_0x17398f0, C4<0>, C4<0>;
L_0x17375e0 .delay 1 (20,20,20) L_0x17375e0/d;
L_0x17376a0/d .functor XOR 1, L_0x1739790, L_0x17398f0, C4<0>, C4<0>;
L_0x17376a0 .delay 1 (40,40,40) L_0x17376a0/d;
L_0x1738150/d .functor NOT 1, L_0x1737180, C4<0>, C4<0>, C4<0>;
L_0x1738150 .delay 1 (10,10,10) L_0x1738150/d;
L_0x17382b0/d .functor NOT 1, L_0x1724660, C4<0>, C4<0>, C4<0>;
L_0x17382b0 .delay 1 (10,10,10) L_0x17382b0/d;
L_0x1738370/d .functor NOT 1, L_0x1739fb0, C4<0>, C4<0>, C4<0>;
L_0x1738370 .delay 1 (10,10,10) L_0x1738370/d;
L_0x1738520/d .functor AND 1, L_0x1737a70, L_0x1738150, L_0x17382b0, L_0x1738370;
L_0x1738520 .delay 1 (80,80,80) L_0x1738520/d;
L_0x17386d0/d .functor AND 1, L_0x1737a70, L_0x1737180, L_0x17382b0, L_0x1738370;
L_0x17386d0 .delay 1 (80,80,80) L_0x17386d0/d;
L_0x17388e0/d .functor AND 1, L_0x17376a0, L_0x1738150, L_0x1724660, L_0x1738370;
L_0x17388e0 .delay 1 (80,80,80) L_0x17388e0/d;
L_0x1738ac0/d .functor AND 1, L_0x1737a70, L_0x1737180, L_0x1724660, L_0x1738370;
L_0x1738ac0 .delay 1 (80,80,80) L_0x1738ac0/d;
L_0x1738c90/d .functor AND 1, L_0x1736d00, L_0x1738150, L_0x17382b0, L_0x1739fb0;
L_0x1738c90 .delay 1 (80,80,80) L_0x1738c90/d;
L_0x1738e70/d .functor AND 1, L_0x17372f0, L_0x1737180, L_0x17382b0, L_0x1739fb0;
L_0x1738e70 .delay 1 (80,80,80) L_0x1738e70/d;
L_0x1738c20/d .functor AND 1, L_0x17375e0, L_0x1738150, L_0x1724660, L_0x1739fb0;
L_0x1738c20 .delay 1 (80,80,80) L_0x1738c20/d;
L_0x17391d0/d .functor AND 1, L_0x1737450, L_0x1737180, L_0x1724660, L_0x1739fb0;
L_0x17391d0 .delay 1 (80,80,80) L_0x17391d0/d;
L_0x17393a0/0/0 .functor OR 1, L_0x1738520, L_0x17386d0, L_0x17388e0, L_0x1738c90;
L_0x17393a0/0/4 .functor OR 1, L_0x1738e70, L_0x1738c20, L_0x17391d0, L_0x1738ac0;
L_0x17393a0/d .functor OR 1, L_0x17393a0/0/0, L_0x17393a0/0/4, C4<0>, C4<0>;
L_0x17393a0 .delay 1 (160,160,160) L_0x17393a0/d;
v0x1635900_0 .net "a", 0 0, L_0x1739790;  1 drivers
v0x16359c0_0 .net "addSub", 0 0, L_0x1737a70;  1 drivers
v0x1635a90_0 .net "andRes", 0 0, L_0x1736d00;  1 drivers
v0x1635b60_0 .net "b", 0 0, L_0x17398f0;  1 drivers
v0x1635c30_0 .net "carryIn", 0 0, L_0x17243e0;  1 drivers
v0x1635cd0_0 .net "carryOut", 0 0, L_0x1737f50;  1 drivers
v0x1635da0_0 .net "initialResult", 0 0, L_0x17393a0;  1 drivers
v0x1635e40_0 .net "isAdd", 0 0, L_0x1738520;  1 drivers
v0x1635ee0_0 .net "isAnd", 0 0, L_0x1738c90;  1 drivers
v0x1636010_0 .net "isNand", 0 0, L_0x1738e70;  1 drivers
v0x16360b0_0 .net "isNor", 0 0, L_0x1738c20;  1 drivers
v0x1636150_0 .net "isOr", 0 0, L_0x17391d0;  1 drivers
v0x1636210_0 .net "isSLT", 0 0, L_0x1738ac0;  1 drivers
v0x16362d0_0 .net "isSub", 0 0, L_0x17386d0;  1 drivers
v0x1636390_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1636430_0 .net "isXor", 0 0, L_0x17388e0;  1 drivers
v0x16364f0_0 .net "nandRes", 0 0, L_0x17372f0;  1 drivers
v0x16366a0_0 .net "norRes", 0 0, L_0x17375e0;  1 drivers
v0x1636740_0 .net "orRes", 0 0, L_0x1737450;  1 drivers
v0x16367e0_0 .net "s0", 0 0, L_0x1737180;  1 drivers
v0x1636880_0 .net "s0inv", 0 0, L_0x1738150;  1 drivers
v0x1636940_0 .net "s1", 0 0, L_0x1724660;  1 drivers
v0x1636a00_0 .net "s1inv", 0 0, L_0x17382b0;  1 drivers
v0x1636ac0_0 .net "s2", 0 0, L_0x1739fb0;  1 drivers
v0x1636b80_0 .net "s2inv", 0 0, L_0x1738370;  1 drivers
v0x1636c40_0 .net "xorRes", 0 0, L_0x17376a0;  1 drivers
S_0x1634d00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1634a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1737800/d .functor XOR 1, L_0x17398f0, L_0x17680a0, C4<0>, C4<0>;
L_0x1737800 .delay 1 (40,40,40) L_0x1737800/d;
L_0x17378c0/d .functor XOR 1, L_0x1739790, L_0x1737800, C4<0>, C4<0>;
L_0x17378c0 .delay 1 (40,40,40) L_0x17378c0/d;
L_0x1737a70/d .functor XOR 1, L_0x17378c0, L_0x17243e0, C4<0>, C4<0>;
L_0x1737a70 .delay 1 (40,40,40) L_0x1737a70/d;
L_0x1737c70/d .functor AND 1, L_0x1739790, L_0x1737800, C4<1>, C4<1>;
L_0x1737c70 .delay 1 (40,40,40) L_0x1737c70/d;
L_0x1737ee0/d .functor AND 1, L_0x17378c0, L_0x17243e0, C4<1>, C4<1>;
L_0x1737ee0 .delay 1 (40,40,40) L_0x1737ee0/d;
L_0x1737f50/d .functor OR 1, L_0x1737c70, L_0x1737ee0, C4<0>, C4<0>;
L_0x1737f50 .delay 1 (40,40,40) L_0x1737f50/d;
v0x1634f90_0 .net "AandB", 0 0, L_0x1737c70;  1 drivers
v0x1635070_0 .net "BxorSub", 0 0, L_0x1737800;  1 drivers
v0x1635130_0 .net "a", 0 0, L_0x1739790;  alias, 1 drivers
v0x1635200_0 .net "b", 0 0, L_0x17398f0;  alias, 1 drivers
v0x16352c0_0 .net "carryin", 0 0, L_0x17243e0;  alias, 1 drivers
v0x16353d0_0 .net "carryout", 0 0, L_0x1737f50;  alias, 1 drivers
v0x1635490_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1635530_0 .net "res", 0 0, L_0x1737a70;  alias, 1 drivers
v0x16355f0_0 .net "xAorB", 0 0, L_0x17378c0;  1 drivers
v0x1635740_0 .net "xAorBandCin", 0 0, L_0x1737ee0;  1 drivers
S_0x1636e20 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1623990 .param/l "i" 0 4 165, +C4<010000>;
S_0x1637140 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1636e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1739830/d .functor AND 1, L_0x173c480, L_0x173c5e0, C4<1>, C4<1>;
L_0x1739830 .delay 1 (40,40,40) L_0x1739830/d;
L_0x1739cb0/d .functor NAND 1, L_0x173c480, L_0x173c5e0, C4<1>, C4<1>;
L_0x1739cb0 .delay 1 (20,20,20) L_0x1739cb0/d;
L_0x1739e10/d .functor OR 1, L_0x173c480, L_0x173c5e0, C4<0>, C4<0>;
L_0x1739e10 .delay 1 (40,40,40) L_0x1739e10/d;
L_0x173a360/d .functor NOR 1, L_0x173c480, L_0x173c5e0, C4<0>, C4<0>;
L_0x173a360 .delay 1 (20,20,20) L_0x173a360/d;
L_0x173a420/d .functor XOR 1, L_0x173c480, L_0x173c5e0, C4<0>, C4<0>;
L_0x173a420 .delay 1 (40,40,40) L_0x173a420/d;
L_0x173ae80/d .functor NOT 1, L_0x173a0e0, C4<0>, C4<0>, C4<0>;
L_0x173ae80 .delay 1 (10,10,10) L_0x173ae80/d;
L_0x173afe0/d .functor NOT 1, L_0x173a180, C4<0>, C4<0>, C4<0>;
L_0x173afe0 .delay 1 (10,10,10) L_0x173afe0/d;
L_0x173b0a0/d .functor NOT 1, L_0x173a220, C4<0>, C4<0>, C4<0>;
L_0x173b0a0 .delay 1 (10,10,10) L_0x173b0a0/d;
L_0x173b250/d .functor AND 1, L_0x173a7a0, L_0x173ae80, L_0x173afe0, L_0x173b0a0;
L_0x173b250 .delay 1 (80,80,80) L_0x173b250/d;
L_0x173b400/d .functor AND 1, L_0x173a7a0, L_0x173a0e0, L_0x173afe0, L_0x173b0a0;
L_0x173b400 .delay 1 (80,80,80) L_0x173b400/d;
L_0x173b5b0/d .functor AND 1, L_0x173a420, L_0x173ae80, L_0x173a180, L_0x173b0a0;
L_0x173b5b0 .delay 1 (80,80,80) L_0x173b5b0/d;
L_0x173b7a0/d .functor AND 1, L_0x173a7a0, L_0x173a0e0, L_0x173a180, L_0x173b0a0;
L_0x173b7a0 .delay 1 (80,80,80) L_0x173b7a0/d;
L_0x173b8d0/d .functor AND 1, L_0x1739830, L_0x173ae80, L_0x173afe0, L_0x173a220;
L_0x173b8d0 .delay 1 (80,80,80) L_0x173b8d0/d;
L_0x173bb30/d .functor AND 1, L_0x1739cb0, L_0x173a0e0, L_0x173afe0, L_0x173a220;
L_0x173bb30 .delay 1 (80,80,80) L_0x173bb30/d;
L_0x173b860/d .functor AND 1, L_0x173a360, L_0x173ae80, L_0x173a180, L_0x173a220;
L_0x173b860 .delay 1 (80,80,80) L_0x173b860/d;
L_0x173bec0/d .functor AND 1, L_0x1739e10, L_0x173a0e0, L_0x173a180, L_0x173a220;
L_0x173bec0 .delay 1 (80,80,80) L_0x173bec0/d;
L_0x173c090/0/0 .functor OR 1, L_0x173b250, L_0x173b400, L_0x173b5b0, L_0x173b8d0;
L_0x173c090/0/4 .functor OR 1, L_0x173bb30, L_0x173b860, L_0x173bec0, L_0x173b7a0;
L_0x173c090/d .functor OR 1, L_0x173c090/0/0, L_0x173c090/0/4, C4<0>, C4<0>;
L_0x173c090 .delay 1 (160,160,160) L_0x173c090/d;
v0x1638200_0 .net "a", 0 0, L_0x173c480;  1 drivers
v0x16382f0_0 .net "addSub", 0 0, L_0x173a7a0;  1 drivers
v0x16383c0_0 .net "andRes", 0 0, L_0x1739830;  1 drivers
v0x1638490_0 .net "b", 0 0, L_0x173c5e0;  1 drivers
v0x1638560_0 .net "carryIn", 0 0, L_0x1739f10;  1 drivers
v0x1638600_0 .net "carryOut", 0 0, L_0x173ac80;  1 drivers
v0x16386d0_0 .net "initialResult", 0 0, L_0x173c090;  1 drivers
v0x1638770_0 .net "isAdd", 0 0, L_0x173b250;  1 drivers
v0x1638810_0 .net "isAnd", 0 0, L_0x173b8d0;  1 drivers
v0x1638940_0 .net "isNand", 0 0, L_0x173bb30;  1 drivers
v0x16389e0_0 .net "isNor", 0 0, L_0x173b860;  1 drivers
v0x1638a80_0 .net "isOr", 0 0, L_0x173bec0;  1 drivers
v0x1638b40_0 .net "isSLT", 0 0, L_0x173b7a0;  1 drivers
v0x1638c00_0 .net "isSub", 0 0, L_0x173b400;  1 drivers
v0x1638cc0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1638d60_0 .net "isXor", 0 0, L_0x173b5b0;  1 drivers
v0x1638e20_0 .net "nandRes", 0 0, L_0x1739cb0;  1 drivers
v0x1638fd0_0 .net "norRes", 0 0, L_0x173a360;  1 drivers
v0x1639070_0 .net "orRes", 0 0, L_0x1739e10;  1 drivers
v0x1639110_0 .net "s0", 0 0, L_0x173a0e0;  1 drivers
v0x16391b0_0 .net "s0inv", 0 0, L_0x173ae80;  1 drivers
v0x1639270_0 .net "s1", 0 0, L_0x173a180;  1 drivers
v0x1639330_0 .net "s1inv", 0 0, L_0x173afe0;  1 drivers
v0x16393f0_0 .net "s2", 0 0, L_0x173a220;  1 drivers
v0x16394b0_0 .net "s2inv", 0 0, L_0x173b0a0;  1 drivers
v0x1639570_0 .net "xorRes", 0 0, L_0x173a420;  1 drivers
S_0x1637440 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1637140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x173a580/d .functor XOR 1, L_0x173c5e0, L_0x17680a0, C4<0>, C4<0>;
L_0x173a580 .delay 1 (40,40,40) L_0x173a580/d;
L_0x173a640/d .functor XOR 1, L_0x173c480, L_0x173a580, C4<0>, C4<0>;
L_0x173a640 .delay 1 (40,40,40) L_0x173a640/d;
L_0x173a7a0/d .functor XOR 1, L_0x173a640, L_0x1739f10, C4<0>, C4<0>;
L_0x173a7a0 .delay 1 (40,40,40) L_0x173a7a0/d;
L_0x173a9a0/d .functor AND 1, L_0x173c480, L_0x173a580, C4<1>, C4<1>;
L_0x173a9a0 .delay 1 (40,40,40) L_0x173a9a0/d;
L_0x173ac10/d .functor AND 1, L_0x173a640, L_0x1739f10, C4<1>, C4<1>;
L_0x173ac10 .delay 1 (40,40,40) L_0x173ac10/d;
L_0x173ac80/d .functor OR 1, L_0x173a9a0, L_0x173ac10, C4<0>, C4<0>;
L_0x173ac80 .delay 1 (40,40,40) L_0x173ac80/d;
v0x16376b0_0 .net "AandB", 0 0, L_0x173a9a0;  1 drivers
v0x1637790_0 .net "BxorSub", 0 0, L_0x173a580;  1 drivers
v0x1637850_0 .net "a", 0 0, L_0x173c480;  alias, 1 drivers
v0x1637920_0 .net "b", 0 0, L_0x173c5e0;  alias, 1 drivers
v0x16379e0_0 .net "carryin", 0 0, L_0x1739f10;  alias, 1 drivers
v0x1637af0_0 .net "carryout", 0 0, L_0x173ac80;  alias, 1 drivers
v0x1637bb0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16245c0_0 .net "res", 0 0, L_0x173a7a0;  alias, 1 drivers
v0x1624680_0 .net "xAorB", 0 0, L_0x173a640;  1 drivers
v0x1638060_0 .net "xAorBandCin", 0 0, L_0x173ac10;  1 drivers
S_0x1639750 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1639910 .param/l "i" 0 4 165, +C4<010001>;
S_0x16399d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1639750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x173c520/d .functor AND 1, L_0x173eee0, L_0x173f040, C4<1>, C4<1>;
L_0x173c520 .delay 1 (40,40,40) L_0x173c520/d;
L_0x173cad0/d .functor NAND 1, L_0x173eee0, L_0x173f040, C4<1>, C4<1>;
L_0x173cad0 .delay 1 (20,20,20) L_0x173cad0/d;
L_0x173cc30/d .functor OR 1, L_0x173eee0, L_0x173f040, C4<0>, C4<0>;
L_0x173cc30 .delay 1 (40,40,40) L_0x173cc30/d;
L_0x173cdc0/d .functor NOR 1, L_0x173eee0, L_0x173f040, C4<0>, C4<0>;
L_0x173cdc0 .delay 1 (20,20,20) L_0x173cdc0/d;
L_0x173ce80/d .functor XOR 1, L_0x173eee0, L_0x173f040, C4<0>, C4<0>;
L_0x173ce80 .delay 1 (40,40,40) L_0x173ce80/d;
L_0x173d8e0/d .functor NOT 1, L_0x173c830, C4<0>, C4<0>, C4<0>;
L_0x173d8e0 .delay 1 (10,10,10) L_0x173d8e0/d;
L_0x173da40/d .functor NOT 1, L_0x173c8d0, C4<0>, C4<0>, C4<0>;
L_0x173da40 .delay 1 (10,10,10) L_0x173da40/d;
L_0x173db00/d .functor NOT 1, L_0x173c970, C4<0>, C4<0>, C4<0>;
L_0x173db00 .delay 1 (10,10,10) L_0x173db00/d;
L_0x173dcb0/d .functor AND 1, L_0x173d200, L_0x173d8e0, L_0x173da40, L_0x173db00;
L_0x173dcb0 .delay 1 (80,80,80) L_0x173dcb0/d;
L_0x173de60/d .functor AND 1, L_0x173d200, L_0x173c830, L_0x173da40, L_0x173db00;
L_0x173de60 .delay 1 (80,80,80) L_0x173de60/d;
L_0x173e010/d .functor AND 1, L_0x173ce80, L_0x173d8e0, L_0x173c8d0, L_0x173db00;
L_0x173e010 .delay 1 (80,80,80) L_0x173e010/d;
L_0x173e200/d .functor AND 1, L_0x173d200, L_0x173c830, L_0x173c8d0, L_0x173db00;
L_0x173e200 .delay 1 (80,80,80) L_0x173e200/d;
L_0x173e330/d .functor AND 1, L_0x173c520, L_0x173d8e0, L_0x173da40, L_0x173c970;
L_0x173e330 .delay 1 (80,80,80) L_0x173e330/d;
L_0x173e590/d .functor AND 1, L_0x173cad0, L_0x173c830, L_0x173da40, L_0x173c970;
L_0x173e590 .delay 1 (80,80,80) L_0x173e590/d;
L_0x173e2c0/d .functor AND 1, L_0x173cdc0, L_0x173d8e0, L_0x173c8d0, L_0x173c970;
L_0x173e2c0 .delay 1 (80,80,80) L_0x173e2c0/d;
L_0x173e920/d .functor AND 1, L_0x173cc30, L_0x173c830, L_0x173c8d0, L_0x173c970;
L_0x173e920 .delay 1 (80,80,80) L_0x173e920/d;
L_0x173eaf0/0/0 .functor OR 1, L_0x173dcb0, L_0x173de60, L_0x173e010, L_0x173e330;
L_0x173eaf0/0/4 .functor OR 1, L_0x173e590, L_0x173e2c0, L_0x173e920, L_0x173e200;
L_0x173eaf0/d .functor OR 1, L_0x173eaf0/0/0, L_0x173eaf0/0/4, C4<0>, C4<0>;
L_0x173eaf0 .delay 1 (160,160,160) L_0x173eaf0/d;
v0x163a8d0_0 .net "a", 0 0, L_0x173eee0;  1 drivers
v0x163a990_0 .net "addSub", 0 0, L_0x173d200;  1 drivers
v0x163aa60_0 .net "andRes", 0 0, L_0x173c520;  1 drivers
v0x163ab30_0 .net "b", 0 0, L_0x173f040;  1 drivers
v0x163ac00_0 .net "carryIn", 0 0, L_0x173c790;  1 drivers
v0x163aca0_0 .net "carryOut", 0 0, L_0x173d6e0;  1 drivers
v0x163ad70_0 .net "initialResult", 0 0, L_0x173eaf0;  1 drivers
v0x163ae10_0 .net "isAdd", 0 0, L_0x173dcb0;  1 drivers
v0x163aeb0_0 .net "isAnd", 0 0, L_0x173e330;  1 drivers
v0x163afe0_0 .net "isNand", 0 0, L_0x173e590;  1 drivers
v0x163b080_0 .net "isNor", 0 0, L_0x173e2c0;  1 drivers
v0x163b120_0 .net "isOr", 0 0, L_0x173e920;  1 drivers
v0x163b1e0_0 .net "isSLT", 0 0, L_0x173e200;  1 drivers
v0x163b2a0_0 .net "isSub", 0 0, L_0x173de60;  1 drivers
v0x163b360_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x163b400_0 .net "isXor", 0 0, L_0x173e010;  1 drivers
v0x163b4c0_0 .net "nandRes", 0 0, L_0x173cad0;  1 drivers
v0x163b670_0 .net "norRes", 0 0, L_0x173cdc0;  1 drivers
v0x163b710_0 .net "orRes", 0 0, L_0x173cc30;  1 drivers
v0x163b7b0_0 .net "s0", 0 0, L_0x173c830;  1 drivers
v0x163b850_0 .net "s0inv", 0 0, L_0x173d8e0;  1 drivers
v0x163b910_0 .net "s1", 0 0, L_0x173c8d0;  1 drivers
v0x163b9d0_0 .net "s1inv", 0 0, L_0x173da40;  1 drivers
v0x163ba90_0 .net "s2", 0 0, L_0x173c970;  1 drivers
v0x163bb50_0 .net "s2inv", 0 0, L_0x173db00;  1 drivers
v0x163bc10_0 .net "xorRes", 0 0, L_0x173ce80;  1 drivers
S_0x1639cd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16399d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x173cfe0/d .functor XOR 1, L_0x173f040, L_0x17680a0, C4<0>, C4<0>;
L_0x173cfe0 .delay 1 (40,40,40) L_0x173cfe0/d;
L_0x173d0a0/d .functor XOR 1, L_0x173eee0, L_0x173cfe0, C4<0>, C4<0>;
L_0x173d0a0 .delay 1 (40,40,40) L_0x173d0a0/d;
L_0x173d200/d .functor XOR 1, L_0x173d0a0, L_0x173c790, C4<0>, C4<0>;
L_0x173d200 .delay 1 (40,40,40) L_0x173d200/d;
L_0x173d400/d .functor AND 1, L_0x173eee0, L_0x173cfe0, C4<1>, C4<1>;
L_0x173d400 .delay 1 (40,40,40) L_0x173d400/d;
L_0x173d670/d .functor AND 1, L_0x173d0a0, L_0x173c790, C4<1>, C4<1>;
L_0x173d670 .delay 1 (40,40,40) L_0x173d670/d;
L_0x173d6e0/d .functor OR 1, L_0x173d400, L_0x173d670, C4<0>, C4<0>;
L_0x173d6e0 .delay 1 (40,40,40) L_0x173d6e0/d;
v0x1639f60_0 .net "AandB", 0 0, L_0x173d400;  1 drivers
v0x163a040_0 .net "BxorSub", 0 0, L_0x173cfe0;  1 drivers
v0x163a100_0 .net "a", 0 0, L_0x173eee0;  alias, 1 drivers
v0x163a1d0_0 .net "b", 0 0, L_0x173f040;  alias, 1 drivers
v0x163a290_0 .net "carryin", 0 0, L_0x173c790;  alias, 1 drivers
v0x163a3a0_0 .net "carryout", 0 0, L_0x173d6e0;  alias, 1 drivers
v0x163a460_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x163a500_0 .net "res", 0 0, L_0x173d200;  alias, 1 drivers
v0x163a5c0_0 .net "xAorB", 0 0, L_0x173d0a0;  1 drivers
v0x163a710_0 .net "xAorBandCin", 0 0, L_0x173d670;  1 drivers
S_0x163bdf0 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x163bfb0 .param/l "i" 0 4 165, +C4<010010>;
S_0x163c070 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x163bdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x173ef80/d .functor AND 1, L_0x1741970, L_0x1741ad0, C4<1>, C4<1>;
L_0x173ef80 .delay 1 (40,40,40) L_0x173ef80/d;
L_0x173f560/d .functor NAND 1, L_0x1741970, L_0x1741ad0, C4<1>, C4<1>;
L_0x173f560 .delay 1 (20,20,20) L_0x173f560/d;
L_0x173f6c0/d .functor OR 1, L_0x1741970, L_0x1741ad0, C4<0>, C4<0>;
L_0x173f6c0 .delay 1 (40,40,40) L_0x173f6c0/d;
L_0x173f850/d .functor NOR 1, L_0x1741970, L_0x1741ad0, C4<0>, C4<0>;
L_0x173f850 .delay 1 (20,20,20) L_0x173f850/d;
L_0x173f910/d .functor XOR 1, L_0x1741970, L_0x1741ad0, C4<0>, C4<0>;
L_0x173f910 .delay 1 (40,40,40) L_0x173f910/d;
L_0x1740370/d .functor NOT 1, L_0x173f290, C4<0>, C4<0>, C4<0>;
L_0x1740370 .delay 1 (10,10,10) L_0x1740370/d;
L_0x17404d0/d .functor NOT 1, L_0x173f330, C4<0>, C4<0>, C4<0>;
L_0x17404d0 .delay 1 (10,10,10) L_0x17404d0/d;
L_0x1740590/d .functor NOT 1, L_0x173f3d0, C4<0>, C4<0>, C4<0>;
L_0x1740590 .delay 1 (10,10,10) L_0x1740590/d;
L_0x1740740/d .functor AND 1, L_0x173fc90, L_0x1740370, L_0x17404d0, L_0x1740590;
L_0x1740740 .delay 1 (80,80,80) L_0x1740740/d;
L_0x17408f0/d .functor AND 1, L_0x173fc90, L_0x173f290, L_0x17404d0, L_0x1740590;
L_0x17408f0 .delay 1 (80,80,80) L_0x17408f0/d;
L_0x1740aa0/d .functor AND 1, L_0x173f910, L_0x1740370, L_0x173f330, L_0x1740590;
L_0x1740aa0 .delay 1 (80,80,80) L_0x1740aa0/d;
L_0x1740c90/d .functor AND 1, L_0x173fc90, L_0x173f290, L_0x173f330, L_0x1740590;
L_0x1740c90 .delay 1 (80,80,80) L_0x1740c90/d;
L_0x1740dc0/d .functor AND 1, L_0x173ef80, L_0x1740370, L_0x17404d0, L_0x173f3d0;
L_0x1740dc0 .delay 1 (80,80,80) L_0x1740dc0/d;
L_0x1741020/d .functor AND 1, L_0x173f560, L_0x173f290, L_0x17404d0, L_0x173f3d0;
L_0x1741020 .delay 1 (80,80,80) L_0x1741020/d;
L_0x1740d50/d .functor AND 1, L_0x173f850, L_0x1740370, L_0x173f330, L_0x173f3d0;
L_0x1740d50 .delay 1 (80,80,80) L_0x1740d50/d;
L_0x17413b0/d .functor AND 1, L_0x173f6c0, L_0x173f290, L_0x173f330, L_0x173f3d0;
L_0x17413b0 .delay 1 (80,80,80) L_0x17413b0/d;
L_0x1741580/0/0 .functor OR 1, L_0x1740740, L_0x17408f0, L_0x1740aa0, L_0x1740dc0;
L_0x1741580/0/4 .functor OR 1, L_0x1741020, L_0x1740d50, L_0x17413b0, L_0x1740c90;
L_0x1741580/d .functor OR 1, L_0x1741580/0/0, L_0x1741580/0/4, C4<0>, C4<0>;
L_0x1741580 .delay 1 (160,160,160) L_0x1741580/d;
v0x163cf70_0 .net "a", 0 0, L_0x1741970;  1 drivers
v0x163d030_0 .net "addSub", 0 0, L_0x173fc90;  1 drivers
v0x163d100_0 .net "andRes", 0 0, L_0x173ef80;  1 drivers
v0x163d1d0_0 .net "b", 0 0, L_0x1741ad0;  1 drivers
v0x163d2a0_0 .net "carryIn", 0 0, L_0x173f1f0;  1 drivers
v0x163d340_0 .net "carryOut", 0 0, L_0x1740170;  1 drivers
v0x163d410_0 .net "initialResult", 0 0, L_0x1741580;  1 drivers
v0x163d4b0_0 .net "isAdd", 0 0, L_0x1740740;  1 drivers
v0x163d550_0 .net "isAnd", 0 0, L_0x1740dc0;  1 drivers
v0x163d680_0 .net "isNand", 0 0, L_0x1741020;  1 drivers
v0x163d720_0 .net "isNor", 0 0, L_0x1740d50;  1 drivers
v0x163d7c0_0 .net "isOr", 0 0, L_0x17413b0;  1 drivers
v0x163d880_0 .net "isSLT", 0 0, L_0x1740c90;  1 drivers
v0x163d940_0 .net "isSub", 0 0, L_0x17408f0;  1 drivers
v0x163da00_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x163daa0_0 .net "isXor", 0 0, L_0x1740aa0;  1 drivers
v0x163db60_0 .net "nandRes", 0 0, L_0x173f560;  1 drivers
v0x163dd10_0 .net "norRes", 0 0, L_0x173f850;  1 drivers
v0x163ddb0_0 .net "orRes", 0 0, L_0x173f6c0;  1 drivers
v0x163de50_0 .net "s0", 0 0, L_0x173f290;  1 drivers
v0x163def0_0 .net "s0inv", 0 0, L_0x1740370;  1 drivers
v0x163dfb0_0 .net "s1", 0 0, L_0x173f330;  1 drivers
v0x163e070_0 .net "s1inv", 0 0, L_0x17404d0;  1 drivers
v0x163e130_0 .net "s2", 0 0, L_0x173f3d0;  1 drivers
v0x163e1f0_0 .net "s2inv", 0 0, L_0x1740590;  1 drivers
v0x163e2b0_0 .net "xorRes", 0 0, L_0x173f910;  1 drivers
S_0x163c370 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x163c070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x173fa70/d .functor XOR 1, L_0x1741ad0, L_0x17680a0, C4<0>, C4<0>;
L_0x173fa70 .delay 1 (40,40,40) L_0x173fa70/d;
L_0x173fb30/d .functor XOR 1, L_0x1741970, L_0x173fa70, C4<0>, C4<0>;
L_0x173fb30 .delay 1 (40,40,40) L_0x173fb30/d;
L_0x173fc90/d .functor XOR 1, L_0x173fb30, L_0x173f1f0, C4<0>, C4<0>;
L_0x173fc90 .delay 1 (40,40,40) L_0x173fc90/d;
L_0x173fe90/d .functor AND 1, L_0x1741970, L_0x173fa70, C4<1>, C4<1>;
L_0x173fe90 .delay 1 (40,40,40) L_0x173fe90/d;
L_0x1740100/d .functor AND 1, L_0x173fb30, L_0x173f1f0, C4<1>, C4<1>;
L_0x1740100 .delay 1 (40,40,40) L_0x1740100/d;
L_0x1740170/d .functor OR 1, L_0x173fe90, L_0x1740100, C4<0>, C4<0>;
L_0x1740170 .delay 1 (40,40,40) L_0x1740170/d;
v0x163c600_0 .net "AandB", 0 0, L_0x173fe90;  1 drivers
v0x163c6e0_0 .net "BxorSub", 0 0, L_0x173fa70;  1 drivers
v0x163c7a0_0 .net "a", 0 0, L_0x1741970;  alias, 1 drivers
v0x163c870_0 .net "b", 0 0, L_0x1741ad0;  alias, 1 drivers
v0x163c930_0 .net "carryin", 0 0, L_0x173f1f0;  alias, 1 drivers
v0x163ca40_0 .net "carryout", 0 0, L_0x1740170;  alias, 1 drivers
v0x163cb00_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x163cba0_0 .net "res", 0 0, L_0x173fc90;  alias, 1 drivers
v0x163cc60_0 .net "xAorB", 0 0, L_0x173fb30;  1 drivers
v0x163cdb0_0 .net "xAorBandCin", 0 0, L_0x1740100;  1 drivers
S_0x163e490 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x163e650 .param/l "i" 0 4 165, +C4<010011>;
S_0x163e710 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x163e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1741a10/d .functor AND 1, L_0x17443d0, L_0x1744530, C4<1>, C4<1>;
L_0x1741a10 .delay 1 (40,40,40) L_0x1741a10/d;
L_0x1742020/d .functor NAND 1, L_0x17443d0, L_0x1744530, C4<1>, C4<1>;
L_0x1742020 .delay 1 (20,20,20) L_0x1742020/d;
L_0x17420e0/d .functor OR 1, L_0x17443d0, L_0x1744530, C4<0>, C4<0>;
L_0x17420e0 .delay 1 (40,40,40) L_0x17420e0/d;
L_0x17422d0/d .functor NOR 1, L_0x17443d0, L_0x1744530, C4<0>, C4<0>;
L_0x17422d0 .delay 1 (20,20,20) L_0x17422d0/d;
L_0x1742390/d .functor XOR 1, L_0x17443d0, L_0x1744530, C4<0>, C4<0>;
L_0x1742390 .delay 1 (40,40,40) L_0x1742390/d;
L_0x1742dd0/d .functor NOT 1, L_0x1741d20, C4<0>, C4<0>, C4<0>;
L_0x1742dd0 .delay 1 (10,10,10) L_0x1742dd0/d;
L_0x1742f30/d .functor NOT 1, L_0x1741dc0, C4<0>, C4<0>, C4<0>;
L_0x1742f30 .delay 1 (10,10,10) L_0x1742f30/d;
L_0x1742ff0/d .functor NOT 1, L_0x1741e60, C4<0>, C4<0>, C4<0>;
L_0x1742ff0 .delay 1 (10,10,10) L_0x1742ff0/d;
L_0x17431a0/d .functor AND 1, L_0x1742710, L_0x1742dd0, L_0x1742f30, L_0x1742ff0;
L_0x17431a0 .delay 1 (80,80,80) L_0x17431a0/d;
L_0x1743350/d .functor AND 1, L_0x1742710, L_0x1741d20, L_0x1742f30, L_0x1742ff0;
L_0x1743350 .delay 1 (80,80,80) L_0x1743350/d;
L_0x1743500/d .functor AND 1, L_0x1742390, L_0x1742dd0, L_0x1741dc0, L_0x1742ff0;
L_0x1743500 .delay 1 (80,80,80) L_0x1743500/d;
L_0x17436f0/d .functor AND 1, L_0x1742710, L_0x1741d20, L_0x1741dc0, L_0x1742ff0;
L_0x17436f0 .delay 1 (80,80,80) L_0x17436f0/d;
L_0x1743820/d .functor AND 1, L_0x1741a10, L_0x1742dd0, L_0x1742f30, L_0x1741e60;
L_0x1743820 .delay 1 (80,80,80) L_0x1743820/d;
L_0x1743a80/d .functor AND 1, L_0x1742020, L_0x1741d20, L_0x1742f30, L_0x1741e60;
L_0x1743a80 .delay 1 (80,80,80) L_0x1743a80/d;
L_0x17437b0/d .functor AND 1, L_0x17422d0, L_0x1742dd0, L_0x1741dc0, L_0x1741e60;
L_0x17437b0 .delay 1 (80,80,80) L_0x17437b0/d;
L_0x1743e10/d .functor AND 1, L_0x17420e0, L_0x1741d20, L_0x1741dc0, L_0x1741e60;
L_0x1743e10 .delay 1 (80,80,80) L_0x1743e10/d;
L_0x1743fe0/0/0 .functor OR 1, L_0x17431a0, L_0x1743350, L_0x1743500, L_0x1743820;
L_0x1743fe0/0/4 .functor OR 1, L_0x1743a80, L_0x17437b0, L_0x1743e10, L_0x17436f0;
L_0x1743fe0/d .functor OR 1, L_0x1743fe0/0/0, L_0x1743fe0/0/4, C4<0>, C4<0>;
L_0x1743fe0 .delay 1 (160,160,160) L_0x1743fe0/d;
v0x163f610_0 .net "a", 0 0, L_0x17443d0;  1 drivers
v0x163f6d0_0 .net "addSub", 0 0, L_0x1742710;  1 drivers
v0x163f7a0_0 .net "andRes", 0 0, L_0x1741a10;  1 drivers
v0x163f870_0 .net "b", 0 0, L_0x1744530;  1 drivers
v0x163f940_0 .net "carryIn", 0 0, L_0x1741c80;  1 drivers
v0x163f9e0_0 .net "carryOut", 0 0, L_0x1742bd0;  1 drivers
v0x163fab0_0 .net "initialResult", 0 0, L_0x1743fe0;  1 drivers
v0x163fb50_0 .net "isAdd", 0 0, L_0x17431a0;  1 drivers
v0x163fbf0_0 .net "isAnd", 0 0, L_0x1743820;  1 drivers
v0x163fd20_0 .net "isNand", 0 0, L_0x1743a80;  1 drivers
v0x163fdc0_0 .net "isNor", 0 0, L_0x17437b0;  1 drivers
v0x163fe60_0 .net "isOr", 0 0, L_0x1743e10;  1 drivers
v0x163ff20_0 .net "isSLT", 0 0, L_0x17436f0;  1 drivers
v0x163ffe0_0 .net "isSub", 0 0, L_0x1743350;  1 drivers
v0x16400a0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1640140_0 .net "isXor", 0 0, L_0x1743500;  1 drivers
v0x1640200_0 .net "nandRes", 0 0, L_0x1742020;  1 drivers
v0x16403b0_0 .net "norRes", 0 0, L_0x17422d0;  1 drivers
v0x1640450_0 .net "orRes", 0 0, L_0x17420e0;  1 drivers
v0x16404f0_0 .net "s0", 0 0, L_0x1741d20;  1 drivers
v0x1640590_0 .net "s0inv", 0 0, L_0x1742dd0;  1 drivers
v0x1640650_0 .net "s1", 0 0, L_0x1741dc0;  1 drivers
v0x1640710_0 .net "s1inv", 0 0, L_0x1742f30;  1 drivers
v0x16407d0_0 .net "s2", 0 0, L_0x1741e60;  1 drivers
v0x1640890_0 .net "s2inv", 0 0, L_0x1742ff0;  1 drivers
v0x1640950_0 .net "xorRes", 0 0, L_0x1742390;  1 drivers
S_0x163ea10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x163e710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17424f0/d .functor XOR 1, L_0x1744530, L_0x17680a0, C4<0>, C4<0>;
L_0x17424f0 .delay 1 (40,40,40) L_0x17424f0/d;
L_0x17425b0/d .functor XOR 1, L_0x17443d0, L_0x17424f0, C4<0>, C4<0>;
L_0x17425b0 .delay 1 (40,40,40) L_0x17425b0/d;
L_0x1742710/d .functor XOR 1, L_0x17425b0, L_0x1741c80, C4<0>, C4<0>;
L_0x1742710 .delay 1 (40,40,40) L_0x1742710/d;
L_0x1742910/d .functor AND 1, L_0x17443d0, L_0x17424f0, C4<1>, C4<1>;
L_0x1742910 .delay 1 (40,40,40) L_0x1742910/d;
L_0x1742150/d .functor AND 1, L_0x17425b0, L_0x1741c80, C4<1>, C4<1>;
L_0x1742150 .delay 1 (40,40,40) L_0x1742150/d;
L_0x1742bd0/d .functor OR 1, L_0x1742910, L_0x1742150, C4<0>, C4<0>;
L_0x1742bd0 .delay 1 (40,40,40) L_0x1742bd0/d;
v0x163eca0_0 .net "AandB", 0 0, L_0x1742910;  1 drivers
v0x163ed80_0 .net "BxorSub", 0 0, L_0x17424f0;  1 drivers
v0x163ee40_0 .net "a", 0 0, L_0x17443d0;  alias, 1 drivers
v0x163ef10_0 .net "b", 0 0, L_0x1744530;  alias, 1 drivers
v0x163efd0_0 .net "carryin", 0 0, L_0x1741c80;  alias, 1 drivers
v0x163f0e0_0 .net "carryout", 0 0, L_0x1742bd0;  alias, 1 drivers
v0x163f1a0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x163f240_0 .net "res", 0 0, L_0x1742710;  alias, 1 drivers
v0x163f300_0 .net "xAorB", 0 0, L_0x17425b0;  1 drivers
v0x163f450_0 .net "xAorBandCin", 0 0, L_0x1742150;  1 drivers
S_0x1640b30 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1640cf0 .param/l "i" 0 4 165, +C4<010100>;
S_0x1640db0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1640b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1744470/d .functor AND 1, L_0x1746e00, L_0x1746f60, C4<1>, C4<1>;
L_0x1744470 .delay 1 (40,40,40) L_0x1744470/d;
L_0x1744ab0/d .functor NAND 1, L_0x1746e00, L_0x1746f60, C4<1>, C4<1>;
L_0x1744ab0 .delay 1 (20,20,20) L_0x1744ab0/d;
L_0x1744b70/d .functor OR 1, L_0x1746e00, L_0x1746f60, C4<0>, C4<0>;
L_0x1744b70 .delay 1 (40,40,40) L_0x1744b70/d;
L_0x1744d60/d .functor NOR 1, L_0x1746e00, L_0x1746f60, C4<0>, C4<0>;
L_0x1744d60 .delay 1 (20,20,20) L_0x1744d60/d;
L_0x1744e20/d .functor XOR 1, L_0x1746e00, L_0x1746f60, C4<0>, C4<0>;
L_0x1744e20 .delay 1 (40,40,40) L_0x1744e20/d;
L_0x1745860/d .functor NOT 1, L_0x1744780, C4<0>, C4<0>, C4<0>;
L_0x1745860 .delay 1 (10,10,10) L_0x1745860/d;
L_0x17459c0/d .functor NOT 1, L_0x1744820, C4<0>, C4<0>, C4<0>;
L_0x17459c0 .delay 1 (10,10,10) L_0x17459c0/d;
L_0x1745a80/d .functor NOT 1, L_0x17448c0, C4<0>, C4<0>, C4<0>;
L_0x1745a80 .delay 1 (10,10,10) L_0x1745a80/d;
L_0x1745c30/d .functor AND 1, L_0x17451a0, L_0x1745860, L_0x17459c0, L_0x1745a80;
L_0x1745c30 .delay 1 (80,80,80) L_0x1745c30/d;
L_0x1745de0/d .functor AND 1, L_0x17451a0, L_0x1744780, L_0x17459c0, L_0x1745a80;
L_0x1745de0 .delay 1 (80,80,80) L_0x1745de0/d;
L_0x1745f90/d .functor AND 1, L_0x1744e20, L_0x1745860, L_0x1744820, L_0x1745a80;
L_0x1745f90 .delay 1 (80,80,80) L_0x1745f90/d;
L_0x1746180/d .functor AND 1, L_0x17451a0, L_0x1744780, L_0x1744820, L_0x1745a80;
L_0x1746180 .delay 1 (80,80,80) L_0x1746180/d;
L_0x17462b0/d .functor AND 1, L_0x1744470, L_0x1745860, L_0x17459c0, L_0x17448c0;
L_0x17462b0 .delay 1 (80,80,80) L_0x17462b0/d;
L_0x1746510/d .functor AND 1, L_0x1744ab0, L_0x1744780, L_0x17459c0, L_0x17448c0;
L_0x1746510 .delay 1 (80,80,80) L_0x1746510/d;
L_0x1746240/d .functor AND 1, L_0x1744d60, L_0x1745860, L_0x1744820, L_0x17448c0;
L_0x1746240 .delay 1 (80,80,80) L_0x1746240/d;
L_0x1746870/d .functor AND 1, L_0x1744b70, L_0x1744780, L_0x1744820, L_0x17448c0;
L_0x1746870 .delay 1 (80,80,80) L_0x1746870/d;
L_0x1746a10/0/0 .functor OR 1, L_0x1745c30, L_0x1745de0, L_0x1745f90, L_0x17462b0;
L_0x1746a10/0/4 .functor OR 1, L_0x1746510, L_0x1746240, L_0x1746870, L_0x1746180;
L_0x1746a10/d .functor OR 1, L_0x1746a10/0/0, L_0x1746a10/0/4, C4<0>, C4<0>;
L_0x1746a10 .delay 1 (160,160,160) L_0x1746a10/d;
v0x1641cb0_0 .net "a", 0 0, L_0x1746e00;  1 drivers
v0x1641d70_0 .net "addSub", 0 0, L_0x17451a0;  1 drivers
v0x1641e40_0 .net "andRes", 0 0, L_0x1744470;  1 drivers
v0x1641f10_0 .net "b", 0 0, L_0x1746f60;  1 drivers
v0x1641fe0_0 .net "carryIn", 0 0, L_0x17446e0;  1 drivers
v0x1642080_0 .net "carryOut", 0 0, L_0x1745660;  1 drivers
v0x1642150_0 .net "initialResult", 0 0, L_0x1746a10;  1 drivers
v0x16421f0_0 .net "isAdd", 0 0, L_0x1745c30;  1 drivers
v0x1642290_0 .net "isAnd", 0 0, L_0x17462b0;  1 drivers
v0x16423c0_0 .net "isNand", 0 0, L_0x1746510;  1 drivers
v0x1642460_0 .net "isNor", 0 0, L_0x1746240;  1 drivers
v0x1642500_0 .net "isOr", 0 0, L_0x1746870;  1 drivers
v0x16425c0_0 .net "isSLT", 0 0, L_0x1746180;  1 drivers
v0x1642680_0 .net "isSub", 0 0, L_0x1745de0;  1 drivers
v0x1642740_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16427e0_0 .net "isXor", 0 0, L_0x1745f90;  1 drivers
v0x16428a0_0 .net "nandRes", 0 0, L_0x1744ab0;  1 drivers
v0x1642a50_0 .net "norRes", 0 0, L_0x1744d60;  1 drivers
v0x1642af0_0 .net "orRes", 0 0, L_0x1744b70;  1 drivers
v0x1642b90_0 .net "s0", 0 0, L_0x1744780;  1 drivers
v0x1642c30_0 .net "s0inv", 0 0, L_0x1745860;  1 drivers
v0x1642cf0_0 .net "s1", 0 0, L_0x1744820;  1 drivers
v0x1642db0_0 .net "s1inv", 0 0, L_0x17459c0;  1 drivers
v0x1642e70_0 .net "s2", 0 0, L_0x17448c0;  1 drivers
v0x1642f30_0 .net "s2inv", 0 0, L_0x1745a80;  1 drivers
v0x1642ff0_0 .net "xorRes", 0 0, L_0x1744e20;  1 drivers
S_0x16410b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1640db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1744f80/d .functor XOR 1, L_0x1746f60, L_0x17680a0, C4<0>, C4<0>;
L_0x1744f80 .delay 1 (40,40,40) L_0x1744f80/d;
L_0x1745040/d .functor XOR 1, L_0x1746e00, L_0x1744f80, C4<0>, C4<0>;
L_0x1745040 .delay 1 (40,40,40) L_0x1745040/d;
L_0x17451a0/d .functor XOR 1, L_0x1745040, L_0x17446e0, C4<0>, C4<0>;
L_0x17451a0 .delay 1 (40,40,40) L_0x17451a0/d;
L_0x17453a0/d .functor AND 1, L_0x1746e00, L_0x1744f80, C4<1>, C4<1>;
L_0x17453a0 .delay 1 (40,40,40) L_0x17453a0/d;
L_0x1744be0/d .functor AND 1, L_0x1745040, L_0x17446e0, C4<1>, C4<1>;
L_0x1744be0 .delay 1 (40,40,40) L_0x1744be0/d;
L_0x1745660/d .functor OR 1, L_0x17453a0, L_0x1744be0, C4<0>, C4<0>;
L_0x1745660 .delay 1 (40,40,40) L_0x1745660/d;
v0x1641340_0 .net "AandB", 0 0, L_0x17453a0;  1 drivers
v0x1641420_0 .net "BxorSub", 0 0, L_0x1744f80;  1 drivers
v0x16414e0_0 .net "a", 0 0, L_0x1746e00;  alias, 1 drivers
v0x16415b0_0 .net "b", 0 0, L_0x1746f60;  alias, 1 drivers
v0x1641670_0 .net "carryin", 0 0, L_0x17446e0;  alias, 1 drivers
v0x1641780_0 .net "carryout", 0 0, L_0x1745660;  alias, 1 drivers
v0x1641840_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16418e0_0 .net "res", 0 0, L_0x17451a0;  alias, 1 drivers
v0x16419a0_0 .net "xAorB", 0 0, L_0x1745040;  1 drivers
v0x1641af0_0 .net "xAorBandCin", 0 0, L_0x1744be0;  1 drivers
S_0x16431d0 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1643390 .param/l "i" 0 4 165, +C4<010101>;
S_0x1643450 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16431d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1746ea0/d .functor AND 1, L_0x17497b0, L_0x1749910, C4<1>, C4<1>;
L_0x1746ea0 .delay 1 (40,40,40) L_0x1746ea0/d;
L_0x1736530/d .functor NAND 1, L_0x17497b0, L_0x1749910, C4<1>, C4<1>;
L_0x1736530 .delay 1 (20,20,20) L_0x1736530/d;
L_0x1747510/d .functor OR 1, L_0x17497b0, L_0x1749910, C4<0>, C4<0>;
L_0x1747510 .delay 1 (40,40,40) L_0x1747510/d;
L_0x17476a0/d .functor NOR 1, L_0x17497b0, L_0x1749910, C4<0>, C4<0>;
L_0x17476a0 .delay 1 (20,20,20) L_0x17476a0/d;
L_0x1747760/d .functor XOR 1, L_0x17497b0, L_0x1749910, C4<0>, C4<0>;
L_0x1747760 .delay 1 (40,40,40) L_0x1747760/d;
L_0x1748170/d .functor NOT 1, L_0x17471a0, C4<0>, C4<0>, C4<0>;
L_0x1748170 .delay 1 (10,10,10) L_0x1748170/d;
L_0x17482d0/d .functor NOT 1, L_0x1747240, C4<0>, C4<0>, C4<0>;
L_0x17482d0 .delay 1 (10,10,10) L_0x17482d0/d;
L_0x1748390/d .functor NOT 1, L_0x17472e0, C4<0>, C4<0>, C4<0>;
L_0x1748390 .delay 1 (10,10,10) L_0x1748390/d;
L_0x1748540/d .functor AND 1, L_0x1747a90, L_0x1748170, L_0x17482d0, L_0x1748390;
L_0x1748540 .delay 1 (80,80,80) L_0x1748540/d;
L_0x17486f0/d .functor AND 1, L_0x1747a90, L_0x17471a0, L_0x17482d0, L_0x1748390;
L_0x17486f0 .delay 1 (80,80,80) L_0x17486f0/d;
L_0x1748900/d .functor AND 1, L_0x1747760, L_0x1748170, L_0x1747240, L_0x1748390;
L_0x1748900 .delay 1 (80,80,80) L_0x1748900/d;
L_0x1748ae0/d .functor AND 1, L_0x1747a90, L_0x17471a0, L_0x1747240, L_0x1748390;
L_0x1748ae0 .delay 1 (80,80,80) L_0x1748ae0/d;
L_0x1748cb0/d .functor AND 1, L_0x1746ea0, L_0x1748170, L_0x17482d0, L_0x17472e0;
L_0x1748cb0 .delay 1 (80,80,80) L_0x1748cb0/d;
L_0x1748e90/d .functor AND 1, L_0x1736530, L_0x17471a0, L_0x17482d0, L_0x17472e0;
L_0x1748e90 .delay 1 (80,80,80) L_0x1748e90/d;
L_0x1748c40/d .functor AND 1, L_0x17476a0, L_0x1748170, L_0x1747240, L_0x17472e0;
L_0x1748c40 .delay 1 (80,80,80) L_0x1748c40/d;
L_0x1749220/d .functor AND 1, L_0x1747510, L_0x17471a0, L_0x1747240, L_0x17472e0;
L_0x1749220 .delay 1 (80,80,80) L_0x1749220/d;
L_0x17493c0/0/0 .functor OR 1, L_0x1748540, L_0x17486f0, L_0x1748900, L_0x1748cb0;
L_0x17493c0/0/4 .functor OR 1, L_0x1748e90, L_0x1748c40, L_0x1749220, L_0x1748ae0;
L_0x17493c0/d .functor OR 1, L_0x17493c0/0/0, L_0x17493c0/0/4, C4<0>, C4<0>;
L_0x17493c0 .delay 1 (160,160,160) L_0x17493c0/d;
v0x1644350_0 .net "a", 0 0, L_0x17497b0;  1 drivers
v0x1644410_0 .net "addSub", 0 0, L_0x1747a90;  1 drivers
v0x16444e0_0 .net "andRes", 0 0, L_0x1746ea0;  1 drivers
v0x16445b0_0 .net "b", 0 0, L_0x1749910;  1 drivers
v0x1644680_0 .net "carryIn", 0 0, L_0x17475d0;  1 drivers
v0x1644720_0 .net "carryOut", 0 0, L_0x1747f70;  1 drivers
v0x16447f0_0 .net "initialResult", 0 0, L_0x17493c0;  1 drivers
v0x1644890_0 .net "isAdd", 0 0, L_0x1748540;  1 drivers
v0x1644930_0 .net "isAnd", 0 0, L_0x1748cb0;  1 drivers
v0x1644a60_0 .net "isNand", 0 0, L_0x1748e90;  1 drivers
v0x1644b00_0 .net "isNor", 0 0, L_0x1748c40;  1 drivers
v0x1644ba0_0 .net "isOr", 0 0, L_0x1749220;  1 drivers
v0x1644c60_0 .net "isSLT", 0 0, L_0x1748ae0;  1 drivers
v0x1644d20_0 .net "isSub", 0 0, L_0x17486f0;  1 drivers
v0x1644de0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1644e80_0 .net "isXor", 0 0, L_0x1748900;  1 drivers
v0x1644f40_0 .net "nandRes", 0 0, L_0x1736530;  1 drivers
v0x16450f0_0 .net "norRes", 0 0, L_0x17476a0;  1 drivers
v0x1645190_0 .net "orRes", 0 0, L_0x1747510;  1 drivers
v0x1645230_0 .net "s0", 0 0, L_0x17471a0;  1 drivers
v0x16452d0_0 .net "s0inv", 0 0, L_0x1748170;  1 drivers
v0x1645390_0 .net "s1", 0 0, L_0x1747240;  1 drivers
v0x1645450_0 .net "s1inv", 0 0, L_0x17482d0;  1 drivers
v0x1645510_0 .net "s2", 0 0, L_0x17472e0;  1 drivers
v0x16455d0_0 .net "s2inv", 0 0, L_0x1748390;  1 drivers
v0x1645690_0 .net "xorRes", 0 0, L_0x1747760;  1 drivers
S_0x1643750 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1643450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17478c0/d .functor XOR 1, L_0x1749910, L_0x17680a0, C4<0>, C4<0>;
L_0x17478c0 .delay 1 (40,40,40) L_0x17478c0/d;
L_0x1747930/d .functor XOR 1, L_0x17497b0, L_0x17478c0, C4<0>, C4<0>;
L_0x1747930 .delay 1 (40,40,40) L_0x1747930/d;
L_0x1747a90/d .functor XOR 1, L_0x1747930, L_0x17475d0, C4<0>, C4<0>;
L_0x1747a90 .delay 1 (40,40,40) L_0x1747a90/d;
L_0x1747c90/d .functor AND 1, L_0x17497b0, L_0x17478c0, C4<1>, C4<1>;
L_0x1747c90 .delay 1 (40,40,40) L_0x1747c90/d;
L_0x1747f00/d .functor AND 1, L_0x1747930, L_0x17475d0, C4<1>, C4<1>;
L_0x1747f00 .delay 1 (40,40,40) L_0x1747f00/d;
L_0x1747f70/d .functor OR 1, L_0x1747c90, L_0x1747f00, C4<0>, C4<0>;
L_0x1747f70 .delay 1 (40,40,40) L_0x1747f70/d;
v0x16439e0_0 .net "AandB", 0 0, L_0x1747c90;  1 drivers
v0x1643ac0_0 .net "BxorSub", 0 0, L_0x17478c0;  1 drivers
v0x1643b80_0 .net "a", 0 0, L_0x17497b0;  alias, 1 drivers
v0x1643c50_0 .net "b", 0 0, L_0x1749910;  alias, 1 drivers
v0x1643d10_0 .net "carryin", 0 0, L_0x17475d0;  alias, 1 drivers
v0x1643e20_0 .net "carryout", 0 0, L_0x1747f70;  alias, 1 drivers
v0x1643ee0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1643f80_0 .net "res", 0 0, L_0x1747a90;  alias, 1 drivers
v0x1644040_0 .net "xAorB", 0 0, L_0x1747930;  1 drivers
v0x1644190_0 .net "xAorBandCin", 0 0, L_0x1747f00;  1 drivers
S_0x1645870 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1645a30 .param/l "i" 0 4 165, +C4<010110>;
S_0x1645af0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1645870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1749850/d .functor AND 1, L_0x174c610, L_0x174c770, C4<1>, C4<1>;
L_0x1749850 .delay 1 (40,40,40) L_0x1749850/d;
L_0x1749080/d .functor NAND 1, L_0x174c610, L_0x174c770, C4<1>, C4<1>;
L_0x1749080 .delay 1 (20,20,20) L_0x1749080/d;
L_0x1749ac0/d .functor OR 1, L_0x174c610, L_0x174c770, C4<0>, C4<0>;
L_0x1749ac0 .delay 1 (40,40,40) L_0x1749ac0/d;
L_0x1749cb0/d .functor NOR 1, L_0x174c610, L_0x174c770, C4<0>, C4<0>;
L_0x1749cb0 .delay 1 (20,20,20) L_0x1749cb0/d;
L_0x1749d20/d .functor XOR 1, L_0x174c610, L_0x174c770, C4<0>, C4<0>;
L_0x1749d20 .delay 1 (40,40,40) L_0x1749d20/d;
L_0x174afd0/d .functor NOT 1, L_0x174a780, C4<0>, C4<0>, C4<0>;
L_0x174afd0 .delay 1 (10,10,10) L_0x174afd0/d;
L_0x174b130/d .functor NOT 1, L_0x174a820, C4<0>, C4<0>, C4<0>;
L_0x174b130 .delay 1 (10,10,10) L_0x174b130/d;
L_0x174b1f0/d .functor NOT 1, L_0x174a8c0, C4<0>, C4<0>, C4<0>;
L_0x174b1f0 .delay 1 (10,10,10) L_0x174b1f0/d;
L_0x174b3a0/d .functor AND 1, L_0x172c940, L_0x174afd0, L_0x174b130, L_0x174b1f0;
L_0x174b3a0 .delay 1 (80,80,80) L_0x174b3a0/d;
L_0x174b550/d .functor AND 1, L_0x172c940, L_0x174a780, L_0x174b130, L_0x174b1f0;
L_0x174b550 .delay 1 (80,80,80) L_0x174b550/d;
L_0x174b760/d .functor AND 1, L_0x1749d20, L_0x174afd0, L_0x174a820, L_0x174b1f0;
L_0x174b760 .delay 1 (80,80,80) L_0x174b760/d;
L_0x174b940/d .functor AND 1, L_0x172c940, L_0x174a780, L_0x174a820, L_0x174b1f0;
L_0x174b940 .delay 1 (80,80,80) L_0x174b940/d;
L_0x174bb10/d .functor AND 1, L_0x1749850, L_0x174afd0, L_0x174b130, L_0x174a8c0;
L_0x174bb10 .delay 1 (80,80,80) L_0x174bb10/d;
L_0x174bcf0/d .functor AND 1, L_0x1749080, L_0x174a780, L_0x174b130, L_0x174a8c0;
L_0x174bcf0 .delay 1 (80,80,80) L_0x174bcf0/d;
L_0x174baa0/d .functor AND 1, L_0x1749cb0, L_0x174afd0, L_0x174a820, L_0x174a8c0;
L_0x174baa0 .delay 1 (80,80,80) L_0x174baa0/d;
L_0x174c080/d .functor AND 1, L_0x1749ac0, L_0x174a780, L_0x174a820, L_0x174a8c0;
L_0x174c080 .delay 1 (80,80,80) L_0x174c080/d;
L_0x174c220/0/0 .functor OR 1, L_0x174b3a0, L_0x174b550, L_0x174b760, L_0x174bb10;
L_0x174c220/0/4 .functor OR 1, L_0x174bcf0, L_0x174baa0, L_0x174c080, L_0x174b940;
L_0x174c220/d .functor OR 1, L_0x174c220/0/0, L_0x174c220/0/4, C4<0>, C4<0>;
L_0x174c220 .delay 1 (160,160,160) L_0x174c220/d;
v0x16469f0_0 .net "a", 0 0, L_0x174c610;  1 drivers
v0x1646ab0_0 .net "addSub", 0 0, L_0x172c940;  1 drivers
v0x1646b80_0 .net "andRes", 0 0, L_0x1749850;  1 drivers
v0x1646c50_0 .net "b", 0 0, L_0x174c770;  1 drivers
v0x1646d20_0 .net "carryIn", 0 0, L_0x174a6e0;  1 drivers
v0x1646dc0_0 .net "carryOut", 0 0, L_0x174add0;  1 drivers
v0x1646e90_0 .net "initialResult", 0 0, L_0x174c220;  1 drivers
v0x1646f30_0 .net "isAdd", 0 0, L_0x174b3a0;  1 drivers
v0x1646fd0_0 .net "isAnd", 0 0, L_0x174bb10;  1 drivers
v0x1647100_0 .net "isNand", 0 0, L_0x174bcf0;  1 drivers
v0x16471a0_0 .net "isNor", 0 0, L_0x174baa0;  1 drivers
v0x1647240_0 .net "isOr", 0 0, L_0x174c080;  1 drivers
v0x1647300_0 .net "isSLT", 0 0, L_0x174b940;  1 drivers
v0x16473c0_0 .net "isSub", 0 0, L_0x174b550;  1 drivers
v0x1647480_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1647520_0 .net "isXor", 0 0, L_0x174b760;  1 drivers
v0x16475e0_0 .net "nandRes", 0 0, L_0x1749080;  1 drivers
v0x1647790_0 .net "norRes", 0 0, L_0x1749cb0;  1 drivers
v0x1647830_0 .net "orRes", 0 0, L_0x1749ac0;  1 drivers
v0x16478d0_0 .net "s0", 0 0, L_0x174a780;  1 drivers
v0x1647970_0 .net "s0inv", 0 0, L_0x174afd0;  1 drivers
v0x1647a30_0 .net "s1", 0 0, L_0x174a820;  1 drivers
v0x1647af0_0 .net "s1inv", 0 0, L_0x174b130;  1 drivers
v0x1647bb0_0 .net "s2", 0 0, L_0x174a8c0;  1 drivers
v0x1647c70_0 .net "s2inv", 0 0, L_0x174b1f0;  1 drivers
v0x1647d30_0 .net "xorRes", 0 0, L_0x1749d20;  1 drivers
S_0x1645df0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1645af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1749d90/d .functor XOR 1, L_0x174c770, L_0x17680a0, C4<0>, C4<0>;
L_0x1749d90 .delay 1 (40,40,40) L_0x1749d90/d;
L_0x172c790/d .functor XOR 1, L_0x174c610, L_0x1749d90, C4<0>, C4<0>;
L_0x172c790 .delay 1 (40,40,40) L_0x172c790/d;
L_0x172c940/d .functor XOR 1, L_0x172c790, L_0x174a6e0, C4<0>, C4<0>;
L_0x172c940 .delay 1 (40,40,40) L_0x172c940/d;
L_0x174ab10/d .functor AND 1, L_0x174c610, L_0x1749d90, C4<1>, C4<1>;
L_0x174ab10 .delay 1 (40,40,40) L_0x174ab10/d;
L_0x1749b30/d .functor AND 1, L_0x172c790, L_0x174a6e0, C4<1>, C4<1>;
L_0x1749b30 .delay 1 (40,40,40) L_0x1749b30/d;
L_0x174add0/d .functor OR 1, L_0x174ab10, L_0x1749b30, C4<0>, C4<0>;
L_0x174add0 .delay 1 (40,40,40) L_0x174add0/d;
v0x1646080_0 .net "AandB", 0 0, L_0x174ab10;  1 drivers
v0x1646160_0 .net "BxorSub", 0 0, L_0x1749d90;  1 drivers
v0x1646220_0 .net "a", 0 0, L_0x174c610;  alias, 1 drivers
v0x16462f0_0 .net "b", 0 0, L_0x174c770;  alias, 1 drivers
v0x16463b0_0 .net "carryin", 0 0, L_0x174a6e0;  alias, 1 drivers
v0x16464c0_0 .net "carryout", 0 0, L_0x174add0;  alias, 1 drivers
v0x1646580_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1646620_0 .net "res", 0 0, L_0x172c940;  alias, 1 drivers
v0x16466e0_0 .net "xAorB", 0 0, L_0x172c790;  1 drivers
v0x1646830_0 .net "xAorBandCin", 0 0, L_0x1749b30;  1 drivers
S_0x1647f10 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x16480d0 .param/l "i" 0 4 165, +C4<010111>;
S_0x1648190 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1647f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x174c6b0/d .functor AND 1, L_0x174f020, L_0x174f180, C4<1>, C4<1>;
L_0x174c6b0 .delay 1 (40,40,40) L_0x174c6b0/d;
L_0x174aa00/d .functor NAND 1, L_0x174f020, L_0x174f180, C4<1>, C4<1>;
L_0x174aa00 .delay 1 (20,20,20) L_0x174aa00/d;
L_0x174cd80/d .functor OR 1, L_0x174f020, L_0x174f180, C4<0>, C4<0>;
L_0x174cd80 .delay 1 (40,40,40) L_0x174cd80/d;
L_0x174cf10/d .functor NOR 1, L_0x174f020, L_0x174f180, C4<0>, C4<0>;
L_0x174cf10 .delay 1 (20,20,20) L_0x174cf10/d;
L_0x174cfd0/d .functor XOR 1, L_0x174f020, L_0x174f180, C4<0>, C4<0>;
L_0x174cfd0 .delay 1 (40,40,40) L_0x174cfd0/d;
L_0x174d9e0/d .functor NOT 1, L_0x174c9b0, C4<0>, C4<0>, C4<0>;
L_0x174d9e0 .delay 1 (10,10,10) L_0x174d9e0/d;
L_0x174db40/d .functor NOT 1, L_0x174ca50, C4<0>, C4<0>, C4<0>;
L_0x174db40 .delay 1 (10,10,10) L_0x174db40/d;
L_0x174dc00/d .functor NOT 1, L_0x174caf0, C4<0>, C4<0>, C4<0>;
L_0x174dc00 .delay 1 (10,10,10) L_0x174dc00/d;
L_0x174ddb0/d .functor AND 1, L_0x174d300, L_0x174d9e0, L_0x174db40, L_0x174dc00;
L_0x174ddb0 .delay 1 (80,80,80) L_0x174ddb0/d;
L_0x174df60/d .functor AND 1, L_0x174d300, L_0x174c9b0, L_0x174db40, L_0x174dc00;
L_0x174df60 .delay 1 (80,80,80) L_0x174df60/d;
L_0x174e170/d .functor AND 1, L_0x174cfd0, L_0x174d9e0, L_0x174ca50, L_0x174dc00;
L_0x174e170 .delay 1 (80,80,80) L_0x174e170/d;
L_0x174e350/d .functor AND 1, L_0x174d300, L_0x174c9b0, L_0x174ca50, L_0x174dc00;
L_0x174e350 .delay 1 (80,80,80) L_0x174e350/d;
L_0x174e520/d .functor AND 1, L_0x174c6b0, L_0x174d9e0, L_0x174db40, L_0x174caf0;
L_0x174e520 .delay 1 (80,80,80) L_0x174e520/d;
L_0x174e700/d .functor AND 1, L_0x174aa00, L_0x174c9b0, L_0x174db40, L_0x174caf0;
L_0x174e700 .delay 1 (80,80,80) L_0x174e700/d;
L_0x174e4b0/d .functor AND 1, L_0x174cf10, L_0x174d9e0, L_0x174ca50, L_0x174caf0;
L_0x174e4b0 .delay 1 (80,80,80) L_0x174e4b0/d;
L_0x174ea90/d .functor AND 1, L_0x174cd80, L_0x174c9b0, L_0x174ca50, L_0x174caf0;
L_0x174ea90 .delay 1 (80,80,80) L_0x174ea90/d;
L_0x174ec30/0/0 .functor OR 1, L_0x174ddb0, L_0x174df60, L_0x174e170, L_0x174e520;
L_0x174ec30/0/4 .functor OR 1, L_0x174e700, L_0x174e4b0, L_0x174ea90, L_0x174e350;
L_0x174ec30/d .functor OR 1, L_0x174ec30/0/0, L_0x174ec30/0/4, C4<0>, C4<0>;
L_0x174ec30 .delay 1 (160,160,160) L_0x174ec30/d;
v0x1649090_0 .net "a", 0 0, L_0x174f020;  1 drivers
v0x1649150_0 .net "addSub", 0 0, L_0x174d300;  1 drivers
v0x1649220_0 .net "andRes", 0 0, L_0x174c6b0;  1 drivers
v0x16492f0_0 .net "b", 0 0, L_0x174f180;  1 drivers
v0x16493c0_0 .net "carryIn", 0 0, L_0x174ce40;  1 drivers
v0x1649460_0 .net "carryOut", 0 0, L_0x174d7e0;  1 drivers
v0x1649530_0 .net "initialResult", 0 0, L_0x174ec30;  1 drivers
v0x16495d0_0 .net "isAdd", 0 0, L_0x174ddb0;  1 drivers
v0x1649670_0 .net "isAnd", 0 0, L_0x174e520;  1 drivers
v0x16497a0_0 .net "isNand", 0 0, L_0x174e700;  1 drivers
v0x1649840_0 .net "isNor", 0 0, L_0x174e4b0;  1 drivers
v0x16498e0_0 .net "isOr", 0 0, L_0x174ea90;  1 drivers
v0x16499a0_0 .net "isSLT", 0 0, L_0x174e350;  1 drivers
v0x1649a60_0 .net "isSub", 0 0, L_0x174df60;  1 drivers
v0x1649b20_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1649bc0_0 .net "isXor", 0 0, L_0x174e170;  1 drivers
v0x1649c80_0 .net "nandRes", 0 0, L_0x174aa00;  1 drivers
v0x1649e30_0 .net "norRes", 0 0, L_0x174cf10;  1 drivers
v0x1649ed0_0 .net "orRes", 0 0, L_0x174cd80;  1 drivers
v0x1649f70_0 .net "s0", 0 0, L_0x174c9b0;  1 drivers
v0x164a010_0 .net "s0inv", 0 0, L_0x174d9e0;  1 drivers
v0x164a0d0_0 .net "s1", 0 0, L_0x174ca50;  1 drivers
v0x164a190_0 .net "s1inv", 0 0, L_0x174db40;  1 drivers
v0x164a250_0 .net "s2", 0 0, L_0x174caf0;  1 drivers
v0x164a310_0 .net "s2inv", 0 0, L_0x174dc00;  1 drivers
v0x164a3d0_0 .net "xorRes", 0 0, L_0x174cfd0;  1 drivers
S_0x1648490 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1648190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x174d130/d .functor XOR 1, L_0x174f180, L_0x17680a0, C4<0>, C4<0>;
L_0x174d130 .delay 1 (40,40,40) L_0x174d130/d;
L_0x174d1a0/d .functor XOR 1, L_0x174f020, L_0x174d130, C4<0>, C4<0>;
L_0x174d1a0 .delay 1 (40,40,40) L_0x174d1a0/d;
L_0x174d300/d .functor XOR 1, L_0x174d1a0, L_0x174ce40, C4<0>, C4<0>;
L_0x174d300 .delay 1 (40,40,40) L_0x174d300/d;
L_0x174d500/d .functor AND 1, L_0x174f020, L_0x174d130, C4<1>, C4<1>;
L_0x174d500 .delay 1 (40,40,40) L_0x174d500/d;
L_0x174d770/d .functor AND 1, L_0x174d1a0, L_0x174ce40, C4<1>, C4<1>;
L_0x174d770 .delay 1 (40,40,40) L_0x174d770/d;
L_0x174d7e0/d .functor OR 1, L_0x174d500, L_0x174d770, C4<0>, C4<0>;
L_0x174d7e0 .delay 1 (40,40,40) L_0x174d7e0/d;
v0x1648720_0 .net "AandB", 0 0, L_0x174d500;  1 drivers
v0x1648800_0 .net "BxorSub", 0 0, L_0x174d130;  1 drivers
v0x16488c0_0 .net "a", 0 0, L_0x174f020;  alias, 1 drivers
v0x1648990_0 .net "b", 0 0, L_0x174f180;  alias, 1 drivers
v0x1648a50_0 .net "carryin", 0 0, L_0x174ce40;  alias, 1 drivers
v0x1648b60_0 .net "carryout", 0 0, L_0x174d7e0;  alias, 1 drivers
v0x1648c20_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1648cc0_0 .net "res", 0 0, L_0x174d300;  alias, 1 drivers
v0x1648d80_0 .net "xAorB", 0 0, L_0x174d1a0;  1 drivers
v0x1648ed0_0 .net "xAorBandCin", 0 0, L_0x174d770;  1 drivers
S_0x164a5b0 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x164a770 .param/l "i" 0 4 165, +C4<011000>;
S_0x164a830 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x164a5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x174f0c0/d .functor AND 1, L_0x1751a60, L_0x1751bc0, C4<1>, C4<1>;
L_0x174f0c0 .delay 1 (40,40,40) L_0x174f0c0/d;
L_0x174cc30/d .functor NAND 1, L_0x1751a60, L_0x1751bc0, C4<1>, C4<1>;
L_0x174cc30 .delay 1 (20,20,20) L_0x174cc30/d;
L_0x174f7c0/d .functor OR 1, L_0x1751a60, L_0x1751bc0, C4<0>, C4<0>;
L_0x174f7c0 .delay 1 (40,40,40) L_0x174f7c0/d;
L_0x174f950/d .functor NOR 1, L_0x1751a60, L_0x1751bc0, C4<0>, C4<0>;
L_0x174f950 .delay 1 (20,20,20) L_0x174f950/d;
L_0x174fa10/d .functor XOR 1, L_0x1751a60, L_0x1751bc0, C4<0>, C4<0>;
L_0x174fa10 .delay 1 (40,40,40) L_0x174fa10/d;
L_0x1750420/d .functor NOT 1, L_0x174f3c0, C4<0>, C4<0>, C4<0>;
L_0x1750420 .delay 1 (10,10,10) L_0x1750420/d;
L_0x1750580/d .functor NOT 1, L_0x174f460, C4<0>, C4<0>, C4<0>;
L_0x1750580 .delay 1 (10,10,10) L_0x1750580/d;
L_0x1750640/d .functor NOT 1, L_0x174f500, C4<0>, C4<0>, C4<0>;
L_0x1750640 .delay 1 (10,10,10) L_0x1750640/d;
L_0x17507f0/d .functor AND 1, L_0x174fd40, L_0x1750420, L_0x1750580, L_0x1750640;
L_0x17507f0 .delay 1 (80,80,80) L_0x17507f0/d;
L_0x17509a0/d .functor AND 1, L_0x174fd40, L_0x174f3c0, L_0x1750580, L_0x1750640;
L_0x17509a0 .delay 1 (80,80,80) L_0x17509a0/d;
L_0x1750bb0/d .functor AND 1, L_0x174fa10, L_0x1750420, L_0x174f460, L_0x1750640;
L_0x1750bb0 .delay 1 (80,80,80) L_0x1750bb0/d;
L_0x1750d90/d .functor AND 1, L_0x174fd40, L_0x174f3c0, L_0x174f460, L_0x1750640;
L_0x1750d90 .delay 1 (80,80,80) L_0x1750d90/d;
L_0x1750f60/d .functor AND 1, L_0x174f0c0, L_0x1750420, L_0x1750580, L_0x174f500;
L_0x1750f60 .delay 1 (80,80,80) L_0x1750f60/d;
L_0x1751140/d .functor AND 1, L_0x174cc30, L_0x174f3c0, L_0x1750580, L_0x174f500;
L_0x1751140 .delay 1 (80,80,80) L_0x1751140/d;
L_0x1750ef0/d .functor AND 1, L_0x174f950, L_0x1750420, L_0x174f460, L_0x174f500;
L_0x1750ef0 .delay 1 (80,80,80) L_0x1750ef0/d;
L_0x17514d0/d .functor AND 1, L_0x174f7c0, L_0x174f3c0, L_0x174f460, L_0x174f500;
L_0x17514d0 .delay 1 (80,80,80) L_0x17514d0/d;
L_0x1751670/0/0 .functor OR 1, L_0x17507f0, L_0x17509a0, L_0x1750bb0, L_0x1750f60;
L_0x1751670/0/4 .functor OR 1, L_0x1751140, L_0x1750ef0, L_0x17514d0, L_0x1750d90;
L_0x1751670/d .functor OR 1, L_0x1751670/0/0, L_0x1751670/0/4, C4<0>, C4<0>;
L_0x1751670 .delay 1 (160,160,160) L_0x1751670/d;
v0x164b730_0 .net "a", 0 0, L_0x1751a60;  1 drivers
v0x164b7f0_0 .net "addSub", 0 0, L_0x174fd40;  1 drivers
v0x164b8c0_0 .net "andRes", 0 0, L_0x174f0c0;  1 drivers
v0x164b990_0 .net "b", 0 0, L_0x1751bc0;  1 drivers
v0x164ba60_0 .net "carryIn", 0 0, L_0x174f880;  1 drivers
v0x164bb00_0 .net "carryOut", 0 0, L_0x1750220;  1 drivers
v0x164bbd0_0 .net "initialResult", 0 0, L_0x1751670;  1 drivers
v0x164bc70_0 .net "isAdd", 0 0, L_0x17507f0;  1 drivers
v0x164bd10_0 .net "isAnd", 0 0, L_0x1750f60;  1 drivers
v0x164be40_0 .net "isNand", 0 0, L_0x1751140;  1 drivers
v0x164bee0_0 .net "isNor", 0 0, L_0x1750ef0;  1 drivers
v0x164bf80_0 .net "isOr", 0 0, L_0x17514d0;  1 drivers
v0x164c040_0 .net "isSLT", 0 0, L_0x1750d90;  1 drivers
v0x164c100_0 .net "isSub", 0 0, L_0x17509a0;  1 drivers
v0x164c1c0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x164c260_0 .net "isXor", 0 0, L_0x1750bb0;  1 drivers
v0x164c320_0 .net "nandRes", 0 0, L_0x174cc30;  1 drivers
v0x164c4d0_0 .net "norRes", 0 0, L_0x174f950;  1 drivers
v0x164c570_0 .net "orRes", 0 0, L_0x174f7c0;  1 drivers
v0x164c610_0 .net "s0", 0 0, L_0x174f3c0;  1 drivers
v0x164c6b0_0 .net "s0inv", 0 0, L_0x1750420;  1 drivers
v0x164c770_0 .net "s1", 0 0, L_0x174f460;  1 drivers
v0x164c830_0 .net "s1inv", 0 0, L_0x1750580;  1 drivers
v0x164c8f0_0 .net "s2", 0 0, L_0x174f500;  1 drivers
v0x164c9b0_0 .net "s2inv", 0 0, L_0x1750640;  1 drivers
v0x164ca70_0 .net "xorRes", 0 0, L_0x174fa10;  1 drivers
S_0x164ab30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x164a830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x174fb70/d .functor XOR 1, L_0x1751bc0, L_0x17680a0, C4<0>, C4<0>;
L_0x174fb70 .delay 1 (40,40,40) L_0x174fb70/d;
L_0x174fbe0/d .functor XOR 1, L_0x1751a60, L_0x174fb70, C4<0>, C4<0>;
L_0x174fbe0 .delay 1 (40,40,40) L_0x174fbe0/d;
L_0x174fd40/d .functor XOR 1, L_0x174fbe0, L_0x174f880, C4<0>, C4<0>;
L_0x174fd40 .delay 1 (40,40,40) L_0x174fd40/d;
L_0x174ff40/d .functor AND 1, L_0x1751a60, L_0x174fb70, C4<1>, C4<1>;
L_0x174ff40 .delay 1 (40,40,40) L_0x174ff40/d;
L_0x17501b0/d .functor AND 1, L_0x174fbe0, L_0x174f880, C4<1>, C4<1>;
L_0x17501b0 .delay 1 (40,40,40) L_0x17501b0/d;
L_0x1750220/d .functor OR 1, L_0x174ff40, L_0x17501b0, C4<0>, C4<0>;
L_0x1750220 .delay 1 (40,40,40) L_0x1750220/d;
v0x164adc0_0 .net "AandB", 0 0, L_0x174ff40;  1 drivers
v0x164aea0_0 .net "BxorSub", 0 0, L_0x174fb70;  1 drivers
v0x164af60_0 .net "a", 0 0, L_0x1751a60;  alias, 1 drivers
v0x164b030_0 .net "b", 0 0, L_0x1751bc0;  alias, 1 drivers
v0x164b0f0_0 .net "carryin", 0 0, L_0x174f880;  alias, 1 drivers
v0x164b200_0 .net "carryout", 0 0, L_0x1750220;  alias, 1 drivers
v0x164b2c0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x164b360_0 .net "res", 0 0, L_0x174fd40;  alias, 1 drivers
v0x164b420_0 .net "xAorB", 0 0, L_0x174fbe0;  1 drivers
v0x164b570_0 .net "xAorBandCin", 0 0, L_0x17501b0;  1 drivers
S_0x164cc50 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x164ce10 .param/l "i" 0 4 165, +C4<011001>;
S_0x164ced0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x164cc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1751b00/d .functor AND 1, L_0x17544b0, L_0x1754610, C4<1>, C4<1>;
L_0x1751b00 .delay 1 (40,40,40) L_0x1751b00/d;
L_0x1751330/d .functor NAND 1, L_0x17544b0, L_0x1754610, C4<1>, C4<1>;
L_0x1751330 .delay 1 (20,20,20) L_0x1751330/d;
L_0x174f6e0/d .functor OR 1, L_0x17544b0, L_0x1754610, C4<0>, C4<0>;
L_0x174f6e0 .delay 1 (40,40,40) L_0x174f6e0/d;
L_0x1752350/d .functor NOR 1, L_0x17544b0, L_0x1754610, C4<0>, C4<0>;
L_0x1752350 .delay 1 (20,20,20) L_0x1752350/d;
L_0x1752410/d .functor XOR 1, L_0x17544b0, L_0x1754610, C4<0>, C4<0>;
L_0x1752410 .delay 1 (40,40,40) L_0x1752410/d;
L_0x1752e70/d .functor NOT 1, L_0x1751e00, C4<0>, C4<0>, C4<0>;
L_0x1752e70 .delay 1 (10,10,10) L_0x1752e70/d;
L_0x1752fd0/d .functor NOT 1, L_0x1751ea0, C4<0>, C4<0>, C4<0>;
L_0x1752fd0 .delay 1 (10,10,10) L_0x1752fd0/d;
L_0x1753090/d .functor NOT 1, L_0x1751f40, C4<0>, C4<0>, C4<0>;
L_0x1753090 .delay 1 (10,10,10) L_0x1753090/d;
L_0x1753240/d .functor AND 1, L_0x1752790, L_0x1752e70, L_0x1752fd0, L_0x1753090;
L_0x1753240 .delay 1 (80,80,80) L_0x1753240/d;
L_0x17533f0/d .functor AND 1, L_0x1752790, L_0x1751e00, L_0x1752fd0, L_0x1753090;
L_0x17533f0 .delay 1 (80,80,80) L_0x17533f0/d;
L_0x1753600/d .functor AND 1, L_0x1752410, L_0x1752e70, L_0x1751ea0, L_0x1753090;
L_0x1753600 .delay 1 (80,80,80) L_0x1753600/d;
L_0x17537e0/d .functor AND 1, L_0x1752790, L_0x1751e00, L_0x1751ea0, L_0x1753090;
L_0x17537e0 .delay 1 (80,80,80) L_0x17537e0/d;
L_0x17539b0/d .functor AND 1, L_0x1751b00, L_0x1752e70, L_0x1752fd0, L_0x1751f40;
L_0x17539b0 .delay 1 (80,80,80) L_0x17539b0/d;
L_0x1753b90/d .functor AND 1, L_0x1751330, L_0x1751e00, L_0x1752fd0, L_0x1751f40;
L_0x1753b90 .delay 1 (80,80,80) L_0x1753b90/d;
L_0x1753940/d .functor AND 1, L_0x1752350, L_0x1752e70, L_0x1751ea0, L_0x1751f40;
L_0x1753940 .delay 1 (80,80,80) L_0x1753940/d;
L_0x1753f20/d .functor AND 1, L_0x174f6e0, L_0x1751e00, L_0x1751ea0, L_0x1751f40;
L_0x1753f20 .delay 1 (80,80,80) L_0x1753f20/d;
L_0x17540c0/0/0 .functor OR 1, L_0x1753240, L_0x17533f0, L_0x1753600, L_0x17539b0;
L_0x17540c0/0/4 .functor OR 1, L_0x1753b90, L_0x1753940, L_0x1753f20, L_0x17537e0;
L_0x17540c0/d .functor OR 1, L_0x17540c0/0/0, L_0x17540c0/0/4, C4<0>, C4<0>;
L_0x17540c0 .delay 1 (160,160,160) L_0x17540c0/d;
v0x164ddd0_0 .net "a", 0 0, L_0x17544b0;  1 drivers
v0x164de90_0 .net "addSub", 0 0, L_0x1752790;  1 drivers
v0x164df60_0 .net "andRes", 0 0, L_0x1751b00;  1 drivers
v0x164e030_0 .net "b", 0 0, L_0x1754610;  1 drivers
v0x164e100_0 .net "carryIn", 0 0, L_0x1752280;  1 drivers
v0x164e1a0_0 .net "carryOut", 0 0, L_0x1752c70;  1 drivers
v0x164e270_0 .net "initialResult", 0 0, L_0x17540c0;  1 drivers
v0x164e310_0 .net "isAdd", 0 0, L_0x1753240;  1 drivers
v0x164e3b0_0 .net "isAnd", 0 0, L_0x17539b0;  1 drivers
v0x164e4e0_0 .net "isNand", 0 0, L_0x1753b90;  1 drivers
v0x164e580_0 .net "isNor", 0 0, L_0x1753940;  1 drivers
v0x164e620_0 .net "isOr", 0 0, L_0x1753f20;  1 drivers
v0x164e6e0_0 .net "isSLT", 0 0, L_0x17537e0;  1 drivers
v0x164e7a0_0 .net "isSub", 0 0, L_0x17533f0;  1 drivers
v0x164e860_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x164e900_0 .net "isXor", 0 0, L_0x1753600;  1 drivers
v0x164e9c0_0 .net "nandRes", 0 0, L_0x1751330;  1 drivers
v0x164eb70_0 .net "norRes", 0 0, L_0x1752350;  1 drivers
v0x164ec10_0 .net "orRes", 0 0, L_0x174f6e0;  1 drivers
v0x164ecb0_0 .net "s0", 0 0, L_0x1751e00;  1 drivers
v0x164ed50_0 .net "s0inv", 0 0, L_0x1752e70;  1 drivers
v0x164ee10_0 .net "s1", 0 0, L_0x1751ea0;  1 drivers
v0x164eed0_0 .net "s1inv", 0 0, L_0x1752fd0;  1 drivers
v0x164ef90_0 .net "s2", 0 0, L_0x1751f40;  1 drivers
v0x164f050_0 .net "s2inv", 0 0, L_0x1753090;  1 drivers
v0x164f110_0 .net "xorRes", 0 0, L_0x1752410;  1 drivers
S_0x164d1d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x164ced0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1752570/d .functor XOR 1, L_0x1754610, L_0x17680a0, C4<0>, C4<0>;
L_0x1752570 .delay 1 (40,40,40) L_0x1752570/d;
L_0x17525e0/d .functor XOR 1, L_0x17544b0, L_0x1752570, C4<0>, C4<0>;
L_0x17525e0 .delay 1 (40,40,40) L_0x17525e0/d;
L_0x1752790/d .functor XOR 1, L_0x17525e0, L_0x1752280, C4<0>, C4<0>;
L_0x1752790 .delay 1 (40,40,40) L_0x1752790/d;
L_0x1752990/d .functor AND 1, L_0x17544b0, L_0x1752570, C4<1>, C4<1>;
L_0x1752990 .delay 1 (40,40,40) L_0x1752990/d;
L_0x1752c00/d .functor AND 1, L_0x17525e0, L_0x1752280, C4<1>, C4<1>;
L_0x1752c00 .delay 1 (40,40,40) L_0x1752c00/d;
L_0x1752c70/d .functor OR 1, L_0x1752990, L_0x1752c00, C4<0>, C4<0>;
L_0x1752c70 .delay 1 (40,40,40) L_0x1752c70/d;
v0x164d460_0 .net "AandB", 0 0, L_0x1752990;  1 drivers
v0x164d540_0 .net "BxorSub", 0 0, L_0x1752570;  1 drivers
v0x164d600_0 .net "a", 0 0, L_0x17544b0;  alias, 1 drivers
v0x164d6d0_0 .net "b", 0 0, L_0x1754610;  alias, 1 drivers
v0x164d790_0 .net "carryin", 0 0, L_0x1752280;  alias, 1 drivers
v0x164d8a0_0 .net "carryout", 0 0, L_0x1752c70;  alias, 1 drivers
v0x164d960_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x164da00_0 .net "res", 0 0, L_0x1752790;  alias, 1 drivers
v0x164dac0_0 .net "xAorB", 0 0, L_0x17525e0;  1 drivers
v0x164dc10_0 .net "xAorBandCin", 0 0, L_0x1752c00;  1 drivers
S_0x164f2f0 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x164f4b0 .param/l "i" 0 4 165, +C4<011010>;
S_0x164f570 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x164f2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1754550/d .functor AND 1, L_0x1756eb0, L_0x172c210, C4<1>, C4<1>;
L_0x1754550 .delay 1 (40,40,40) L_0x1754550/d;
L_0x1753d80/d .functor NAND 1, L_0x1756eb0, L_0x172c210, C4<1>, C4<1>;
L_0x1753d80 .delay 1 (20,20,20) L_0x1753d80/d;
L_0x1752080/d .functor OR 1, L_0x1756eb0, L_0x172c210, C4<0>, C4<0>;
L_0x1752080 .delay 1 (40,40,40) L_0x1752080/d;
L_0x1754d90/d .functor NOR 1, L_0x1756eb0, L_0x172c210, C4<0>, C4<0>;
L_0x1754d90 .delay 1 (20,20,20) L_0x1754d90/d;
L_0x1754e50/d .functor XOR 1, L_0x1756eb0, L_0x172c210, C4<0>, C4<0>;
L_0x1754e50 .delay 1 (40,40,40) L_0x1754e50/d;
L_0x17558e0/d .functor NOT 1, L_0x1754860, C4<0>, C4<0>, C4<0>;
L_0x17558e0 .delay 1 (10,10,10) L_0x17558e0/d;
L_0x1650b10/d .functor NOT 1, L_0x1754900, C4<0>, C4<0>, C4<0>;
L_0x1650b10 .delay 1 (10,10,10) L_0x1650b10/d;
L_0x1755a90/d .functor NOT 1, L_0x17549a0, C4<0>, C4<0>, C4<0>;
L_0x1755a90 .delay 1 (10,10,10) L_0x1755a90/d;
L_0x1755c40/d .functor AND 1, L_0x1755220, L_0x17558e0, L_0x1650b10, L_0x1755a90;
L_0x1755c40 .delay 1 (80,80,80) L_0x1755c40/d;
L_0x1755df0/d .functor AND 1, L_0x1755220, L_0x1754860, L_0x1650b10, L_0x1755a90;
L_0x1755df0 .delay 1 (80,80,80) L_0x1755df0/d;
L_0x1756000/d .functor AND 1, L_0x1754e50, L_0x17558e0, L_0x1754900, L_0x1755a90;
L_0x1756000 .delay 1 (80,80,80) L_0x1756000/d;
L_0x17561e0/d .functor AND 1, L_0x1755220, L_0x1754860, L_0x1754900, L_0x1755a90;
L_0x17561e0 .delay 1 (80,80,80) L_0x17561e0/d;
L_0x17563b0/d .functor AND 1, L_0x1754550, L_0x17558e0, L_0x1650b10, L_0x17549a0;
L_0x17563b0 .delay 1 (80,80,80) L_0x17563b0/d;
L_0x1756590/d .functor AND 1, L_0x1753d80, L_0x1754860, L_0x1650b10, L_0x17549a0;
L_0x1756590 .delay 1 (80,80,80) L_0x1756590/d;
L_0x1756340/d .functor AND 1, L_0x1754d90, L_0x17558e0, L_0x1754900, L_0x17549a0;
L_0x1756340 .delay 1 (80,80,80) L_0x1756340/d;
L_0x1756920/d .functor AND 1, L_0x1752080, L_0x1754860, L_0x1754900, L_0x17549a0;
L_0x1756920 .delay 1 (80,80,80) L_0x1756920/d;
L_0x1756ac0/0/0 .functor OR 1, L_0x1755c40, L_0x1755df0, L_0x1756000, L_0x17563b0;
L_0x1756ac0/0/4 .functor OR 1, L_0x1756590, L_0x1756340, L_0x1756920, L_0x17561e0;
L_0x1756ac0/d .functor OR 1, L_0x1756ac0/0/0, L_0x1756ac0/0/4, C4<0>, C4<0>;
L_0x1756ac0 .delay 1 (160,160,160) L_0x1756ac0/d;
v0x1650470_0 .net "a", 0 0, L_0x1756eb0;  1 drivers
v0x1650530_0 .net "addSub", 0 0, L_0x1755220;  1 drivers
v0x1650600_0 .net "andRes", 0 0, L_0x1754550;  1 drivers
v0x16506d0_0 .net "b", 0 0, L_0x172c210;  1 drivers
v0x16507a0_0 .net "carryIn", 0 0, L_0x17547c0;  1 drivers
v0x1650840_0 .net "carryOut", 0 0, L_0x17556e0;  1 drivers
v0x1650910_0 .net "initialResult", 0 0, L_0x1756ac0;  1 drivers
v0x16509b0_0 .net "isAdd", 0 0, L_0x1755c40;  1 drivers
v0x1650a50_0 .net "isAnd", 0 0, L_0x17563b0;  1 drivers
v0x1650b80_0 .net "isNand", 0 0, L_0x1756590;  1 drivers
v0x1650c20_0 .net "isNor", 0 0, L_0x1756340;  1 drivers
v0x1650cc0_0 .net "isOr", 0 0, L_0x1756920;  1 drivers
v0x1650d80_0 .net "isSLT", 0 0, L_0x17561e0;  1 drivers
v0x1650e40_0 .net "isSub", 0 0, L_0x1755df0;  1 drivers
v0x1650f00_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1650fa0_0 .net "isXor", 0 0, L_0x1756000;  1 drivers
v0x1651060_0 .net "nandRes", 0 0, L_0x1753d80;  1 drivers
v0x1651210_0 .net "norRes", 0 0, L_0x1754d90;  1 drivers
v0x16512b0_0 .net "orRes", 0 0, L_0x1752080;  1 drivers
v0x1651350_0 .net "s0", 0 0, L_0x1754860;  1 drivers
v0x16513f0_0 .net "s0inv", 0 0, L_0x17558e0;  1 drivers
v0x16514b0_0 .net "s1", 0 0, L_0x1754900;  1 drivers
v0x1651570_0 .net "s1inv", 0 0, L_0x1650b10;  1 drivers
v0x1651630_0 .net "s2", 0 0, L_0x17549a0;  1 drivers
v0x16516f0_0 .net "s2inv", 0 0, L_0x1755a90;  1 drivers
v0x16517b0_0 .net "xorRes", 0 0, L_0x1754e50;  1 drivers
S_0x164f870 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x164f570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1754fb0/d .functor XOR 1, L_0x172c210, L_0x17680a0, C4<0>, C4<0>;
L_0x1754fb0 .delay 1 (40,40,40) L_0x1754fb0/d;
L_0x1755070/d .functor XOR 1, L_0x1756eb0, L_0x1754fb0, C4<0>, C4<0>;
L_0x1755070 .delay 1 (40,40,40) L_0x1755070/d;
L_0x1755220/d .functor XOR 1, L_0x1755070, L_0x17547c0, C4<0>, C4<0>;
L_0x1755220 .delay 1 (40,40,40) L_0x1755220/d;
L_0x1755420/d .functor AND 1, L_0x1756eb0, L_0x1754fb0, C4<1>, C4<1>;
L_0x1755420 .delay 1 (40,40,40) L_0x1755420/d;
L_0x17520f0/d .functor AND 1, L_0x1755070, L_0x17547c0, C4<1>, C4<1>;
L_0x17520f0 .delay 1 (40,40,40) L_0x17520f0/d;
L_0x17556e0/d .functor OR 1, L_0x1755420, L_0x17520f0, C4<0>, C4<0>;
L_0x17556e0 .delay 1 (40,40,40) L_0x17556e0/d;
v0x164fb00_0 .net "AandB", 0 0, L_0x1755420;  1 drivers
v0x164fbe0_0 .net "BxorSub", 0 0, L_0x1754fb0;  1 drivers
v0x164fca0_0 .net "a", 0 0, L_0x1756eb0;  alias, 1 drivers
v0x164fd70_0 .net "b", 0 0, L_0x172c210;  alias, 1 drivers
v0x164fe30_0 .net "carryin", 0 0, L_0x17547c0;  alias, 1 drivers
v0x164ff40_0 .net "carryout", 0 0, L_0x17556e0;  alias, 1 drivers
v0x1650000_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x16500a0_0 .net "res", 0 0, L_0x1755220;  alias, 1 drivers
v0x1650160_0 .net "xAorB", 0 0, L_0x1755070;  1 drivers
v0x16502b0_0 .net "xAorBandCin", 0 0, L_0x17520f0;  1 drivers
S_0x1651990 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1651b50 .param/l "i" 0 4 165, +C4<011011>;
S_0x1651c10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1651990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1756f50/d .functor AND 1, L_0x1759bb0, L_0x1759d10, C4<1>, C4<1>;
L_0x1756f50 .delay 1 (40,40,40) L_0x1756f50/d;
L_0x1754c40/d .functor NAND 1, L_0x1759bb0, L_0x1759d10, C4<1>, C4<1>;
L_0x1754c40 .delay 1 (20,20,20) L_0x1754c40/d;
L_0x1754ae0/d .functor OR 1, L_0x1759bb0, L_0x1759d10, C4<0>, C4<0>;
L_0x1754ae0 .delay 1 (40,40,40) L_0x1754ae0/d;
L_0x17579d0/d .functor NOR 1, L_0x1759bb0, L_0x1759d10, C4<0>, C4<0>;
L_0x17579d0 .delay 1 (20,20,20) L_0x17579d0/d;
L_0x1757a90/d .functor XOR 1, L_0x1759bb0, L_0x1759d10, C4<0>, C4<0>;
L_0x1757a90 .delay 1 (40,40,40) L_0x1757a90/d;
L_0x1758520/d .functor NOT 1, L_0x1759ff0, C4<0>, C4<0>, C4<0>;
L_0x1758520 .delay 1 (10,10,10) L_0x1758520/d;
L_0x1758680/d .functor NOT 1, L_0x1757420, C4<0>, C4<0>, C4<0>;
L_0x1758680 .delay 1 (10,10,10) L_0x1758680/d;
L_0x1758740/d .functor NOT 1, L_0x17574c0, C4<0>, C4<0>, C4<0>;
L_0x1758740 .delay 1 (10,10,10) L_0x1758740/d;
L_0x17588f0/d .functor AND 1, L_0x1757e60, L_0x1758520, L_0x1758680, L_0x1758740;
L_0x17588f0 .delay 1 (80,80,80) L_0x17588f0/d;
L_0x1758aa0/d .functor AND 1, L_0x1757e60, L_0x1759ff0, L_0x1758680, L_0x1758740;
L_0x1758aa0 .delay 1 (80,80,80) L_0x1758aa0/d;
L_0x1758cb0/d .functor AND 1, L_0x1757a90, L_0x1758520, L_0x1757420, L_0x1758740;
L_0x1758cb0 .delay 1 (80,80,80) L_0x1758cb0/d;
L_0x1758e90/d .functor AND 1, L_0x1757e60, L_0x1759ff0, L_0x1757420, L_0x1758740;
L_0x1758e90 .delay 1 (80,80,80) L_0x1758e90/d;
L_0x1759060/d .functor AND 1, L_0x1756f50, L_0x1758520, L_0x1758680, L_0x17574c0;
L_0x1759060 .delay 1 (80,80,80) L_0x1759060/d;
L_0x1759240/d .functor AND 1, L_0x1754c40, L_0x1759ff0, L_0x1758680, L_0x17574c0;
L_0x1759240 .delay 1 (80,80,80) L_0x1759240/d;
L_0x1758ff0/d .functor AND 1, L_0x17579d0, L_0x1758520, L_0x1757420, L_0x17574c0;
L_0x1758ff0 .delay 1 (80,80,80) L_0x1758ff0/d;
L_0x1759620/d .functor AND 1, L_0x1754ae0, L_0x1759ff0, L_0x1757420, L_0x17574c0;
L_0x1759620 .delay 1 (80,80,80) L_0x1759620/d;
L_0x17597c0/0/0 .functor OR 1, L_0x17588f0, L_0x1758aa0, L_0x1758cb0, L_0x1759060;
L_0x17597c0/0/4 .functor OR 1, L_0x1759240, L_0x1758ff0, L_0x1759620, L_0x1758e90;
L_0x17597c0/d .functor OR 1, L_0x17597c0/0/0, L_0x17597c0/0/4, C4<0>, C4<0>;
L_0x17597c0 .delay 1 (160,160,160) L_0x17597c0/d;
v0x1652b10_0 .net "a", 0 0, L_0x1759bb0;  1 drivers
v0x1652bd0_0 .net "addSub", 0 0, L_0x1757e60;  1 drivers
v0x1652ca0_0 .net "andRes", 0 0, L_0x1756f50;  1 drivers
v0x1652d70_0 .net "b", 0 0, L_0x1759d10;  1 drivers
v0x1652e40_0 .net "carryIn", 0 0, L_0x1759ec0;  1 drivers
v0x1652ee0_0 .net "carryOut", 0 0, L_0x1758320;  1 drivers
v0x1652fb0_0 .net "initialResult", 0 0, L_0x17597c0;  1 drivers
v0x1653050_0 .net "isAdd", 0 0, L_0x17588f0;  1 drivers
v0x16530f0_0 .net "isAnd", 0 0, L_0x1759060;  1 drivers
v0x1653220_0 .net "isNand", 0 0, L_0x1759240;  1 drivers
v0x16532c0_0 .net "isNor", 0 0, L_0x1758ff0;  1 drivers
v0x1653360_0 .net "isOr", 0 0, L_0x1759620;  1 drivers
v0x1653420_0 .net "isSLT", 0 0, L_0x1758e90;  1 drivers
v0x16534e0_0 .net "isSub", 0 0, L_0x1758aa0;  1 drivers
v0x16535a0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1653640_0 .net "isXor", 0 0, L_0x1758cb0;  1 drivers
v0x1653700_0 .net "nandRes", 0 0, L_0x1754c40;  1 drivers
v0x16538b0_0 .net "norRes", 0 0, L_0x17579d0;  1 drivers
v0x1653950_0 .net "orRes", 0 0, L_0x1754ae0;  1 drivers
v0x16539f0_0 .net "s0", 0 0, L_0x1759ff0;  1 drivers
v0x1653a90_0 .net "s0inv", 0 0, L_0x1758520;  1 drivers
v0x1653b50_0 .net "s1", 0 0, L_0x1757420;  1 drivers
v0x1653c10_0 .net "s1inv", 0 0, L_0x1758680;  1 drivers
v0x1653cd0_0 .net "s2", 0 0, L_0x17574c0;  1 drivers
v0x1653d90_0 .net "s2inv", 0 0, L_0x1758740;  1 drivers
v0x1653e50_0 .net "xorRes", 0 0, L_0x1757a90;  1 drivers
S_0x1651f10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1651c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1757bf0/d .functor XOR 1, L_0x1759d10, L_0x17680a0, C4<0>, C4<0>;
L_0x1757bf0 .delay 1 (40,40,40) L_0x1757bf0/d;
L_0x1757cb0/d .functor XOR 1, L_0x1759bb0, L_0x1757bf0, C4<0>, C4<0>;
L_0x1757cb0 .delay 1 (40,40,40) L_0x1757cb0/d;
L_0x1757e60/d .functor XOR 1, L_0x1757cb0, L_0x1759ec0, C4<0>, C4<0>;
L_0x1757e60 .delay 1 (40,40,40) L_0x1757e60/d;
L_0x1758060/d .functor AND 1, L_0x1759bb0, L_0x1757bf0, C4<1>, C4<1>;
L_0x1758060 .delay 1 (40,40,40) L_0x1758060/d;
L_0x1754b50/d .functor AND 1, L_0x1757cb0, L_0x1759ec0, C4<1>, C4<1>;
L_0x1754b50 .delay 1 (40,40,40) L_0x1754b50/d;
L_0x1758320/d .functor OR 1, L_0x1758060, L_0x1754b50, C4<0>, C4<0>;
L_0x1758320 .delay 1 (40,40,40) L_0x1758320/d;
v0x16521a0_0 .net "AandB", 0 0, L_0x1758060;  1 drivers
v0x1652280_0 .net "BxorSub", 0 0, L_0x1757bf0;  1 drivers
v0x1652340_0 .net "a", 0 0, L_0x1759bb0;  alias, 1 drivers
v0x1652410_0 .net "b", 0 0, L_0x1759d10;  alias, 1 drivers
v0x16524d0_0 .net "carryin", 0 0, L_0x1759ec0;  alias, 1 drivers
v0x16525e0_0 .net "carryout", 0 0, L_0x1758320;  alias, 1 drivers
v0x16526a0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1652740_0 .net "res", 0 0, L_0x1757e60;  alias, 1 drivers
v0x1652800_0 .net "xAorB", 0 0, L_0x1757cb0;  1 drivers
v0x1652950_0 .net "xAorBandCin", 0 0, L_0x1754b50;  1 drivers
S_0x1654030 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x16541f0 .param/l "i" 0 4 165, +C4<011100>;
S_0x16542b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1654030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1759c50/d .functor AND 1, L_0x175c5f0, L_0x175c750, C4<1>, C4<1>;
L_0x1759c50 .delay 1 (40,40,40) L_0x1759c50/d;
L_0x1759430/d .functor NAND 1, L_0x175c5f0, L_0x175c750, C4<1>, C4<1>;
L_0x1759430 .delay 1 (20,20,20) L_0x1759430/d;
L_0x1757600/d .functor OR 1, L_0x175c5f0, L_0x175c750, C4<0>, C4<0>;
L_0x1757600 .delay 1 (40,40,40) L_0x1757600/d;
L_0x1757840/d .functor NOR 1, L_0x175c5f0, L_0x175c750, C4<0>, C4<0>;
L_0x1757840 .delay 1 (20,20,20) L_0x1757840/d;
L_0x1757950/d .functor XOR 1, L_0x175c5f0, L_0x175c750, C4<0>, C4<0>;
L_0x1757950 .delay 1 (40,40,40) L_0x1757950/d;
L_0x175af60/d .functor NOT 1, L_0x175a130, C4<0>, C4<0>, C4<0>;
L_0x175af60 .delay 1 (10,10,10) L_0x175af60/d;
L_0x175b0c0/d .functor NOT 1, L_0x175a1d0, C4<0>, C4<0>, C4<0>;
L_0x175b0c0 .delay 1 (10,10,10) L_0x175b0c0/d;
L_0x175b180/d .functor NOT 1, L_0x175a270, C4<0>, C4<0>, C4<0>;
L_0x175b180 .delay 1 (10,10,10) L_0x175b180/d;
L_0x175b330/d .functor AND 1, L_0x175a8a0, L_0x175af60, L_0x175b0c0, L_0x175b180;
L_0x175b330 .delay 1 (80,80,80) L_0x175b330/d;
L_0x175b4e0/d .functor AND 1, L_0x175a8a0, L_0x175a130, L_0x175b0c0, L_0x175b180;
L_0x175b4e0 .delay 1 (80,80,80) L_0x175b4e0/d;
L_0x175b6f0/d .functor AND 1, L_0x1757950, L_0x175af60, L_0x175a1d0, L_0x175b180;
L_0x175b6f0 .delay 1 (80,80,80) L_0x175b6f0/d;
L_0x175b8d0/d .functor AND 1, L_0x175a8a0, L_0x175a130, L_0x175a1d0, L_0x175b180;
L_0x175b8d0 .delay 1 (80,80,80) L_0x175b8d0/d;
L_0x175baa0/d .functor AND 1, L_0x1759c50, L_0x175af60, L_0x175b0c0, L_0x175a270;
L_0x175baa0 .delay 1 (80,80,80) L_0x175baa0/d;
L_0x175bc80/d .functor AND 1, L_0x1759430, L_0x175a130, L_0x175b0c0, L_0x175a270;
L_0x175bc80 .delay 1 (80,80,80) L_0x175bc80/d;
L_0x175ba30/d .functor AND 1, L_0x1757840, L_0x175af60, L_0x175a1d0, L_0x175a270;
L_0x175ba30 .delay 1 (80,80,80) L_0x175ba30/d;
L_0x175c060/d .functor AND 1, L_0x1757600, L_0x175a130, L_0x175a1d0, L_0x175a270;
L_0x175c060 .delay 1 (80,80,80) L_0x175c060/d;
L_0x175c200/0/0 .functor OR 1, L_0x175b330, L_0x175b4e0, L_0x175b6f0, L_0x175baa0;
L_0x175c200/0/4 .functor OR 1, L_0x175bc80, L_0x175ba30, L_0x175c060, L_0x175b8d0;
L_0x175c200/d .functor OR 1, L_0x175c200/0/0, L_0x175c200/0/4, C4<0>, C4<0>;
L_0x175c200 .delay 1 (160,160,160) L_0x175c200/d;
v0x16551b0_0 .net "a", 0 0, L_0x175c5f0;  1 drivers
v0x1655270_0 .net "addSub", 0 0, L_0x175a8a0;  1 drivers
v0x1655340_0 .net "andRes", 0 0, L_0x1759c50;  1 drivers
v0x1655410_0 .net "b", 0 0, L_0x175c750;  1 drivers
v0x16554e0_0 .net "carryIn", 0 0, L_0x175a090;  1 drivers
v0x1655580_0 .net "carryOut", 0 0, L_0x175ad60;  1 drivers
v0x1655650_0 .net "initialResult", 0 0, L_0x175c200;  1 drivers
v0x16556f0_0 .net "isAdd", 0 0, L_0x175b330;  1 drivers
v0x1655790_0 .net "isAnd", 0 0, L_0x175baa0;  1 drivers
v0x16558c0_0 .net "isNand", 0 0, L_0x175bc80;  1 drivers
v0x1655960_0 .net "isNor", 0 0, L_0x175ba30;  1 drivers
v0x1655a00_0 .net "isOr", 0 0, L_0x175c060;  1 drivers
v0x1655ac0_0 .net "isSLT", 0 0, L_0x175b8d0;  1 drivers
v0x1655b80_0 .net "isSub", 0 0, L_0x175b4e0;  1 drivers
v0x1655c40_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1655ce0_0 .net "isXor", 0 0, L_0x175b6f0;  1 drivers
v0x1655da0_0 .net "nandRes", 0 0, L_0x1759430;  1 drivers
v0x1655f50_0 .net "norRes", 0 0, L_0x1757840;  1 drivers
v0x1655ff0_0 .net "orRes", 0 0, L_0x1757600;  1 drivers
v0x1656090_0 .net "s0", 0 0, L_0x175a130;  1 drivers
v0x1656130_0 .net "s0inv", 0 0, L_0x175af60;  1 drivers
v0x16561f0_0 .net "s1", 0 0, L_0x175a1d0;  1 drivers
v0x16562b0_0 .net "s1inv", 0 0, L_0x175b0c0;  1 drivers
v0x1656370_0 .net "s2", 0 0, L_0x175a270;  1 drivers
v0x1656430_0 .net "s2inv", 0 0, L_0x175b180;  1 drivers
v0x16564f0_0 .net "xorRes", 0 0, L_0x1757950;  1 drivers
S_0x16545b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16542b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x175a630/d .functor XOR 1, L_0x175c750, L_0x17680a0, C4<0>, C4<0>;
L_0x175a630 .delay 1 (40,40,40) L_0x175a630/d;
L_0x175a790/d .functor XOR 1, L_0x175c5f0, L_0x175a630, C4<0>, C4<0>;
L_0x175a790 .delay 1 (40,40,40) L_0x175a790/d;
L_0x175a8a0/d .functor XOR 1, L_0x175a790, L_0x175a090, C4<0>, C4<0>;
L_0x175a8a0 .delay 1 (40,40,40) L_0x175a8a0/d;
L_0x175aaa0/d .functor AND 1, L_0x175c5f0, L_0x175a630, C4<1>, C4<1>;
L_0x175aaa0 .delay 1 (40,40,40) L_0x175aaa0/d;
L_0x1757670/d .functor AND 1, L_0x175a790, L_0x175a090, C4<1>, C4<1>;
L_0x1757670 .delay 1 (40,40,40) L_0x1757670/d;
L_0x175ad60/d .functor OR 1, L_0x175aaa0, L_0x1757670, C4<0>, C4<0>;
L_0x175ad60 .delay 1 (40,40,40) L_0x175ad60/d;
v0x1654840_0 .net "AandB", 0 0, L_0x175aaa0;  1 drivers
v0x1654920_0 .net "BxorSub", 0 0, L_0x175a630;  1 drivers
v0x16549e0_0 .net "a", 0 0, L_0x175c5f0;  alias, 1 drivers
v0x1654ab0_0 .net "b", 0 0, L_0x175c750;  alias, 1 drivers
v0x1654b70_0 .net "carryin", 0 0, L_0x175a090;  alias, 1 drivers
v0x1654c80_0 .net "carryout", 0 0, L_0x175ad60;  alias, 1 drivers
v0x1654d40_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1654de0_0 .net "res", 0 0, L_0x175a8a0;  alias, 1 drivers
v0x1654ea0_0 .net "xAorB", 0 0, L_0x175a790;  1 drivers
v0x1654ff0_0 .net "xAorBandCin", 0 0, L_0x1757670;  1 drivers
S_0x16566d0 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1656890 .param/l "i" 0 4 165, +C4<011101>;
S_0x1656950 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16566d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x175c690/d .functor AND 1, L_0x175f0a0, L_0x175f200, C4<1>, C4<1>;
L_0x175c690 .delay 1 (40,40,40) L_0x175c690/d;
L_0x175be70/d .functor NAND 1, L_0x175f0a0, L_0x175f200, C4<1>, C4<1>;
L_0x175be70 .delay 1 (20,20,20) L_0x175be70/d;
L_0x175a560/d .functor OR 1, L_0x175f0a0, L_0x175f200, C4<0>, C4<0>;
L_0x175a560 .delay 1 (40,40,40) L_0x175a560/d;
L_0x175a440/d .functor NOR 1, L_0x175f0a0, L_0x175f200, C4<0>, C4<0>;
L_0x175a440 .delay 1 (20,20,20) L_0x175a440/d;
L_0x175cf60/d .functor XOR 1, L_0x175f0a0, L_0x175f200, C4<0>, C4<0>;
L_0x175cf60 .delay 1 (40,40,40) L_0x175cf60/d;
L_0x175da10/d .functor NOT 1, L_0x175f4e0, C4<0>, C4<0>, C4<0>;
L_0x175da10 .delay 1 (10,10,10) L_0x175da10/d;
L_0x175db70/d .functor NOT 1, L_0x175c900, C4<0>, C4<0>, C4<0>;
L_0x175db70 .delay 1 (10,10,10) L_0x175db70/d;
L_0x175dc30/d .functor NOT 1, L_0x175c9a0, C4<0>, C4<0>, C4<0>;
L_0x175dc30 .delay 1 (10,10,10) L_0x175dc30/d;
L_0x175dde0/d .functor AND 1, L_0x175d330, L_0x175da10, L_0x175db70, L_0x175dc30;
L_0x175dde0 .delay 1 (80,80,80) L_0x175dde0/d;
L_0x175df90/d .functor AND 1, L_0x175d330, L_0x175f4e0, L_0x175db70, L_0x175dc30;
L_0x175df90 .delay 1 (80,80,80) L_0x175df90/d;
L_0x175e1a0/d .functor AND 1, L_0x175cf60, L_0x175da10, L_0x175c900, L_0x175dc30;
L_0x175e1a0 .delay 1 (80,80,80) L_0x175e1a0/d;
L_0x175e380/d .functor AND 1, L_0x175d330, L_0x175f4e0, L_0x175c900, L_0x175dc30;
L_0x175e380 .delay 1 (80,80,80) L_0x175e380/d;
L_0x175e550/d .functor AND 1, L_0x175c690, L_0x175da10, L_0x175db70, L_0x175c9a0;
L_0x175e550 .delay 1 (80,80,80) L_0x175e550/d;
L_0x175e730/d .functor AND 1, L_0x175be70, L_0x175f4e0, L_0x175db70, L_0x175c9a0;
L_0x175e730 .delay 1 (80,80,80) L_0x175e730/d;
L_0x175e4e0/d .functor AND 1, L_0x175a440, L_0x175da10, L_0x175c900, L_0x175c9a0;
L_0x175e4e0 .delay 1 (80,80,80) L_0x175e4e0/d;
L_0x175eb10/d .functor AND 1, L_0x175a560, L_0x175f4e0, L_0x175c900, L_0x175c9a0;
L_0x175eb10 .delay 1 (80,80,80) L_0x175eb10/d;
L_0x175ecb0/0/0 .functor OR 1, L_0x175dde0, L_0x175df90, L_0x175e1a0, L_0x175e550;
L_0x175ecb0/0/4 .functor OR 1, L_0x175e730, L_0x175e4e0, L_0x175eb10, L_0x175e380;
L_0x175ecb0/d .functor OR 1, L_0x175ecb0/0/0, L_0x175ecb0/0/4, C4<0>, C4<0>;
L_0x175ecb0 .delay 1 (160,160,160) L_0x175ecb0/d;
v0x1657850_0 .net "a", 0 0, L_0x175f0a0;  1 drivers
v0x1657910_0 .net "addSub", 0 0, L_0x175d330;  1 drivers
v0x16579e0_0 .net "andRes", 0 0, L_0x175c690;  1 drivers
v0x1657ab0_0 .net "b", 0 0, L_0x175f200;  1 drivers
v0x1657b80_0 .net "carryIn", 0 0, L_0x175f3b0;  1 drivers
v0x1657c20_0 .net "carryOut", 0 0, L_0x175d810;  1 drivers
v0x1657cf0_0 .net "initialResult", 0 0, L_0x175ecb0;  1 drivers
v0x1657d90_0 .net "isAdd", 0 0, L_0x175dde0;  1 drivers
v0x1657e30_0 .net "isAnd", 0 0, L_0x175e550;  1 drivers
v0x1657f60_0 .net "isNand", 0 0, L_0x175e730;  1 drivers
v0x1658000_0 .net "isNor", 0 0, L_0x175e4e0;  1 drivers
v0x16580a0_0 .net "isOr", 0 0, L_0x175eb10;  1 drivers
v0x1658160_0 .net "isSLT", 0 0, L_0x175e380;  1 drivers
v0x1658220_0 .net "isSub", 0 0, L_0x175df90;  1 drivers
v0x16582e0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1658380_0 .net "isXor", 0 0, L_0x175e1a0;  1 drivers
v0x1658440_0 .net "nandRes", 0 0, L_0x175be70;  1 drivers
v0x16585f0_0 .net "norRes", 0 0, L_0x175a440;  1 drivers
v0x1658690_0 .net "orRes", 0 0, L_0x175a560;  1 drivers
v0x1658730_0 .net "s0", 0 0, L_0x175f4e0;  1 drivers
v0x16587d0_0 .net "s0inv", 0 0, L_0x175da10;  1 drivers
v0x1658890_0 .net "s1", 0 0, L_0x175c900;  1 drivers
v0x1658950_0 .net "s1inv", 0 0, L_0x175db70;  1 drivers
v0x1658a10_0 .net "s2", 0 0, L_0x175c9a0;  1 drivers
v0x1658ad0_0 .net "s2inv", 0 0, L_0x175dc30;  1 drivers
v0x1658b90_0 .net "xorRes", 0 0, L_0x175cf60;  1 drivers
S_0x1656c50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1656950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x175d0c0/d .functor XOR 1, L_0x175f200, L_0x17680a0, C4<0>, C4<0>;
L_0x175d0c0 .delay 1 (40,40,40) L_0x175d0c0/d;
L_0x175d180/d .functor XOR 1, L_0x175f0a0, L_0x175d0c0, C4<0>, C4<0>;
L_0x175d180 .delay 1 (40,40,40) L_0x175d180/d;
L_0x175d330/d .functor XOR 1, L_0x175d180, L_0x175f3b0, C4<0>, C4<0>;
L_0x175d330 .delay 1 (40,40,40) L_0x175d330/d;
L_0x175d530/d .functor AND 1, L_0x175f0a0, L_0x175d0c0, C4<1>, C4<1>;
L_0x175d530 .delay 1 (40,40,40) L_0x175d530/d;
L_0x175d7a0/d .functor AND 1, L_0x175d180, L_0x175f3b0, C4<1>, C4<1>;
L_0x175d7a0 .delay 1 (40,40,40) L_0x175d7a0/d;
L_0x175d810/d .functor OR 1, L_0x175d530, L_0x175d7a0, C4<0>, C4<0>;
L_0x175d810 .delay 1 (40,40,40) L_0x175d810/d;
v0x1656ee0_0 .net "AandB", 0 0, L_0x175d530;  1 drivers
v0x1656fc0_0 .net "BxorSub", 0 0, L_0x175d0c0;  1 drivers
v0x1657080_0 .net "a", 0 0, L_0x175f0a0;  alias, 1 drivers
v0x1657150_0 .net "b", 0 0, L_0x175f200;  alias, 1 drivers
v0x1657210_0 .net "carryin", 0 0, L_0x175f3b0;  alias, 1 drivers
v0x1657320_0 .net "carryout", 0 0, L_0x175d810;  alias, 1 drivers
v0x16573e0_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1657480_0 .net "res", 0 0, L_0x175d330;  alias, 1 drivers
v0x1657540_0 .net "xAorB", 0 0, L_0x175d180;  1 drivers
v0x1657690_0 .net "xAorBandCin", 0 0, L_0x175d7a0;  1 drivers
S_0x1658d70 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x1658f30 .param/l "i" 0 4 165, +C4<011110>;
S_0x1658ff0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1658d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x175f140/d .functor AND 1, L_0x1761b70, L_0x1761cd0, C4<1>, C4<1>;
L_0x175f140 .delay 1 (40,40,40) L_0x175f140/d;
L_0x175e920/d .functor NAND 1, L_0x1761b70, L_0x1761cd0, C4<1>, C4<1>;
L_0x175e920 .delay 1 (20,20,20) L_0x175e920/d;
L_0x175cae0/d .functor OR 1, L_0x1761b70, L_0x1761cd0, C4<0>, C4<0>;
L_0x175cae0 .delay 1 (40,40,40) L_0x175cae0/d;
L_0x175cd20/d .functor NOR 1, L_0x1761b70, L_0x1761cd0, C4<0>, C4<0>;
L_0x175cd20 .delay 1 (20,20,20) L_0x175cd20/d;
L_0x175cde0/d .functor XOR 1, L_0x1761b70, L_0x1761cd0, C4<0>, C4<0>;
L_0x175cde0 .delay 1 (40,40,40) L_0x175cde0/d;
L_0x17604b0/d .functor NOT 1, L_0x175f620, C4<0>, C4<0>, C4<0>;
L_0x17604b0 .delay 1 (10,10,10) L_0x17604b0/d;
L_0x1760610/d .functor NOT 1, L_0x175f6c0, C4<0>, C4<0>, C4<0>;
L_0x1760610 .delay 1 (10,10,10) L_0x1760610/d;
L_0x17606d0/d .functor NOT 1, L_0x175f760, C4<0>, C4<0>, C4<0>;
L_0x17606d0 .delay 1 (10,10,10) L_0x17606d0/d;
L_0x1760880/d .functor AND 1, L_0x175fdf0, L_0x17604b0, L_0x1760610, L_0x17606d0;
L_0x1760880 .delay 1 (80,80,80) L_0x1760880/d;
L_0x1760a30/d .functor AND 1, L_0x175fdf0, L_0x175f620, L_0x1760610, L_0x17606d0;
L_0x1760a30 .delay 1 (80,80,80) L_0x1760a30/d;
L_0x1760c40/d .functor AND 1, L_0x175cde0, L_0x17604b0, L_0x175f6c0, L_0x17606d0;
L_0x1760c40 .delay 1 (80,80,80) L_0x1760c40/d;
L_0x1760e20/d .functor AND 1, L_0x175fdf0, L_0x175f620, L_0x175f6c0, L_0x17606d0;
L_0x1760e20 .delay 1 (80,80,80) L_0x1760e20/d;
L_0x1760ff0/d .functor AND 1, L_0x175f140, L_0x17604b0, L_0x1760610, L_0x175f760;
L_0x1760ff0 .delay 1 (80,80,80) L_0x1760ff0/d;
L_0x17611d0/d .functor AND 1, L_0x175e920, L_0x175f620, L_0x1760610, L_0x175f760;
L_0x17611d0 .delay 1 (80,80,80) L_0x17611d0/d;
L_0x1760f80/d .functor AND 1, L_0x175cd20, L_0x17604b0, L_0x175f6c0, L_0x175f760;
L_0x1760f80 .delay 1 (80,80,80) L_0x1760f80/d;
L_0x17615b0/d .functor AND 1, L_0x175cae0, L_0x175f620, L_0x175f6c0, L_0x175f760;
L_0x17615b0 .delay 1 (80,80,80) L_0x17615b0/d;
L_0x1761780/0/0 .functor OR 1, L_0x1760880, L_0x1760a30, L_0x1760c40, L_0x1760ff0;
L_0x1761780/0/4 .functor OR 1, L_0x17611d0, L_0x1760f80, L_0x17615b0, L_0x1760e20;
L_0x1761780/d .functor OR 1, L_0x1761780/0/0, L_0x1761780/0/4, C4<0>, C4<0>;
L_0x1761780 .delay 1 (160,160,160) L_0x1761780/d;
v0x1659ef0_0 .net "a", 0 0, L_0x1761b70;  1 drivers
v0x1659fb0_0 .net "addSub", 0 0, L_0x175fdf0;  1 drivers
v0x165a080_0 .net "andRes", 0 0, L_0x175f140;  1 drivers
v0x165a150_0 .net "b", 0 0, L_0x1761cd0;  1 drivers
v0x165a220_0 .net "carryIn", 0 0, L_0x175f580;  1 drivers
v0x165a2c0_0 .net "carryOut", 0 0, L_0x17602b0;  1 drivers
v0x165a390_0 .net "initialResult", 0 0, L_0x1761780;  1 drivers
v0x165a430_0 .net "isAdd", 0 0, L_0x1760880;  1 drivers
v0x165a4d0_0 .net "isAnd", 0 0, L_0x1760ff0;  1 drivers
v0x165a600_0 .net "isNand", 0 0, L_0x17611d0;  1 drivers
v0x165a6a0_0 .net "isNor", 0 0, L_0x1760f80;  1 drivers
v0x165a740_0 .net "isOr", 0 0, L_0x17615b0;  1 drivers
v0x165a800_0 .net "isSLT", 0 0, L_0x1760e20;  1 drivers
v0x165a8c0_0 .net "isSub", 0 0, L_0x1760a30;  1 drivers
v0x165a980_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x165aa20_0 .net "isXor", 0 0, L_0x1760c40;  1 drivers
v0x165aae0_0 .net "nandRes", 0 0, L_0x175e920;  1 drivers
v0x165ac90_0 .net "norRes", 0 0, L_0x175cd20;  1 drivers
v0x165ad30_0 .net "orRes", 0 0, L_0x175cae0;  1 drivers
v0x165add0_0 .net "s0", 0 0, L_0x175f620;  1 drivers
v0x165ae70_0 .net "s0inv", 0 0, L_0x17604b0;  1 drivers
v0x165af30_0 .net "s1", 0 0, L_0x175f6c0;  1 drivers
v0x165aff0_0 .net "s1inv", 0 0, L_0x1760610;  1 drivers
v0x165b0b0_0 .net "s2", 0 0, L_0x175f760;  1 drivers
v0x165b170_0 .net "s2inv", 0 0, L_0x17606d0;  1 drivers
v0x165b230_0 .net "xorRes", 0 0, L_0x175cde0;  1 drivers
S_0x16592f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1658ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x175fb80/d .functor XOR 1, L_0x1761cd0, L_0x17680a0, C4<0>, C4<0>;
L_0x175fb80 .delay 1 (40,40,40) L_0x175fb80/d;
L_0x175fc40/d .functor XOR 1, L_0x1761b70, L_0x175fb80, C4<0>, C4<0>;
L_0x175fc40 .delay 1 (40,40,40) L_0x175fc40/d;
L_0x175fdf0/d .functor XOR 1, L_0x175fc40, L_0x175f580, C4<0>, C4<0>;
L_0x175fdf0 .delay 1 (40,40,40) L_0x175fdf0/d;
L_0x175fff0/d .functor AND 1, L_0x1761b70, L_0x175fb80, C4<1>, C4<1>;
L_0x175fff0 .delay 1 (40,40,40) L_0x175fff0/d;
L_0x175cb50/d .functor AND 1, L_0x175fc40, L_0x175f580, C4<1>, C4<1>;
L_0x175cb50 .delay 1 (40,40,40) L_0x175cb50/d;
L_0x17602b0/d .functor OR 1, L_0x175fff0, L_0x175cb50, C4<0>, C4<0>;
L_0x17602b0 .delay 1 (40,40,40) L_0x17602b0/d;
v0x1659580_0 .net "AandB", 0 0, L_0x175fff0;  1 drivers
v0x1659660_0 .net "BxorSub", 0 0, L_0x175fb80;  1 drivers
v0x1659720_0 .net "a", 0 0, L_0x1761b70;  alias, 1 drivers
v0x16597f0_0 .net "b", 0 0, L_0x1761cd0;  alias, 1 drivers
v0x16598b0_0 .net "carryin", 0 0, L_0x175f580;  alias, 1 drivers
v0x16599c0_0 .net "carryout", 0 0, L_0x17602b0;  alias, 1 drivers
v0x1659a80_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x1659b20_0 .net "res", 0 0, L_0x175fdf0;  alias, 1 drivers
v0x1659be0_0 .net "xAorB", 0 0, L_0x175fc40;  1 drivers
v0x1659d30_0 .net "xAorBandCin", 0 0, L_0x175cb50;  1 drivers
S_0x165b410 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x1610160;
 .timescale 0 0;
P_0x165b5d0 .param/l "i" 0 4 165, +C4<011111>;
S_0x165b690 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x165b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1761c10/d .functor AND 1, L_0x1765230, L_0x1761e80, C4<1>, C4<1>;
L_0x1761c10 .delay 1 (40,40,40) L_0x1761c10/d;
L_0x17613c0/d .functor NAND 1, L_0x1765230, L_0x1761e80, C4<1>, C4<1>;
L_0x17613c0 .delay 1 (20,20,20) L_0x17613c0/d;
L_0x175fa50/d .functor OR 1, L_0x1765230, L_0x1761e80, C4<0>, C4<0>;
L_0x175fa50 .delay 1 (40,40,40) L_0x175fa50/d;
L_0x175fac0/d .functor NOR 1, L_0x1765230, L_0x1761e80, C4<0>, C4<0>;
L_0x175fac0 .delay 1 (20,20,20) L_0x175fac0/d;
L_0x17624f0/d .functor XOR 1, L_0x1765230, L_0x1761e80, C4<0>, C4<0>;
L_0x17624f0 .delay 1 (40,40,40) L_0x17624f0/d;
L_0x1762f50/d .functor NOT 1, L_0x1739b30, C4<0>, C4<0>, C4<0>;
L_0x1762f50 .delay 1 (10,10,10) L_0x1762f50/d;
L_0x17630b0/d .functor NOT 1, L_0x1739bd0, C4<0>, C4<0>, C4<0>;
L_0x17630b0 .delay 1 (10,10,10) L_0x17630b0/d;
L_0x1763170/d .functor NOT 1, L_0x1736f70, C4<0>, C4<0>, C4<0>;
L_0x1763170 .delay 1 (10,10,10) L_0x1763170/d;
L_0x1763320/d .functor AND 1, L_0x1762870, L_0x1762f50, L_0x17630b0, L_0x1763170;
L_0x1763320 .delay 1 (80,80,80) L_0x1763320/d;
L_0x17634d0/d .functor AND 1, L_0x1762870, L_0x1739b30, L_0x17630b0, L_0x1763170;
L_0x17634d0 .delay 1 (80,80,80) L_0x17634d0/d;
L_0x17636e0/d .functor AND 1, L_0x17624f0, L_0x1762f50, L_0x1739bd0, L_0x1763170;
L_0x17636e0 .delay 1 (80,80,80) L_0x17636e0/d;
L_0x17638c0/d .functor AND 1, L_0x1762870, L_0x1739b30, L_0x1739bd0, L_0x1763170;
L_0x17638c0 .delay 1 (80,80,80) L_0x17638c0/d;
L_0x1763a90/d .functor AND 1, L_0x1761c10, L_0x1762f50, L_0x17630b0, L_0x1736f70;
L_0x1763a90 .delay 1 (80,80,80) L_0x1763a90/d;
L_0x1763c70/d .functor AND 1, L_0x17613c0, L_0x1739b30, L_0x17630b0, L_0x1736f70;
L_0x1763c70 .delay 1 (80,80,80) L_0x1763c70/d;
L_0x1763a20/d .functor AND 1, L_0x175fac0, L_0x1762f50, L_0x1739bd0, L_0x1736f70;
L_0x1763a20 .delay 1 (80,80,80) L_0x1763a20/d;
L_0x1764050/d .functor AND 1, L_0x175fa50, L_0x1739b30, L_0x1739bd0, L_0x1736f70;
L_0x1764050 .delay 1 (80,80,80) L_0x1764050/d;
L_0x1764220/0/0 .functor OR 1, L_0x1763320, L_0x17634d0, L_0x17636e0, L_0x1763a90;
L_0x1764220/0/4 .functor OR 1, L_0x1763c70, L_0x1763a20, L_0x1764050, L_0x17638c0;
L_0x1764220/d .functor OR 1, L_0x1764220/0/0, L_0x1764220/0/4, C4<0>, C4<0>;
L_0x1764220 .delay 1 (160,160,160) L_0x1764220/d;
v0x165c590_0 .net "a", 0 0, L_0x1765230;  1 drivers
v0x165c650_0 .net "addSub", 0 0, L_0x1762870;  1 drivers
v0x165c720_0 .net "andRes", 0 0, L_0x1761c10;  1 drivers
v0x165c7f0_0 .net "b", 0 0, L_0x1761e80;  1 drivers
v0x165c8c0_0 .net "carryIn", 0 0, L_0x1762440;  1 drivers
v0x165c960_0 .net "carryOut", 0 0, L_0x1762d50;  1 drivers
v0x165ca30_0 .net "initialResult", 0 0, L_0x1764220;  1 drivers
v0x165cad0_0 .net "isAdd", 0 0, L_0x1763320;  1 drivers
v0x165cb70_0 .net "isAnd", 0 0, L_0x1763a90;  1 drivers
v0x165cca0_0 .net "isNand", 0 0, L_0x1763c70;  1 drivers
v0x165cd40_0 .net "isNor", 0 0, L_0x1763a20;  1 drivers
v0x165cde0_0 .net "isOr", 0 0, L_0x1764050;  1 drivers
v0x165cea0_0 .net "isSLT", 0 0, L_0x17638c0;  1 drivers
v0x165cf60_0 .net "isSub", 0 0, L_0x17634d0;  1 drivers
v0x165d020_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x165d0c0_0 .net "isXor", 0 0, L_0x17636e0;  1 drivers
v0x165d180_0 .net "nandRes", 0 0, L_0x17613c0;  1 drivers
v0x165d330_0 .net "norRes", 0 0, L_0x175fac0;  1 drivers
v0x165d3d0_0 .net "orRes", 0 0, L_0x175fa50;  1 drivers
v0x165d470_0 .net "s0", 0 0, L_0x1739b30;  1 drivers
v0x165d510_0 .net "s0inv", 0 0, L_0x1762f50;  1 drivers
v0x165d5d0_0 .net "s1", 0 0, L_0x1739bd0;  1 drivers
v0x165d690_0 .net "s1inv", 0 0, L_0x17630b0;  1 drivers
v0x165d750_0 .net "s2", 0 0, L_0x1736f70;  1 drivers
v0x165d810_0 .net "s2inv", 0 0, L_0x1763170;  1 drivers
v0x165d8d0_0 .net "xorRes", 0 0, L_0x17624f0;  1 drivers
S_0x165b990 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x165b690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1762650/d .functor XOR 1, L_0x1761e80, L_0x17680a0, C4<0>, C4<0>;
L_0x1762650 .delay 1 (40,40,40) L_0x1762650/d;
L_0x1762710/d .functor XOR 1, L_0x1765230, L_0x1762650, C4<0>, C4<0>;
L_0x1762710 .delay 1 (40,40,40) L_0x1762710/d;
L_0x1762870/d .functor XOR 1, L_0x1762710, L_0x1762440, C4<0>, C4<0>;
L_0x1762870 .delay 1 (40,40,40) L_0x1762870/d;
L_0x1762a70/d .functor AND 1, L_0x1765230, L_0x1762650, C4<1>, C4<1>;
L_0x1762a70 .delay 1 (40,40,40) L_0x1762a70/d;
L_0x1762ce0/d .functor AND 1, L_0x1762710, L_0x1762440, C4<1>, C4<1>;
L_0x1762ce0 .delay 1 (40,40,40) L_0x1762ce0/d;
L_0x1762d50/d .functor OR 1, L_0x1762a70, L_0x1762ce0, C4<0>, C4<0>;
L_0x1762d50 .delay 1 (40,40,40) L_0x1762d50/d;
v0x165bc20_0 .net "AandB", 0 0, L_0x1762a70;  1 drivers
v0x165bd00_0 .net "BxorSub", 0 0, L_0x1762650;  1 drivers
v0x165bdc0_0 .net "a", 0 0, L_0x1765230;  alias, 1 drivers
v0x165be90_0 .net "b", 0 0, L_0x1761e80;  alias, 1 drivers
v0x165bf50_0 .net "carryin", 0 0, L_0x1762440;  alias, 1 drivers
v0x165c060_0 .net "carryout", 0 0, L_0x1762d50;  alias, 1 drivers
v0x165c120_0 .net "isSubtract", 0 0, L_0x17680a0;  alias, 1 drivers
v0x165c1c0_0 .net "res", 0 0, L_0x1762870;  alias, 1 drivers
v0x165c280_0 .net "xAorB", 0 0, L_0x1762710;  1 drivers
v0x165c3d0_0 .net "xAorBandCin", 0 0, L_0x1762ce0;  1 drivers
S_0x165dab0 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1636fe0 .param/l "j" 0 4 207, +C4<00>;
L_0x1737010/d .functor AND 1, L_0x1737080, L_0x176d430, C4<1>, C4<1>;
L_0x1737010 .delay 1 (40,40,40) L_0x1737010/d;
v0x165de80_0 .net *"_s1", 0 0, L_0x1737080;  1 drivers
S_0x165df20 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165e130 .param/l "j" 0 4 207, +C4<01>;
L_0x1763e60/d .functor AND 1, L_0x1765430, L_0x176d430, C4<1>, C4<1>;
L_0x1763e60 .delay 1 (40,40,40) L_0x1763e60/d;
v0x165e1f0_0 .net *"_s1", 0 0, L_0x1765430;  1 drivers
S_0x165e2d0 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165e4e0 .param/l "j" 0 4 207, +C4<010>;
L_0x17654d0/d .functor AND 1, L_0x17655e0, L_0x176d430, C4<1>, C4<1>;
L_0x17654d0 .delay 1 (40,40,40) L_0x17654d0/d;
v0x165e5a0_0 .net *"_s1", 0 0, L_0x17655e0;  1 drivers
S_0x165e680 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165e890 .param/l "j" 0 4 207, +C4<011>;
L_0x17657d0/d .functor AND 1, L_0x1766390, L_0x176d430, C4<1>, C4<1>;
L_0x17657d0 .delay 1 (40,40,40) L_0x17657d0/d;
v0x165e950_0 .net *"_s1", 0 0, L_0x1766390;  1 drivers
S_0x165ea30 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165ec40 .param/l "j" 0 4 207, +C4<0100>;
L_0x1766480/d .functor AND 1, L_0x1766540, L_0x176d430, C4<1>, C4<1>;
L_0x1766480 .delay 1 (40,40,40) L_0x1766480/d;
v0x165ed00_0 .net *"_s1", 0 0, L_0x1766540;  1 drivers
S_0x165ede0 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165eff0 .param/l "j" 0 4 207, +C4<0101>;
L_0x1765cd0/d .functor AND 1, L_0x1765d90, L_0x176d430, C4<1>, C4<1>;
L_0x1765cd0 .delay 1 (40,40,40) L_0x1765cd0/d;
v0x165f0b0_0 .net *"_s1", 0 0, L_0x1765d90;  1 drivers
S_0x165f190 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165f3a0 .param/l "j" 0 4 207, +C4<0110>;
L_0x1765e30/d .functor AND 1, L_0x1765f40, L_0x176d430, C4<1>, C4<1>;
L_0x1765e30 .delay 1 (40,40,40) L_0x1765e30/d;
v0x165f460_0 .net *"_s1", 0 0, L_0x1765f40;  1 drivers
S_0x165f540 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165f750 .param/l "j" 0 4 207, +C4<0111>;
L_0x1765740/d .functor AND 1, L_0x1766cf0, L_0x176d430, C4<1>, C4<1>;
L_0x1765740 .delay 1 (40,40,40) L_0x1765740/d;
v0x165f810_0 .net *"_s1", 0 0, L_0x1766cf0;  1 drivers
S_0x165f8f0 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165fb00 .param/l "j" 0 4 207, +C4<01000>;
L_0x1766de0/d .functor AND 1, L_0x1766ea0, L_0x176d430, C4<1>, C4<1>;
L_0x1766de0 .delay 1 (40,40,40) L_0x1766de0/d;
v0x165fbc0_0 .net *"_s1", 0 0, L_0x1766ea0;  1 drivers
S_0x165fca0 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x165feb0 .param/l "j" 0 4 207, +C4<01001>;
L_0x17666a0/d .functor AND 1, L_0x1766760, L_0x176d430, C4<1>, C4<1>;
L_0x17666a0 .delay 1 (40,40,40) L_0x17666a0/d;
v0x165ff70_0 .net *"_s1", 0 0, L_0x1766760;  1 drivers
S_0x1660010 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1660220 .param/l "j" 0 4 207, +C4<01010>;
L_0x17668c0/d .functor AND 1, L_0x1766980, L_0x176d430, C4<1>, C4<1>;
L_0x17668c0 .delay 1 (40,40,40) L_0x17668c0/d;
v0x16602e0_0 .net *"_s1", 0 0, L_0x1766980;  1 drivers
S_0x16603c0 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x16605d0 .param/l "j" 0 4 207, +C4<01011>;
L_0x1766ae0/d .functor AND 1, L_0x1766ba0, L_0x176d430, C4<1>, C4<1>;
L_0x1766ae0 .delay 1 (40,40,40) L_0x1766ae0/d;
v0x1660690_0 .net *"_s1", 0 0, L_0x1766ba0;  1 drivers
S_0x1660770 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1660980 .param/l "j" 0 4 207, +C4<01100>;
L_0x17676c0/d .functor AND 1, L_0x1767730, L_0x176d430, C4<1>, C4<1>;
L_0x17676c0 .delay 1 (40,40,40) L_0x17676c0/d;
v0x1660a40_0 .net *"_s1", 0 0, L_0x1767730;  1 drivers
S_0x1660b20 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1660d30 .param/l "j" 0 4 207, +C4<01101>;
L_0x1767000/d .functor AND 1, L_0x17670c0, L_0x176d430, C4<1>, C4<1>;
L_0x1767000 .delay 1 (40,40,40) L_0x1767000/d;
v0x1660df0_0 .net *"_s1", 0 0, L_0x17670c0;  1 drivers
S_0x1660ed0 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x16610e0 .param/l "j" 0 4 207, +C4<01110>;
L_0x1767220/d .functor AND 1, L_0x17672e0, L_0x176d430, C4<1>, C4<1>;
L_0x1767220 .delay 1 (40,40,40) L_0x1767220/d;
v0x16611a0_0 .net *"_s1", 0 0, L_0x17672e0;  1 drivers
S_0x1661280 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1661490 .param/l "j" 0 4 207, +C4<01111>;
L_0x17660a0/d .functor AND 1, L_0x1766160, L_0x176d430, C4<1>, C4<1>;
L_0x17660a0 .delay 1 (40,40,40) L_0x17660a0/d;
v0x1661550_0 .net *"_s1", 0 0, L_0x1766160;  1 drivers
S_0x1661630 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1661840 .param/l "j" 0 4 207, +C4<010000>;
L_0x1768130/d .functor AND 1, L_0x17681f0, L_0x176d430, C4<1>, C4<1>;
L_0x1768130 .delay 1 (40,40,40) L_0x1768130/d;
v0x1661900_0 .net *"_s1", 0 0, L_0x17681f0;  1 drivers
S_0x16619e0 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1661bf0 .param/l "j" 0 4 207, +C4<010001>;
L_0x1767890/d .functor AND 1, L_0x1767950, L_0x176d430, C4<1>, C4<1>;
L_0x1767890 .delay 1 (40,40,40) L_0x1767890/d;
v0x1661cb0_0 .net *"_s1", 0 0, L_0x1767950;  1 drivers
S_0x1661d90 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1661fa0 .param/l "j" 0 4 207, +C4<010010>;
L_0x1767ab0/d .functor AND 1, L_0x1767b70, L_0x176d430, C4<1>, C4<1>;
L_0x1767ab0 .delay 1 (40,40,40) L_0x1767ab0/d;
v0x1662060_0 .net *"_s1", 0 0, L_0x1767b70;  1 drivers
S_0x1662140 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1662350 .param/l "j" 0 4 207, +C4<010011>;
L_0x1767cd0/d .functor AND 1, L_0x1767d90, L_0x176d430, C4<1>, C4<1>;
L_0x1767cd0 .delay 1 (40,40,40) L_0x1767cd0/d;
v0x1662410_0 .net *"_s1", 0 0, L_0x1767d90;  1 drivers
S_0x16624f0 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1662700 .param/l "j" 0 4 207, +C4<010100>;
L_0x1768a00/d .functor AND 1, L_0x1768ac0, L_0x176d430, C4<1>, C4<1>;
L_0x1768a00 .delay 1 (40,40,40) L_0x1768a00/d;
v0x16627c0_0 .net *"_s1", 0 0, L_0x1768ac0;  1 drivers
S_0x16628a0 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1662ab0 .param/l "j" 0 4 207, +C4<010101>;
L_0x1768350/d .functor AND 1, L_0x1768410, L_0x176d430, C4<1>, C4<1>;
L_0x1768350 .delay 1 (40,40,40) L_0x1768350/d;
v0x1662b70_0 .net *"_s1", 0 0, L_0x1768410;  1 drivers
S_0x1662c50 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1662e60 .param/l "j" 0 4 207, +C4<010110>;
L_0x1768570/d .functor AND 1, L_0x1768630, L_0x176d430, C4<1>, C4<1>;
L_0x1768570 .delay 1 (40,40,40) L_0x1768570/d;
v0x1662f20_0 .net *"_s1", 0 0, L_0x1768630;  1 drivers
S_0x1663000 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1663210 .param/l "j" 0 4 207, +C4<010111>;
L_0x1768790/d .functor AND 1, L_0x1768850, L_0x176d430, C4<1>, C4<1>;
L_0x1768790 .delay 1 (40,40,40) L_0x1768790/d;
v0x16632d0_0 .net *"_s1", 0 0, L_0x1768850;  1 drivers
S_0x16633b0 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x16635c0 .param/l "j" 0 4 207, +C4<011000>;
L_0x17688f0/d .functor AND 1, L_0x1769340, L_0x176d430, C4<1>, C4<1>;
L_0x17688f0 .delay 1 (40,40,40) L_0x17688f0/d;
v0x1663680_0 .net *"_s1", 0 0, L_0x1769340;  1 drivers
S_0x1663760 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1663970 .param/l "j" 0 4 207, +C4<011001>;
L_0x1768c20/d .functor AND 1, L_0x1768ce0, L_0x176d430, C4<1>, C4<1>;
L_0x1768c20 .delay 1 (40,40,40) L_0x1768c20/d;
v0x1663a30_0 .net *"_s1", 0 0, L_0x1768ce0;  1 drivers
S_0x1663b10 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1663d20 .param/l "j" 0 4 207, +C4<011010>;
L_0x1768e40/d .functor AND 1, L_0x1768f00, L_0x176d430, C4<1>, C4<1>;
L_0x1768e40 .delay 1 (40,40,40) L_0x1768e40/d;
v0x1663de0_0 .net *"_s1", 0 0, L_0x1768f00;  1 drivers
S_0x1663ec0 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x16640d0 .param/l "j" 0 4 207, +C4<011011>;
L_0x1769060/d .functor AND 1, L_0x1769120, L_0x176d430, C4<1>, C4<1>;
L_0x1769060 .delay 1 (40,40,40) L_0x1769060/d;
v0x1664190_0 .net *"_s1", 0 0, L_0x1769120;  1 drivers
S_0x1664270 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1664480 .param/l "j" 0 4 207, +C4<011100>;
L_0x17691c0/d .functor AND 1, L_0x1769be0, L_0x176d430, C4<1>, C4<1>;
L_0x17691c0 .delay 1 (40,40,40) L_0x17691c0/d;
v0x1664540_0 .net *"_s1", 0 0, L_0x1769be0;  1 drivers
S_0x1664620 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1664830 .param/l "j" 0 4 207, +C4<011101>;
L_0x17694a0/d .functor AND 1, L_0x1769560, L_0x176d430, C4<1>, C4<1>;
L_0x17694a0 .delay 1 (40,40,40) L_0x17694a0/d;
v0x16648f0_0 .net *"_s1", 0 0, L_0x1769560;  1 drivers
S_0x16649d0 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1664be0 .param/l "j" 0 4 207, +C4<011110>;
L_0x17696c0/d .functor AND 1, L_0x1769780, L_0x176d430, C4<1>, C4<1>;
L_0x17696c0 .delay 1 (40,40,40) L_0x17696c0/d;
v0x1664ca0_0 .net *"_s1", 0 0, L_0x1769780;  1 drivers
S_0x1664d80 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x1610160;
 .timescale 0 0;
P_0x1664f90 .param/l "j" 0 4 207, +C4<011111>;
L_0x176af60/d .functor AND 1, L_0x1767f40, L_0x176d430, C4<1>, C4<1>;
L_0x176af60 .delay 1 (40,40,40) L_0x176af60/d;
v0x1665050_0 .net *"_s1", 0 0, L_0x1767f40;  1 drivers
S_0x1665130 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x1610160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x176b520/d .functor XOR 1, L_0x176bcc0, L_0x17680a0, C4<0>, C4<0>;
L_0x176b520 .delay 1 (40,40,40) L_0x176b520/d;
L_0x176b5e0/d .functor NOT 1, L_0x176ca70, C4<0>, C4<0>, C4<0>;
L_0x176b5e0 .delay 1 (10,10,10) L_0x176b5e0/d;
L_0x176b740/d .functor NOT 1, L_0x176b520, C4<0>, C4<0>, C4<0>;
L_0x176b740 .delay 1 (10,10,10) L_0x176b740/d;
L_0x176b850/d .functor NOT 1, L_0x176bdb0, C4<0>, C4<0>, C4<0>;
L_0x176b850 .delay 1 (10,10,10) L_0x176b850/d;
L_0x176b9b0/d .functor AND 1, L_0x176ca70, L_0x176b520, C4<1>, C4<1>;
L_0x176b9b0 .delay 1 (40,40,40) L_0x176b9b0/d;
L_0x176c400/d .functor AND 1, L_0x176b5e0, L_0x176b740, C4<1>, C4<1>;
L_0x176c400 .delay 1 (40,40,40) L_0x176c400/d;
L_0x176c510/d .functor AND 1, L_0x176b9b0, L_0x176b850, C4<1>, C4<1>;
L_0x176c510 .delay 1 (40,40,40) L_0x176c510/d;
L_0x176c6c0/d .functor AND 1, L_0x176c400, L_0x176bdb0, C4<1>, C4<1>;
L_0x176c6c0 .delay 1 (40,40,40) L_0x176c6c0/d;
L_0x176c8c0/d .functor OR 1, L_0x176c510, L_0x176c6c0, C4<0>, C4<0>;
L_0x176c8c0 .delay 1 (40,40,40) L_0x176c8c0/d;
v0x165dd20_0 .net "BxorSub", 0 0, L_0x176b520;  1 drivers
v0x1665710_0 .net "a", 0 0, L_0x176ca70;  1 drivers
v0x16657b0_0 .net "aAndB", 0 0, L_0x176b9b0;  1 drivers
v0x1665850_0 .net "b", 0 0, L_0x176bcc0;  1 drivers
v0x16658f0_0 .net "negToPos", 0 0, L_0x176c510;  1 drivers
v0x1665a00_0 .net "notA", 0 0, L_0x176b5e0;  1 drivers
v0x1665ac0_0 .net "notB", 0 0, L_0x176b740;  1 drivers
v0x1665b80_0 .net "notS", 0 0, L_0x176b850;  1 drivers
v0x1665c40_0 .net "notaAndNotb", 0 0, L_0x176c400;  1 drivers
v0x1665d90_0 .net "overflow", 0 0, L_0x176c8c0;  alias, 1 drivers
v0x1665e50_0 .net "posToNeg", 0 0, L_0x176c6c0;  1 drivers
v0x1665f10_0 .net "s", 0 0, L_0x176bdb0;  1 drivers
v0x1665fd0_0 .net "sub", 0 0, L_0x17680a0;  alias, 1 drivers
S_0x1637cb0 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x1610160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x176cf30/0/0 .functor OR 1, L_0x176d260, L_0x176d150, L_0x176e0f0, L_0x176e1e0;
L_0x176cf30/0/4 .functor OR 1, L_0x176e2d0, L_0x176e3c0, L_0x176e4b0, L_0x176e5a0;
L_0x176cf30/0/8 .functor OR 1, L_0x176e6e0, L_0x176dfe0, L_0x176ea40, L_0x176eae0;
L_0x176cf30/0/12 .functor OR 1, L_0x176ec40, L_0x176ed30, L_0x176eea0, L_0x176ef90;
L_0x176cf30/0/16 .functor OR 1, L_0x176f110, L_0x176f200, L_0x176f390, L_0x176f430;
L_0x176cf30/0/20 .functor OR 1, L_0x176f2f0, L_0x176f620, L_0x176f520, L_0x176f820;
L_0x176cf30/0/24 .functor OR 1, L_0x176f710, L_0x176e7d0, L_0x176e9a0, L_0x176f910;
L_0x176cf30/0/28 .functor OR 1, L_0x176e8c0, L_0x176ff80, L_0x176fe40, L_0x1770170;
L_0x176cf30/1/0 .functor OR 1, L_0x176cf30/0/0, L_0x176cf30/0/4, L_0x176cf30/0/8, L_0x176cf30/0/12;
L_0x176cf30/1/4 .functor OR 1, L_0x176cf30/0/16, L_0x176cf30/0/20, L_0x176cf30/0/24, L_0x176cf30/0/28;
L_0x176cf30/d .functor NOR 1, L_0x176cf30/1/0, L_0x176cf30/1/4, C4<0>, C4<0>;
L_0x176cf30 .delay 1 (320,320,320) L_0x176cf30/d;
v0x1637ee0_0 .net *"_s10", 0 0, L_0x176e2d0;  1 drivers
v0x1666880_0 .net *"_s12", 0 0, L_0x176e3c0;  1 drivers
v0x1666920_0 .net *"_s14", 0 0, L_0x176e4b0;  1 drivers
v0x16669c0_0 .net *"_s16", 0 0, L_0x176e5a0;  1 drivers
v0x1666a80_0 .net *"_s18", 0 0, L_0x176e6e0;  1 drivers
v0x1666bb0_0 .net *"_s2", 0 0, L_0x176d260;  1 drivers
v0x1666c90_0 .net *"_s20", 0 0, L_0x176dfe0;  1 drivers
v0x1666d70_0 .net *"_s22", 0 0, L_0x176ea40;  1 drivers
v0x1666e50_0 .net *"_s24", 0 0, L_0x176eae0;  1 drivers
v0x1666fc0_0 .net *"_s26", 0 0, L_0x176ec40;  1 drivers
v0x16670a0_0 .net *"_s28", 0 0, L_0x176ed30;  1 drivers
v0x1667180_0 .net *"_s30", 0 0, L_0x176eea0;  1 drivers
v0x1667260_0 .net *"_s32", 0 0, L_0x176ef90;  1 drivers
v0x1667340_0 .net *"_s34", 0 0, L_0x176f110;  1 drivers
v0x1667420_0 .net *"_s36", 0 0, L_0x176f200;  1 drivers
v0x1667500_0 .net *"_s38", 0 0, L_0x176f390;  1 drivers
v0x16675e0_0 .net *"_s4", 0 0, L_0x176d150;  1 drivers
v0x1667790_0 .net *"_s40", 0 0, L_0x176f430;  1 drivers
v0x1667830_0 .net *"_s42", 0 0, L_0x176f2f0;  1 drivers
v0x1667910_0 .net *"_s44", 0 0, L_0x176f620;  1 drivers
v0x16679f0_0 .net *"_s46", 0 0, L_0x176f520;  1 drivers
v0x1667ad0_0 .net *"_s48", 0 0, L_0x176f820;  1 drivers
v0x1667bb0_0 .net *"_s50", 0 0, L_0x176f710;  1 drivers
v0x1667c90_0 .net *"_s52", 0 0, L_0x176e7d0;  1 drivers
v0x1667d70_0 .net *"_s54", 0 0, L_0x176e9a0;  1 drivers
v0x1667e50_0 .net *"_s56", 0 0, L_0x176f910;  1 drivers
v0x1667f30_0 .net *"_s58", 0 0, L_0x176e8c0;  1 drivers
v0x1668010_0 .net *"_s6", 0 0, L_0x176e0f0;  1 drivers
v0x16680f0_0 .net *"_s60", 0 0, L_0x176ff80;  1 drivers
v0x16681d0_0 .net *"_s62", 0 0, L_0x176fe40;  1 drivers
v0x16682b0_0 .net *"_s64", 0 0, L_0x1770170;  1 drivers
v0x1668390_0 .net *"_s8", 0 0, L_0x176e1e0;  1 drivers
v0x1668470_0 .net8 "bitt", 31 0, RS_0x7f5687fdd198;  alias, 2 drivers
v0x16676a0_0 .net "out", 0 0, L_0x176cf30;  alias, 1 drivers
L_0x176d260 .part RS_0x7f5687fdd198, 0, 1;
L_0x176d150 .part RS_0x7f5687fdd198, 1, 1;
L_0x176e0f0 .part RS_0x7f5687fdd198, 2, 1;
L_0x176e1e0 .part RS_0x7f5687fdd198, 3, 1;
L_0x176e2d0 .part RS_0x7f5687fdd198, 4, 1;
L_0x176e3c0 .part RS_0x7f5687fdd198, 5, 1;
L_0x176e4b0 .part RS_0x7f5687fdd198, 6, 1;
L_0x176e5a0 .part RS_0x7f5687fdd198, 7, 1;
L_0x176e6e0 .part RS_0x7f5687fdd198, 8, 1;
L_0x176dfe0 .part RS_0x7f5687fdd198, 9, 1;
L_0x176ea40 .part RS_0x7f5687fdd198, 10, 1;
L_0x176eae0 .part RS_0x7f5687fdd198, 11, 1;
L_0x176ec40 .part RS_0x7f5687fdd198, 12, 1;
L_0x176ed30 .part RS_0x7f5687fdd198, 13, 1;
L_0x176eea0 .part RS_0x7f5687fdd198, 14, 1;
L_0x176ef90 .part RS_0x7f5687fdd198, 15, 1;
L_0x176f110 .part RS_0x7f5687fdd198, 16, 1;
L_0x176f200 .part RS_0x7f5687fdd198, 17, 1;
L_0x176f390 .part RS_0x7f5687fdd198, 18, 1;
L_0x176f430 .part RS_0x7f5687fdd198, 19, 1;
L_0x176f2f0 .part RS_0x7f5687fdd198, 20, 1;
L_0x176f620 .part RS_0x7f5687fdd198, 21, 1;
L_0x176f520 .part RS_0x7f5687fdd198, 22, 1;
L_0x176f820 .part RS_0x7f5687fdd198, 23, 1;
L_0x176f710 .part RS_0x7f5687fdd198, 24, 1;
L_0x176e7d0 .part RS_0x7f5687fdd198, 25, 1;
L_0x176e9a0 .part RS_0x7f5687fdd198, 26, 1;
L_0x176f910 .part RS_0x7f5687fdd198, 27, 1;
L_0x176e8c0 .part RS_0x7f5687fdd198, 28, 1;
L_0x176ff80 .part RS_0x7f5687fdd198, 29, 1;
L_0x176fe40 .part RS_0x7f5687fdd198, 30, 1;
L_0x1770170 .part RS_0x7f5687fdd198, 31, 1;
S_0x166bb80 .scope module, "alumain" "alu" 3 136, 4 145 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1840120/d .functor OR 1, L_0x1842920, L_0x1842a80, C4<0>, C4<0>;
L_0x1840120 .delay 1 (40,40,40) L_0x1840120/d;
L_0x1842d30/d .functor OR 1, L_0x1840120, L_0x1840120, C4<0>, C4<0>;
L_0x1842d30 .delay 1 (40,40,40) L_0x1842d30/d;
L_0x1842e40/d .functor OR 1, L_0x1843be0, L_0x18434b0, C4<0>, C4<0>;
L_0x1842e40 .delay 1 (40,40,40) L_0x1842e40/d;
L_0x1844bd0/d .functor NOT 1, L_0x1843f20, C4<0>, C4<0>, C4<0>;
L_0x1844bd0 .delay 1 (10,10,10) L_0x1844bd0/d;
L_0x1844080/d .functor NOT 1, L_0x1844940, C4<0>, C4<0>, C4<0>;
L_0x1844080 .delay 1 (10,10,10) L_0x1844080/d;
L_0x1844140/d .functor AND 1, L_0x1844bd0, L_0x18442a0, L_0x1845400, C4<1>;
L_0x1844140 .delay 1 (60,60,60) L_0x1844140/d;
L_0x18454a0/d .functor NOT 1, L_0x1844140, C4<0>, C4<0>, C4<0>;
L_0x18454a0 .delay 1 (10,10,10) L_0x18454a0/d;
L_0x18455b0/d .functor AND 1, L_0x1845760, L_0x1844080, L_0x1844140, C4<1>;
L_0x18455b0 .delay 1 (60,60,60) L_0x18455b0/d;
L_0x1844d30/d .functor OR 1, L_0x1844e90, L_0x18455b0, C4<0>, C4<0>;
L_0x1844d30 .delay 1 (40,40,40) L_0x1844d30/d;
v0x16e4480_0 .net "SLTval", 0 0, L_0x18455b0;  1 drivers
v0x16e4540_0 .net *"_s321", 0 0, L_0x183c1f0;  1 drivers
v0x16e4620_0 .net *"_s324", 0 0, L_0x183a530;  1 drivers
v0x16e4710_0 .net *"_s327", 0 0, L_0x183d630;  1 drivers
v0x16e47f0_0 .net *"_s330", 0 0, L_0x183d790;  1 drivers
v0x16e4920_0 .net *"_s333", 0 0, L_0x183da60;  1 drivers
v0x16e4a00_0 .net *"_s336", 0 0, L_0x183e030;  1 drivers
v0x16e4ae0_0 .net *"_s339", 0 0, L_0x183e250;  1 drivers
v0x16e4bc0_0 .net *"_s342", 0 0, L_0x183d850;  1 drivers
v0x16e4d30_0 .net *"_s345", 0 0, L_0x183ee60;  1 drivers
v0x16e4e10_0 .net *"_s348", 0 0, L_0x183e6b0;  1 drivers
v0x16e4ef0_0 .net *"_s351", 0 0, L_0x183e8d0;  1 drivers
v0x16e4fd0_0 .net *"_s354", 0 0, L_0x183eaf0;  1 drivers
v0x16e50b0_0 .net *"_s357", 0 0, L_0x183f740;  1 drivers
v0x16e5190_0 .net *"_s360", 0 0, L_0x183f080;  1 drivers
v0x16e5270_0 .net *"_s363", 0 0, L_0x183f2a0;  1 drivers
v0x16e5350_0 .net *"_s366", 0 0, L_0x183e470;  1 drivers
v0x16e5500_0 .net *"_s369", 0 0, L_0x18401b0;  1 drivers
v0x16e55a0_0 .net *"_s372", 0 0, L_0x183f910;  1 drivers
v0x16e5680_0 .net *"_s375", 0 0, L_0x183fb30;  1 drivers
v0x16e5760_0 .net *"_s378", 0 0, L_0x183fd50;  1 drivers
v0x16e5840_0 .net *"_s381", 0 0, L_0x1840a80;  1 drivers
v0x16e5920_0 .net *"_s384", 0 0, L_0x18403d0;  1 drivers
v0x16e5a00_0 .net *"_s387", 0 0, L_0x18405f0;  1 drivers
v0x16e5ae0_0 .net *"_s390", 0 0, L_0x1840810;  1 drivers
v0x16e5bc0_0 .net *"_s393", 0 0, L_0x1840970;  1 drivers
v0x16e5ca0_0 .net *"_s396", 0 0, L_0x1840ca0;  1 drivers
v0x16e5d80_0 .net *"_s399", 0 0, L_0x1840ec0;  1 drivers
v0x16e5e60_0 .net *"_s402", 0 0, L_0x18410e0;  1 drivers
v0x16e5f40_0 .net *"_s405", 0 0, L_0x1841240;  1 drivers
v0x16e6020_0 .net *"_s408", 0 0, L_0x1841520;  1 drivers
v0x16e6100_0 .net *"_s411", 0 0, L_0x1841740;  1 drivers
v0x16e61e0_0 .net *"_s414", 0 0, L_0x1842fe0;  1 drivers
v0x16e5430_0 .net *"_s420", 0 0, L_0x1842920;  1 drivers
v0x16e64b0_0 .net *"_s422", 0 0, L_0x1842a80;  1 drivers
v0x16e6590_0 .net *"_s424", 0 0, L_0x1842d30;  1 drivers
v0x16e6670_0 .net *"_s429", 0 0, L_0x1843be0;  1 drivers
v0x16e6750_0 .net *"_s431", 0 0, L_0x18434b0;  1 drivers
v0x16e6830_0 .net *"_s440", 0 0, L_0x1843f20;  1 drivers
v0x16e6910_0 .net *"_s444", 0 0, L_0x18442a0;  1 drivers
v0x16e69f0_0 .net *"_s446", 0 0, L_0x1845400;  1 drivers
v0x16e6ad0_0 .net *"_s450", 0 0, L_0x1845760;  1 drivers
v0x16e6bb0_0 .net *"_s452", 0 0, L_0x1844d30;  1 drivers
v0x16e6c90_0 .net *"_s455", 0 0, L_0x1844e90;  1 drivers
v0x16e6d70_0 .net "carryOut", 32 0, L_0x1842b70;  1 drivers
v0x16e6e50_0 .net "carryout", 0 0, L_0x1842e40;  alias, 1 drivers
v0x16e6f10_0 .net "command", 2 0, v0x16ea440_0;  alias, 1 drivers
v0x16e6ff0_0 .net "initialResult", 31 0, L_0x183c970;  1 drivers
v0x16e70d0_0 .net "isSLT", 0 0, L_0x1844140;  1 drivers
v0x16e7190_0 .net "isSLTinv", 0 0, L_0x18454a0;  1 drivers
v0x16e7250_0 .net "isSubtract", 0 0, L_0x1840120;  1 drivers
v0x16e72f0_0 .net "operandA", 31 0, L_0x17e6770;  alias, 1 drivers
v0x16e73d0_0 .net "operandB", 31 0, L_0x1848900;  alias, 1 drivers
v0x16e74b0_0 .net "overflow", 0 0, L_0x1844940;  alias, 1 drivers
v0x16e7550_0 .net "overflowInv", 0 0, L_0x1844080;  1 drivers
v0x16e75f0_0 .net8 "result", 31 0, RS_0x7f5687f9fe68;  alias, 2 drivers
v0x16e76e0_0 .net "s2inv", 0 0, L_0x1844bd0;  1 drivers
v0x16e7780_0 .net "zero", 0 0, L_0x1844ff0;  alias, 1 drivers
L_0x17e9650 .part L_0x17e6770, 0, 1;
L_0x17e97b0 .part L_0x1848900, 0, 1;
L_0x17e7cf0 .part L_0x1842b70, 0, 1;
L_0x17e99f0 .part v0x16ea440_0, 0, 1;
L_0x17e9a90 .part v0x16ea440_0, 1, 1;
L_0x17e9bc0 .part v0x16ea440_0, 2, 1;
L_0x17ec020 .part L_0x17e6770, 1, 1;
L_0x17ec290 .part L_0x1848900, 1, 1;
L_0x17e9ed0 .part L_0x1842b70, 1, 1;
L_0x17ec4d0 .part v0x16ea440_0, 0, 1;
L_0x17ec570 .part v0x16ea440_0, 1, 1;
L_0x17ec610 .part v0x16ea440_0, 2, 1;
L_0x17eebf0 .part L_0x17e6770, 2, 1;
L_0x17eed50 .part L_0x1848900, 2, 1;
L_0x17eca10 .part L_0x1842b70, 2, 1;
L_0x17eef90 .part v0x16ea440_0, 0, 1;
L_0x17ef0c0 .part v0x16ea440_0, 1, 1;
L_0x17ef160 .part v0x16ea440_0, 2, 1;
L_0x17f1680 .part L_0x17e6770, 3, 1;
L_0x17f17e0 .part L_0x1848900, 3, 1;
L_0x17ef200 .part L_0x1842b70, 3, 1;
L_0x17f1ab0 .part v0x16ea440_0, 0, 1;
L_0x17f1b50 .part v0x16ea440_0, 1, 1;
L_0x17f1bf0 .part v0x16ea440_0, 2, 1;
L_0x17f40c0 .part L_0x17e6770, 4, 1;
L_0x17f4220 .part L_0x1848900, 4, 1;
L_0x17f1e90 .part L_0x1842b70, 4, 1;
L_0x17f44b0 .part v0x16ea440_0, 0, 1;
L_0x17f43d0 .part v0x16ea440_0, 1, 1;
L_0x17ec6b0 .part v0x16ea440_0, 2, 1;
L_0x17f6c60 .part L_0x17e6770, 5, 1;
L_0x17f6dc0 .part L_0x1848900, 5, 1;
L_0x17f4850 .part L_0x1842b70, 5, 1;
L_0x17f7190 .part v0x16ea440_0, 0, 1;
L_0x17f7080 .part v0x16ea440_0, 1, 1;
L_0x17f7350 .part v0x16ea440_0, 2, 1;
L_0x17f9840 .part L_0x17e6770, 6, 1;
L_0x17f99a0 .part L_0x1848900, 6, 1;
L_0x17f7570 .part L_0x1842b70, 6, 1;
L_0x17f7480 .part v0x16ea440_0, 0, 1;
L_0x17f9ca0 .part v0x16ea440_0, 1, 1;
L_0x17f9d40 .part v0x16ea440_0, 2, 1;
L_0x17fc310 .part L_0x17e6770, 7, 1;
L_0x17fc470 .part L_0x1848900, 7, 1;
L_0x17f9de0 .part L_0x1842b70, 7, 1;
L_0x17f9e80 .part v0x16ea440_0, 0, 1;
L_0x17fc620 .part v0x16ea440_0, 1, 1;
L_0x17fc6c0 .part v0x16ea440_0, 2, 1;
L_0x17fee30 .part L_0x17e6770, 8, 1;
L_0x17fef90 .part L_0x1848900, 8, 1;
L_0x17fcca0 .part L_0x1842b70, 8, 1;
L_0x17fc930 .part v0x16ea440_0, 0, 1;
L_0x17ff2f0 .part v0x16ea440_0, 1, 1;
L_0x17ff390 .part v0x16ea440_0, 2, 1;
L_0x1801890 .part L_0x17e6770, 9, 1;
L_0x17ec180 .part L_0x1848900, 9, 1;
L_0x17ff6b0 .part L_0x1842b70, 9, 1;
L_0x17ff4c0 .part v0x16ea440_0, 0, 1;
L_0x1801ef0 .part v0x16ea440_0, 1, 1;
L_0x1801f90 .part v0x16ea440_0, 2, 1;
L_0x1804610 .part L_0x17e6770, 10, 1;
L_0x1804770 .part L_0x1848900, 10, 1;
L_0x1804920 .part L_0x1842b70, 10, 1;
L_0x18049c0 .part v0x16ea440_0, 0, 1;
L_0x1804a60 .part v0x16ea440_0, 1, 1;
L_0x1804b00 .part v0x16ea440_0, 2, 1;
L_0x1807010 .part L_0x17e6770, 11, 1;
L_0x1807170 .part L_0x1848900, 11, 1;
L_0x1804e80 .part L_0x1842b70, 11, 1;
L_0x1804c30 .part v0x16ea440_0, 0, 1;
L_0x1804cd0 .part v0x16ea440_0, 1, 1;
L_0x1807560 .part v0x16ea440_0, 2, 1;
L_0x1809a30 .part L_0x17e6770, 12, 1;
L_0x1809b90 .part L_0x1848900, 12, 1;
L_0x18078a0 .part L_0x1842b70, 12, 1;
L_0x1807690 .part v0x16ea440_0, 0, 1;
L_0x1807730 .part v0x16ea440_0, 1, 1;
L_0x1809fb0 .part v0x16ea440_0, 2, 1;
L_0x180c400 .part L_0x17e6770, 13, 1;
L_0x180c560 .part L_0x1848900, 13, 1;
L_0x17f6f70 .part L_0x1842b70, 13, 1;
L_0x180c9b0 .part v0x16ea440_0, 0, 1;
L_0x180a050 .part v0x16ea440_0, 1, 1;
L_0x180a0f0 .part v0x16ea440_0, 2, 1;
L_0x180ef80 .part L_0x17e6770, 14, 1;
L_0x180f0e0 .part L_0x1848900, 14, 1;
L_0x180cd50 .part L_0x1842b70, 14, 1;
L_0x180cae0 .part v0x16ea440_0, 0, 1;
L_0x180cb80 .part v0x16ea440_0, 1, 1;
L_0x180cc20 .part v0x16ea440_0, 2, 1;
L_0x18119f0 .part L_0x17e6770, 15, 1;
L_0x1811b50 .part L_0x1848900, 15, 1;
L_0x180f7c0 .part L_0x1842b70, 15, 1;
L_0x17fc790 .part v0x16ea440_0, 0, 1;
L_0x1812000 .part v0x16ea440_0, 1, 1;
L_0x18120a0 .part v0x16ea440_0, 2, 1;
L_0x1814560 .part L_0x17e6770, 16, 1;
L_0x18146c0 .part L_0x1848900, 16, 1;
L_0x1814870 .part L_0x1842b70, 16, 1;
L_0x18149a0 .part v0x16ea440_0, 0, 1;
L_0x1812140 .part v0x16ea440_0, 1, 1;
L_0x18121e0 .part v0x16ea440_0, 2, 1;
L_0x1816fa0 .part L_0x17e6770, 17, 1;
L_0x1817100 .part L_0x1848900, 17, 1;
L_0x1814a40 .part L_0x1842b70, 17, 1;
L_0x1814ae0 .part v0x16ea440_0, 0, 1;
L_0x1814b80 .part v0x16ea440_0, 1, 1;
L_0x1814c20 .part v0x16ea440_0, 2, 1;
L_0x1819a00 .part L_0x17e6770, 18, 1;
L_0x1819b60 .part L_0x1848900, 18, 1;
L_0x18177d0 .part L_0x1842b70, 18, 1;
L_0x1817340 .part v0x16ea440_0, 0, 1;
L_0x18173e0 .part v0x16ea440_0, 1, 1;
L_0x1817480 .part v0x16ea440_0, 2, 1;
L_0x181c460 .part L_0x17e6770, 19, 1;
L_0x181c5c0 .part L_0x1848900, 19, 1;
L_0x1819d10 .part L_0x1842b70, 19, 1;
L_0x1819db0 .part v0x16ea440_0, 0, 1;
L_0x1819e50 .part v0x16ea440_0, 1, 1;
L_0x1819ef0 .part v0x16ea440_0, 2, 1;
L_0x181eee0 .part L_0x17e6770, 20, 1;
L_0x181f040 .part L_0x1848900, 20, 1;
L_0x181c770 .part L_0x1842b70, 20, 1;
L_0x181c810 .part v0x16ea440_0, 0, 1;
L_0x181c8b0 .part v0x16ea440_0, 1, 1;
L_0x181c950 .part v0x16ea440_0, 2, 1;
L_0x1821d60 .part L_0x17e6770, 21, 1;
L_0x1821ec0 .part L_0x1848900, 21, 1;
L_0x1822070 .part L_0x1842b70, 21, 1;
L_0x1822110 .part v0x16ea440_0, 0, 1;
L_0x1802030 .part v0x16ea440_0, 1, 1;
L_0x18020d0 .part v0x16ea440_0, 2, 1;
L_0x1824800 .part L_0x17e6770, 22, 1;
L_0x1824960 .part L_0x1848900, 22, 1;
L_0x1824b10 .part L_0x1842b70, 22, 1;
L_0x1824c40 .part v0x16ea440_0, 0, 1;
L_0x18221b0 .part v0x16ea440_0, 1, 1;
L_0x1822250 .part v0x16ea440_0, 2, 1;
L_0x18272b0 .part L_0x17e6770, 23, 1;
L_0x1827410 .part L_0x1848900, 23, 1;
L_0x1824ce0 .part L_0x1842b70, 23, 1;
L_0x1824d80 .part v0x16ea440_0, 0, 1;
L_0x1824e20 .part v0x16ea440_0, 1, 1;
L_0x1824ec0 .part v0x16ea440_0, 2, 1;
L_0x1829d20 .part L_0x17e6770, 24, 1;
L_0x1829e80 .part L_0x1848900, 24, 1;
L_0x1827aa0 .part L_0x1842b70, 24, 1;
L_0x1827650 .part v0x16ea440_0, 0, 1;
L_0x18276f0 .part v0x16ea440_0, 1, 1;
L_0x1827790 .part v0x16ea440_0, 2, 1;
L_0x182c730 .part L_0x17e6770, 25, 1;
L_0x18019f0 .part L_0x1848900, 25, 1;
L_0x182a030 .part L_0x1842b70, 25, 1;
L_0x182a0d0 .part v0x16ea440_0, 0, 1;
L_0x182a170 .part v0x16ea440_0, 1, 1;
L_0x182a210 .part v0x16ea440_0, 2, 1;
L_0x182f340 .part L_0x17e6770, 26, 1;
L_0x182f4a0 .part L_0x1848900, 26, 1;
L_0x182f650 .part L_0x1842b70, 26, 1;
L_0x182f780 .part v0x16ea440_0, 0, 1;
L_0x182cca0 .part v0x16ea440_0, 1, 1;
L_0x182cd40 .part v0x16ea440_0, 2, 1;
L_0x1831dc0 .part L_0x17e6770, 27, 1;
L_0x1831f20 .part L_0x1848900, 27, 1;
L_0x182f820 .part L_0x1842b70, 27, 1;
L_0x182f8c0 .part v0x16ea440_0, 0, 1;
L_0x182f960 .part v0x16ea440_0, 1, 1;
L_0x182fa00 .part v0x16ea440_0, 2, 1;
L_0x18347d0 .part L_0x17e6770, 28, 1;
L_0x1834930 .part L_0x1848900, 28, 1;
L_0x1834ae0 .part L_0x1842b70, 28, 1;
L_0x1834c10 .part v0x16ea440_0, 0, 1;
L_0x18320d0 .part v0x16ea440_0, 1, 1;
L_0x1832170 .part v0x16ea440_0, 2, 1;
L_0x1837260 .part L_0x17e6770, 29, 1;
L_0x18373c0 .part L_0x1848900, 29, 1;
L_0x180c710 .part L_0x1842b70, 29, 1;
L_0x180c7b0 .part v0x16ea440_0, 0, 1;
L_0x180c850 .part v0x16ea440_0, 1, 1;
L_0x1834cb0 .part v0x16ea440_0, 2, 1;
L_0x1839ea0 .part L_0x17e6770, 30, 1;
L_0x183a000 .part L_0x1848900, 30, 1;
L_0x1837980 .part L_0x1842b70, 30, 1;
L_0x1837a20 .part v0x16ea440_0, 0, 1;
L_0x1837ac0 .part v0x16ea440_0, 1, 1;
L_0x1837b60 .part v0x16ea440_0, 2, 1;
LS_0x183c970_0_0 .concat8 [ 1 1 1 1], L_0x17e9260, L_0x17ebc30, L_0x17ee800, L_0x17f1290;
LS_0x183c970_0_4 .concat8 [ 1 1 1 1], L_0x17f3cd0, L_0x17f6870, L_0x17f9450, L_0x17fbf20;
LS_0x183c970_0_8 .concat8 [ 1 1 1 1], L_0x17fea40, L_0x18014a0, L_0x1804220, L_0x1806c20;
LS_0x183c970_0_12 .concat8 [ 1 1 1 1], L_0x1809640, L_0x180c010, L_0x180eb90, L_0x1811600;
LS_0x183c970_0_16 .concat8 [ 1 1 1 1], L_0x1814170, L_0x1816bb0, L_0x1819610, L_0x181c070;
LS_0x183c970_0_20 .concat8 [ 1 1 1 1], L_0x181eaf0, L_0x1821970, L_0x1824410, L_0x1826ec0;
LS_0x183c970_0_24 .concat8 [ 1 1 1 1], L_0x1829930, L_0x182c340, L_0x182ef50, L_0x18319d0;
LS_0x183c970_0_28 .concat8 [ 1 1 1 1], L_0x18343e0, L_0x1836e70, L_0x1839ab0, L_0x183c580;
LS_0x183c970_1_0 .concat8 [ 4 4 4 4], LS_0x183c970_0_0, LS_0x183c970_0_4, LS_0x183c970_0_8, LS_0x183c970_0_12;
LS_0x183c970_1_4 .concat8 [ 4 4 4 4], LS_0x183c970_0_16, LS_0x183c970_0_20, LS_0x183c970_0_24, LS_0x183c970_0_28;
L_0x183c970 .concat8 [ 16 16 0 0], LS_0x183c970_1_0, LS_0x183c970_1_4;
L_0x183d590 .part L_0x17e6770, 31, 1;
L_0x183a1b0 .part L_0x1848900, 31, 1;
L_0x1837e50 .part L_0x1842b70, 31, 1;
L_0x180f320 .part v0x16ea440_0, 0, 1;
L_0x180f3c0 .part v0x16ea440_0, 1, 1;
L_0x180f460 .part v0x16ea440_0, 2, 1;
L_0x183a3f0 .part L_0x183c970, 0, 1;
L_0x183a640 .part L_0x183c970, 1, 1;
L_0x183d6f0 .part L_0x183c970, 2, 1;
L_0x183d970 .part L_0x183c970, 3, 1;
L_0x183db70 .part L_0x183c970, 4, 1;
L_0x183e0f0 .part L_0x183c970, 5, 1;
L_0x183e310 .part L_0x183c970, 6, 1;
L_0x183e580 .part L_0x183c970, 7, 1;
L_0x183ef20 .part L_0x183c970, 8, 1;
L_0x183e770 .part L_0x183c970, 9, 1;
L_0x183e990 .part L_0x183c970, 10, 1;
L_0x183ebb0 .part L_0x183c970, 11, 1;
L_0x183f7b0 .part L_0x183c970, 12, 1;
L_0x183f140 .part L_0x183c970, 13, 1;
L_0x183f360 .part L_0x183c970, 14, 1;
L_0x183ed00 .part L_0x183c970, 15, 1;
L_0x1840270 .part L_0x183c970, 16, 1;
L_0x183f9d0 .part L_0x183c970, 17, 1;
L_0x183fbf0 .part L_0x183c970, 18, 1;
L_0x183fe10 .part L_0x183c970, 19, 1;
L_0x1840b40 .part L_0x183c970, 20, 1;
L_0x1840490 .part L_0x183c970, 21, 1;
L_0x18406b0 .part L_0x183c970, 22, 1;
L_0x18408d0 .part L_0x183c970, 23, 1;
L_0x18413c0 .part L_0x183c970, 24, 1;
L_0x1840d60 .part L_0x183c970, 25, 1;
L_0x1840f80 .part L_0x183c970, 26, 1;
L_0x18411a0 .part L_0x183c970, 27, 1;
L_0x1841c60 .part L_0x183c970, 28, 1;
L_0x18415e0 .part L_0x183c970, 29, 1;
L_0x1841800 .part L_0x183c970, 30, 1;
LS_0x183f4c0_0_0 .concat8 [ 1 1 1 1], L_0x183c1f0, L_0x183a530, L_0x183d630, L_0x183d790;
LS_0x183f4c0_0_4 .concat8 [ 1 1 1 1], L_0x183da60, L_0x183e030, L_0x183e250, L_0x183d850;
LS_0x183f4c0_0_8 .concat8 [ 1 1 1 1], L_0x183ee60, L_0x183e6b0, L_0x183e8d0, L_0x183eaf0;
LS_0x183f4c0_0_12 .concat8 [ 1 1 1 1], L_0x183f740, L_0x183f080, L_0x183f2a0, L_0x183e470;
LS_0x183f4c0_0_16 .concat8 [ 1 1 1 1], L_0x18401b0, L_0x183f910, L_0x183fb30, L_0x183fd50;
LS_0x183f4c0_0_20 .concat8 [ 1 1 1 1], L_0x1840a80, L_0x18403d0, L_0x18405f0, L_0x1840810;
LS_0x183f4c0_0_24 .concat8 [ 1 1 1 1], L_0x1840970, L_0x1840ca0, L_0x1840ec0, L_0x18410e0;
LS_0x183f4c0_0_28 .concat8 [ 1 1 1 1], L_0x1841240, L_0x1841520, L_0x1841740, L_0x1842fe0;
LS_0x183f4c0_1_0 .concat8 [ 4 4 4 4], LS_0x183f4c0_0_0, LS_0x183f4c0_0_4, LS_0x183f4c0_0_8, LS_0x183f4c0_0_12;
LS_0x183f4c0_1_4 .concat8 [ 4 4 4 4], LS_0x183f4c0_0_16, LS_0x183f4c0_0_20, LS_0x183f4c0_0_24, LS_0x183f4c0_0_28;
L_0x183f4c0 .concat8 [ 16 16 0 0], LS_0x183f4c0_1_0, LS_0x183f4c0_1_4;
L_0x183ffc0 .part L_0x183c970, 31, 1;
L_0x1842920 .part v0x16ea440_0, 0, 1;
L_0x1842a80 .part v0x16ea440_0, 0, 1;
LS_0x1842b70_0_0 .concat8 [ 1 1 1 1], L_0x1842d30, L_0x17e8150, L_0x17ea850, L_0x17ed3b0;
LS_0x1842b70_0_4 .concat8 [ 1 1 1 1], L_0x17efe40, L_0x17f2880, L_0x17f5490, L_0x17f8000;
LS_0x1842b70_0_8 .concat8 [ 1 1 1 1], L_0x17faa80, L_0x17fd690, L_0x18000f0, L_0x1802df0;
LS_0x1842b70_0_12 .concat8 [ 1 1 1 1], L_0x1805870, L_0x1808290, L_0x180ac30, L_0x180d740;
LS_0x1842b70_0_16 .concat8 [ 1 1 1 1], L_0x18101b0, L_0x1812d90, L_0x1815760, L_0x18181c0;
LS_0x1842b70_0_20 .concat8 [ 1 1 1 1], L_0x181ac40, L_0x181d740, L_0x1820540, L_0x1822f70;
LS_0x1842b70_0_24 .concat8 [ 1 1 1 1], L_0x1825a20, L_0x1828490, L_0x182aef0, L_0x182db70;
LS_0x1842b70_0_28 .concat8 [ 1 1 1 1], L_0x18305f0, L_0x1833000, L_0x1835a90, L_0x18386d0;
LS_0x1842b70_0_32 .concat8 [ 1 0 0 0], L_0x183b100;
LS_0x1842b70_1_0 .concat8 [ 4 4 4 4], LS_0x1842b70_0_0, LS_0x1842b70_0_4, LS_0x1842b70_0_8, LS_0x1842b70_0_12;
LS_0x1842b70_1_4 .concat8 [ 4 4 4 4], LS_0x1842b70_0_16, LS_0x1842b70_0_20, LS_0x1842b70_0_24, LS_0x1842b70_0_28;
LS_0x1842b70_1_8 .concat8 [ 1 0 0 0], LS_0x1842b70_0_32;
L_0x1842b70 .concat8 [ 16 16 1 0], LS_0x1842b70_1_0, LS_0x1842b70_1_4, LS_0x1842b70_1_8;
L_0x1843be0 .part L_0x1842b70, 32, 1;
L_0x18434b0 .part L_0x1842b70, 32, 1;
L_0x1844b30 .part L_0x17e6770, 31, 1;
L_0x1843d40 .part L_0x1848900, 31, 1;
L_0x1843e30 .part L_0x183c970, 31, 1;
L_0x1843f20 .part v0x16ea440_0, 2, 1;
L_0x18442a0 .part v0x16ea440_0, 0, 1;
L_0x1845400 .part v0x16ea440_0, 1, 1;
L_0x1845760 .part L_0x183c970, 31, 1;
L_0x1844c90 .part/pv L_0x1844d30, 0, 1, 32;
L_0x1844e90 .part L_0x183c970, 0, 1;
S_0x166be30 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x166c020 .param/l "i" 0 4 165, +C4<00>;
S_0x166c100 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x166be30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17e7b30/d .functor AND 1, L_0x17e9650, L_0x17e97b0, C4<1>, C4<1>;
L_0x17e7b30 .delay 1 (40,40,40) L_0x17e7b30/d;
L_0x17e7ba0/d .functor NAND 1, L_0x17e9650, L_0x17e97b0, C4<1>, C4<1>;
L_0x17e7ba0 .delay 1 (20,20,20) L_0x17e7ba0/d;
L_0x17e7c10/d .functor OR 1, L_0x17e9650, L_0x17e97b0, C4<0>, C4<0>;
L_0x17e7c10 .delay 1 (40,40,40) L_0x17e7c10/d;
L_0x17e7da0/d .functor NOR 1, L_0x17e9650, L_0x17e97b0, C4<0>, C4<0>;
L_0x17e7da0 .delay 1 (20,20,20) L_0x17e7da0/d;
L_0x17e7e10/d .functor XOR 1, L_0x17e9650, L_0x17e97b0, C4<0>, C4<0>;
L_0x17e7e10 .delay 1 (40,40,40) L_0x17e7e10/d;
L_0x17e81c0/d .functor NOT 1, L_0x17e99f0, C4<0>, C4<0>, C4<0>;
L_0x17e81c0 .delay 1 (10,10,10) L_0x17e81c0/d;
L_0x17e8230/d .functor NOT 1, L_0x17e9a90, C4<0>, C4<0>, C4<0>;
L_0x17e8230 .delay 1 (10,10,10) L_0x17e8230/d;
L_0x17e82a0/d .functor NOT 1, L_0x17e9bc0, C4<0>, C4<0>, C4<0>;
L_0x17e82a0 .delay 1 (10,10,10) L_0x17e82a0/d;
L_0x17e8310/d .functor AND 1, L_0x17e7f60, L_0x17e81c0, L_0x17e8230, L_0x17e82a0;
L_0x17e8310 .delay 1 (80,80,80) L_0x17e8310/d;
L_0x17e84c0/d .functor AND 1, L_0x17e7f60, L_0x17e99f0, L_0x17e8230, L_0x17e82a0;
L_0x17e84c0 .delay 1 (80,80,80) L_0x17e84c0/d;
L_0x17e8670/d .functor AND 1, L_0x17e7e10, L_0x17e81c0, L_0x17e9a90, L_0x17e82a0;
L_0x17e8670 .delay 1 (80,80,80) L_0x17e8670/d;
L_0x17e88b0/d .functor AND 1, L_0x17e7f60, L_0x17e99f0, L_0x17e9a90, L_0x17e82a0;
L_0x17e88b0 .delay 1 (80,80,80) L_0x17e88b0/d;
L_0x17e8a80/d .functor AND 1, L_0x17e7b30, L_0x17e81c0, L_0x17e8230, L_0x17e9bc0;
L_0x17e8a80 .delay 1 (80,80,80) L_0x17e8a80/d;
L_0x17e8ce0/d .functor AND 1, L_0x17e7ba0, L_0x17e99f0, L_0x17e8230, L_0x17e9bc0;
L_0x17e8ce0 .delay 1 (80,80,80) L_0x17e8ce0/d;
L_0x17e8a10/d .functor AND 1, L_0x17e7da0, L_0x17e81c0, L_0x17e9a90, L_0x17e9bc0;
L_0x17e8a10 .delay 1 (80,80,80) L_0x17e8a10/d;
L_0x17e90c0/d .functor AND 1, L_0x17e7c10, L_0x17e99f0, L_0x17e9a90, L_0x17e9bc0;
L_0x17e90c0 .delay 1 (80,80,80) L_0x17e90c0/d;
L_0x17e9260/0/0 .functor OR 1, L_0x17e8310, L_0x17e84c0, L_0x17e8670, L_0x17e8a80;
L_0x17e9260/0/4 .functor OR 1, L_0x17e8ce0, L_0x17e8a10, L_0x17e90c0, L_0x17e88b0;
L_0x17e9260/d .functor OR 1, L_0x17e9260/0/0, L_0x17e9260/0/4, C4<0>, C4<0>;
L_0x17e9260 .delay 1 (160,160,160) L_0x17e9260/d;
v0x166d060_0 .net "a", 0 0, L_0x17e9650;  1 drivers
v0x166d120_0 .net "addSub", 0 0, L_0x17e7f60;  1 drivers
v0x166d1f0_0 .net "andRes", 0 0, L_0x17e7b30;  1 drivers
v0x166d2c0_0 .net "b", 0 0, L_0x17e97b0;  1 drivers
v0x166d390_0 .net "carryIn", 0 0, L_0x17e7cf0;  1 drivers
v0x166d430_0 .net "carryOut", 0 0, L_0x17e8150;  1 drivers
v0x166d500_0 .net "initialResult", 0 0, L_0x17e9260;  1 drivers
v0x166d5a0_0 .net "isAdd", 0 0, L_0x17e8310;  1 drivers
v0x166d640_0 .net "isAnd", 0 0, L_0x17e8a80;  1 drivers
v0x166d770_0 .net "isNand", 0 0, L_0x17e8ce0;  1 drivers
v0x166d810_0 .net "isNor", 0 0, L_0x17e8a10;  1 drivers
v0x166d8b0_0 .net "isOr", 0 0, L_0x17e90c0;  1 drivers
v0x166d970_0 .net "isSLT", 0 0, L_0x17e88b0;  1 drivers
v0x166da30_0 .net "isSub", 0 0, L_0x17e84c0;  1 drivers
v0x166daf0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x166dbc0_0 .net "isXor", 0 0, L_0x17e8670;  1 drivers
v0x166dc60_0 .net "nandRes", 0 0, L_0x17e7ba0;  1 drivers
v0x166de10_0 .net "norRes", 0 0, L_0x17e7da0;  1 drivers
v0x166deb0_0 .net "orRes", 0 0, L_0x17e7c10;  1 drivers
v0x166df50_0 .net "s0", 0 0, L_0x17e99f0;  1 drivers
v0x166dff0_0 .net "s0inv", 0 0, L_0x17e81c0;  1 drivers
v0x166e0b0_0 .net "s1", 0 0, L_0x17e9a90;  1 drivers
v0x166e170_0 .net "s1inv", 0 0, L_0x17e8230;  1 drivers
v0x166e230_0 .net "s2", 0 0, L_0x17e9bc0;  1 drivers
v0x166e2f0_0 .net "s2inv", 0 0, L_0x17e82a0;  1 drivers
v0x166e3b0_0 .net "xorRes", 0 0, L_0x17e7e10;  1 drivers
S_0x166c400 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x166c100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17e7e80/d .functor XOR 1, L_0x17e97b0, L_0x1840120, C4<0>, C4<0>;
L_0x17e7e80 .delay 1 (40,40,40) L_0x17e7e80/d;
L_0x17e7ef0/d .functor XOR 1, L_0x17e9650, L_0x17e7e80, C4<0>, C4<0>;
L_0x17e7ef0 .delay 1 (40,40,40) L_0x17e7ef0/d;
L_0x17e7f60/d .functor XOR 1, L_0x17e7ef0, L_0x17e7cf0, C4<0>, C4<0>;
L_0x17e7f60 .delay 1 (40,40,40) L_0x17e7f60/d;
L_0x17e7fd0/d .functor AND 1, L_0x17e9650, L_0x17e7e80, C4<1>, C4<1>;
L_0x17e7fd0 .delay 1 (40,40,40) L_0x17e7fd0/d;
L_0x17e7c80/d .functor AND 1, L_0x17e7ef0, L_0x17e7cf0, C4<1>, C4<1>;
L_0x17e7c80 .delay 1 (40,40,40) L_0x17e7c80/d;
L_0x17e8150/d .functor OR 1, L_0x17e7fd0, L_0x17e7c80, C4<0>, C4<0>;
L_0x17e8150 .delay 1 (40,40,40) L_0x17e8150/d;
v0x166c6d0_0 .net "AandB", 0 0, L_0x17e7fd0;  1 drivers
v0x166c7b0_0 .net "BxorSub", 0 0, L_0x17e7e80;  1 drivers
v0x166c870_0 .net "a", 0 0, L_0x17e9650;  alias, 1 drivers
v0x166c940_0 .net "b", 0 0, L_0x17e97b0;  alias, 1 drivers
v0x166ca00_0 .net "carryin", 0 0, L_0x17e7cf0;  alias, 1 drivers
v0x166cb10_0 .net "carryout", 0 0, L_0x17e8150;  alias, 1 drivers
v0x166cbd0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x166cc90_0 .net "res", 0 0, L_0x17e7f60;  alias, 1 drivers
v0x166cd50_0 .net "xAorB", 0 0, L_0x17e7ef0;  1 drivers
v0x166cea0_0 .net "xAorBandCin", 0 0, L_0x17e7c80;  1 drivers
S_0x166e590 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x166e750 .param/l "i" 0 4 165, +C4<01>;
S_0x166e810 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x166e590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17e96f0/d .functor AND 1, L_0x17ec020, L_0x17ec290, C4<1>, C4<1>;
L_0x17e96f0 .delay 1 (40,40,40) L_0x17e96f0/d;
L_0x17e9cb0/d .functor NAND 1, L_0x17ec020, L_0x17ec290, C4<1>, C4<1>;
L_0x17e9cb0 .delay 1 (20,20,20) L_0x17e9cb0/d;
L_0x17e9e10/d .functor OR 1, L_0x17ec020, L_0x17ec290, C4<0>, C4<0>;
L_0x17e9e10 .delay 1 (40,40,40) L_0x17e9e10/d;
L_0x17e4ff0/d .functor NOR 1, L_0x17ec020, L_0x17ec290, C4<0>, C4<0>;
L_0x17e4ff0 .delay 1 (20,20,20) L_0x17e4ff0/d;
L_0x17e9fa0/d .functor XOR 1, L_0x17ec020, L_0x17ec290, C4<0>, C4<0>;
L_0x17e9fa0 .delay 1 (40,40,40) L_0x17e9fa0/d;
L_0x17eaa50/d .functor NOT 1, L_0x17ec4d0, C4<0>, C4<0>, C4<0>;
L_0x17eaa50 .delay 1 (10,10,10) L_0x17eaa50/d;
L_0x166fdd0/d .functor NOT 1, L_0x17ec570, C4<0>, C4<0>, C4<0>;
L_0x166fdd0 .delay 1 (10,10,10) L_0x166fdd0/d;
L_0x17eac00/d .functor NOT 1, L_0x17ec610, C4<0>, C4<0>, C4<0>;
L_0x17eac00 .delay 1 (10,10,10) L_0x17eac00/d;
L_0x17eadb0/d .functor AND 1, L_0x17ea370, L_0x17eaa50, L_0x166fdd0, L_0x17eac00;
L_0x17eadb0 .delay 1 (80,80,80) L_0x17eadb0/d;
L_0x17eaf60/d .functor AND 1, L_0x17ea370, L_0x17ec4d0, L_0x166fdd0, L_0x17eac00;
L_0x17eaf60 .delay 1 (80,80,80) L_0x17eaf60/d;
L_0x17eb170/d .functor AND 1, L_0x17e9fa0, L_0x17eaa50, L_0x17ec570, L_0x17eac00;
L_0x17eb170 .delay 1 (80,80,80) L_0x17eb170/d;
L_0x17eb350/d .functor AND 1, L_0x17ea370, L_0x17ec4d0, L_0x17ec570, L_0x17eac00;
L_0x17eb350 .delay 1 (80,80,80) L_0x17eb350/d;
L_0x17eb520/d .functor AND 1, L_0x17e96f0, L_0x17eaa50, L_0x166fdd0, L_0x17ec610;
L_0x17eb520 .delay 1 (80,80,80) L_0x17eb520/d;
L_0x17eb700/d .functor AND 1, L_0x17e9cb0, L_0x17ec4d0, L_0x166fdd0, L_0x17ec610;
L_0x17eb700 .delay 1 (80,80,80) L_0x17eb700/d;
L_0x17eb4b0/d .functor AND 1, L_0x17e4ff0, L_0x17eaa50, L_0x17ec570, L_0x17ec610;
L_0x17eb4b0 .delay 1 (80,80,80) L_0x17eb4b0/d;
L_0x17eba90/d .functor AND 1, L_0x17e9e10, L_0x17ec4d0, L_0x17ec570, L_0x17ec610;
L_0x17eba90 .delay 1 (80,80,80) L_0x17eba90/d;
L_0x17ebc30/0/0 .functor OR 1, L_0x17eadb0, L_0x17eaf60, L_0x17eb170, L_0x17eb520;
L_0x17ebc30/0/4 .functor OR 1, L_0x17eb700, L_0x17eb4b0, L_0x17eba90, L_0x17eb350;
L_0x17ebc30/d .functor OR 1, L_0x17ebc30/0/0, L_0x17ebc30/0/4, C4<0>, C4<0>;
L_0x17ebc30 .delay 1 (160,160,160) L_0x17ebc30/d;
v0x166f760_0 .net "a", 0 0, L_0x17ec020;  1 drivers
v0x166f820_0 .net "addSub", 0 0, L_0x17ea370;  1 drivers
v0x166f8c0_0 .net "andRes", 0 0, L_0x17e96f0;  1 drivers
v0x166f990_0 .net "b", 0 0, L_0x17ec290;  1 drivers
v0x166fa60_0 .net "carryIn", 0 0, L_0x17e9ed0;  1 drivers
v0x166fb00_0 .net "carryOut", 0 0, L_0x17ea850;  1 drivers
v0x166fbd0_0 .net "initialResult", 0 0, L_0x17ebc30;  1 drivers
v0x166fc70_0 .net "isAdd", 0 0, L_0x17eadb0;  1 drivers
v0x166fd10_0 .net "isAnd", 0 0, L_0x17eb520;  1 drivers
v0x166fe40_0 .net "isNand", 0 0, L_0x17eb700;  1 drivers
v0x166fee0_0 .net "isNor", 0 0, L_0x17eb4b0;  1 drivers
v0x166ff80_0 .net "isOr", 0 0, L_0x17eba90;  1 drivers
v0x1670040_0 .net "isSLT", 0 0, L_0x17eb350;  1 drivers
v0x1670100_0 .net "isSub", 0 0, L_0x17eaf60;  1 drivers
v0x16701c0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1670260_0 .net "isXor", 0 0, L_0x17eb170;  1 drivers
v0x1670320_0 .net "nandRes", 0 0, L_0x17e9cb0;  1 drivers
v0x16704d0_0 .net "norRes", 0 0, L_0x17e4ff0;  1 drivers
v0x1670570_0 .net "orRes", 0 0, L_0x17e9e10;  1 drivers
v0x1670610_0 .net "s0", 0 0, L_0x17ec4d0;  1 drivers
v0x16706b0_0 .net "s0inv", 0 0, L_0x17eaa50;  1 drivers
v0x1670770_0 .net "s1", 0 0, L_0x17ec570;  1 drivers
v0x1670830_0 .net "s1inv", 0 0, L_0x166fdd0;  1 drivers
v0x16708f0_0 .net "s2", 0 0, L_0x17ec610;  1 drivers
v0x16709b0_0 .net "s2inv", 0 0, L_0x17eac00;  1 drivers
v0x1670a70_0 .net "xorRes", 0 0, L_0x17e9fa0;  1 drivers
S_0x166eb10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x166e810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17ea060/d .functor XOR 1, L_0x17ec290, L_0x1840120, C4<0>, C4<0>;
L_0x17ea060 .delay 1 (40,40,40) L_0x17ea060/d;
L_0x17ea1c0/d .functor XOR 1, L_0x17ec020, L_0x17ea060, C4<0>, C4<0>;
L_0x17ea1c0 .delay 1 (40,40,40) L_0x17ea1c0/d;
L_0x17ea370/d .functor XOR 1, L_0x17ea1c0, L_0x17e9ed0, C4<0>, C4<0>;
L_0x17ea370 .delay 1 (40,40,40) L_0x17ea370/d;
L_0x17ea570/d .functor AND 1, L_0x17ec020, L_0x17ea060, C4<1>, C4<1>;
L_0x17ea570 .delay 1 (40,40,40) L_0x17ea570/d;
L_0x17ea7e0/d .functor AND 1, L_0x17ea1c0, L_0x17e9ed0, C4<1>, C4<1>;
L_0x17ea7e0 .delay 1 (40,40,40) L_0x17ea7e0/d;
L_0x17ea850/d .functor OR 1, L_0x17ea570, L_0x17ea7e0, C4<0>, C4<0>;
L_0x17ea850 .delay 1 (40,40,40) L_0x17ea850/d;
v0x166eda0_0 .net "AandB", 0 0, L_0x17ea570;  1 drivers
v0x166ee80_0 .net "BxorSub", 0 0, L_0x17ea060;  1 drivers
v0x166ef40_0 .net "a", 0 0, L_0x17ec020;  alias, 1 drivers
v0x166f010_0 .net "b", 0 0, L_0x17ec290;  alias, 1 drivers
v0x166f0d0_0 .net "carryin", 0 0, L_0x17e9ed0;  alias, 1 drivers
v0x166f1e0_0 .net "carryout", 0 0, L_0x17ea850;  alias, 1 drivers
v0x166f2a0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x166f390_0 .net "res", 0 0, L_0x17ea370;  alias, 1 drivers
v0x166f450_0 .net "xAorB", 0 0, L_0x17ea1c0;  1 drivers
v0x166f5a0_0 .net "xAorBandCin", 0 0, L_0x17ea7e0;  1 drivers
S_0x1670c50 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1670e40 .param/l "i" 0 4 165, +C4<010>;
S_0x1670ee0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1670c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17e9b30/d .functor AND 1, L_0x17eebf0, L_0x17eed50, C4<1>, C4<1>;
L_0x17e9b30 .delay 1 (40,40,40) L_0x17e9b30/d;
L_0x17ec860/d .functor NAND 1, L_0x17eebf0, L_0x17eed50, C4<1>, C4<1>;
L_0x17ec860 .delay 1 (20,20,20) L_0x17ec860/d;
L_0x17eb8f0/d .functor OR 1, L_0x17eebf0, L_0x17eed50, C4<0>, C4<0>;
L_0x17eb8f0 .delay 1 (40,40,40) L_0x17eb8f0/d;
L_0x17ecae0/d .functor NOR 1, L_0x17eebf0, L_0x17eed50, C4<0>, C4<0>;
L_0x17ecae0 .delay 1 (20,20,20) L_0x17ecae0/d;
L_0x17ecba0/d .functor XOR 1, L_0x17eebf0, L_0x17eed50, C4<0>, C4<0>;
L_0x17ecba0 .delay 1 (40,40,40) L_0x17ecba0/d;
L_0x17ed5b0/d .functor NOT 1, L_0x17eef90, C4<0>, C4<0>, C4<0>;
L_0x17ed5b0 .delay 1 (10,10,10) L_0x17ed5b0/d;
L_0x17ed710/d .functor NOT 1, L_0x17ef0c0, C4<0>, C4<0>, C4<0>;
L_0x17ed710 .delay 1 (10,10,10) L_0x17ed710/d;
L_0x17ed7d0/d .functor NOT 1, L_0x17ef160, C4<0>, C4<0>, C4<0>;
L_0x17ed7d0 .delay 1 (10,10,10) L_0x17ed7d0/d;
L_0x17ed980/d .functor AND 1, L_0x17eced0, L_0x17ed5b0, L_0x17ed710, L_0x17ed7d0;
L_0x17ed980 .delay 1 (80,80,80) L_0x17ed980/d;
L_0x17edb30/d .functor AND 1, L_0x17eced0, L_0x17eef90, L_0x17ed710, L_0x17ed7d0;
L_0x17edb30 .delay 1 (80,80,80) L_0x17edb30/d;
L_0x17edd40/d .functor AND 1, L_0x17ecba0, L_0x17ed5b0, L_0x17ef0c0, L_0x17ed7d0;
L_0x17edd40 .delay 1 (80,80,80) L_0x17edd40/d;
L_0x17edf20/d .functor AND 1, L_0x17eced0, L_0x17eef90, L_0x17ef0c0, L_0x17ed7d0;
L_0x17edf20 .delay 1 (80,80,80) L_0x17edf20/d;
L_0x17ee0f0/d .functor AND 1, L_0x17e9b30, L_0x17ed5b0, L_0x17ed710, L_0x17ef160;
L_0x17ee0f0 .delay 1 (80,80,80) L_0x17ee0f0/d;
L_0x17ee2d0/d .functor AND 1, L_0x17ec860, L_0x17eef90, L_0x17ed710, L_0x17ef160;
L_0x17ee2d0 .delay 1 (80,80,80) L_0x17ee2d0/d;
L_0x17ee080/d .functor AND 1, L_0x17ecae0, L_0x17ed5b0, L_0x17ef0c0, L_0x17ef160;
L_0x17ee080 .delay 1 (80,80,80) L_0x17ee080/d;
L_0x17ee660/d .functor AND 1, L_0x17eb8f0, L_0x17eef90, L_0x17ef0c0, L_0x17ef160;
L_0x17ee660 .delay 1 (80,80,80) L_0x17ee660/d;
L_0x17ee800/0/0 .functor OR 1, L_0x17ed980, L_0x17edb30, L_0x17edd40, L_0x17ee0f0;
L_0x17ee800/0/4 .functor OR 1, L_0x17ee2d0, L_0x17ee080, L_0x17ee660, L_0x17edf20;
L_0x17ee800/d .functor OR 1, L_0x17ee800/0/0, L_0x17ee800/0/4, C4<0>, C4<0>;
L_0x17ee800 .delay 1 (160,160,160) L_0x17ee800/d;
v0x1671e70_0 .net "a", 0 0, L_0x17eebf0;  1 drivers
v0x1671f30_0 .net "addSub", 0 0, L_0x17eced0;  1 drivers
v0x1672000_0 .net "andRes", 0 0, L_0x17e9b30;  1 drivers
v0x16720d0_0 .net "b", 0 0, L_0x17eed50;  1 drivers
v0x16721a0_0 .net "carryIn", 0 0, L_0x17eca10;  1 drivers
v0x1672240_0 .net "carryOut", 0 0, L_0x17ed3b0;  1 drivers
v0x1672310_0 .net "initialResult", 0 0, L_0x17ee800;  1 drivers
v0x16723b0_0 .net "isAdd", 0 0, L_0x17ed980;  1 drivers
v0x1672450_0 .net "isAnd", 0 0, L_0x17ee0f0;  1 drivers
v0x1672580_0 .net "isNand", 0 0, L_0x17ee2d0;  1 drivers
v0x1672620_0 .net "isNor", 0 0, L_0x17ee080;  1 drivers
v0x16726c0_0 .net "isOr", 0 0, L_0x17ee660;  1 drivers
v0x1672780_0 .net "isSLT", 0 0, L_0x17edf20;  1 drivers
v0x1672840_0 .net "isSub", 0 0, L_0x17edb30;  1 drivers
v0x1672900_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16729a0_0 .net "isXor", 0 0, L_0x17edd40;  1 drivers
v0x1672a60_0 .net "nandRes", 0 0, L_0x17ec860;  1 drivers
v0x1672c10_0 .net "norRes", 0 0, L_0x17ecae0;  1 drivers
v0x1672cb0_0 .net "orRes", 0 0, L_0x17eb8f0;  1 drivers
v0x1672d50_0 .net "s0", 0 0, L_0x17eef90;  1 drivers
v0x1672df0_0 .net "s0inv", 0 0, L_0x17ed5b0;  1 drivers
v0x1672eb0_0 .net "s1", 0 0, L_0x17ef0c0;  1 drivers
v0x1672f70_0 .net "s1inv", 0 0, L_0x17ed710;  1 drivers
v0x1673030_0 .net "s2", 0 0, L_0x17ef160;  1 drivers
v0x16730f0_0 .net "s2inv", 0 0, L_0x17ed7d0;  1 drivers
v0x16731b0_0 .net "xorRes", 0 0, L_0x17ecba0;  1 drivers
S_0x16711e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1670ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17ecd00/d .functor XOR 1, L_0x17eed50, L_0x1840120, C4<0>, C4<0>;
L_0x17ecd00 .delay 1 (40,40,40) L_0x17ecd00/d;
L_0x17ecd70/d .functor XOR 1, L_0x17eebf0, L_0x17ecd00, C4<0>, C4<0>;
L_0x17ecd70 .delay 1 (40,40,40) L_0x17ecd70/d;
L_0x17eced0/d .functor XOR 1, L_0x17ecd70, L_0x17eca10, C4<0>, C4<0>;
L_0x17eced0 .delay 1 (40,40,40) L_0x17eced0/d;
L_0x17ed0d0/d .functor AND 1, L_0x17eebf0, L_0x17ecd00, C4<1>, C4<1>;
L_0x17ed0d0 .delay 1 (40,40,40) L_0x17ed0d0/d;
L_0x17ed340/d .functor AND 1, L_0x17ecd70, L_0x17eca10, C4<1>, C4<1>;
L_0x17ed340 .delay 1 (40,40,40) L_0x17ed340/d;
L_0x17ed3b0/d .functor OR 1, L_0x17ed0d0, L_0x17ed340, C4<0>, C4<0>;
L_0x17ed3b0 .delay 1 (40,40,40) L_0x17ed3b0/d;
v0x1671470_0 .net "AandB", 0 0, L_0x17ed0d0;  1 drivers
v0x1671550_0 .net "BxorSub", 0 0, L_0x17ecd00;  1 drivers
v0x1671610_0 .net "a", 0 0, L_0x17eebf0;  alias, 1 drivers
v0x16716e0_0 .net "b", 0 0, L_0x17eed50;  alias, 1 drivers
v0x16717a0_0 .net "carryin", 0 0, L_0x17eca10;  alias, 1 drivers
v0x16718b0_0 .net "carryout", 0 0, L_0x17ed3b0;  alias, 1 drivers
v0x1671970_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1671aa0_0 .net "res", 0 0, L_0x17eced0;  alias, 1 drivers
v0x1671b60_0 .net "xAorB", 0 0, L_0x17ecd70;  1 drivers
v0x1671cb0_0 .net "xAorBandCin", 0 0, L_0x17ed340;  1 drivers
S_0x1673390 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x166f340 .param/l "i" 0 4 165, +C4<011>;
S_0x16735c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1673390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17ec0c0/d .functor AND 1, L_0x17f1680, L_0x17f17e0, C4<1>, C4<1>;
L_0x17ec0c0 .delay 1 (40,40,40) L_0x17ec0c0/d;
L_0x17ef2a0/d .functor NAND 1, L_0x17f1680, L_0x17f17e0, C4<1>, C4<1>;
L_0x17ef2a0 .delay 1 (20,20,20) L_0x17ef2a0/d;
L_0x17ee4c0/d .functor OR 1, L_0x17f1680, L_0x17f17e0, C4<0>, C4<0>;
L_0x17ee4c0 .delay 1 (40,40,40) L_0x17ee4c0/d;
L_0x17ef520/d .functor NOR 1, L_0x17f1680, L_0x17f17e0, C4<0>, C4<0>;
L_0x17ef520 .delay 1 (20,20,20) L_0x17ef520/d;
L_0x17ef5e0/d .functor XOR 1, L_0x17f1680, L_0x17f17e0, C4<0>, C4<0>;
L_0x17ef5e0 .delay 1 (40,40,40) L_0x17ef5e0/d;
L_0x17f0040/d .functor NOT 1, L_0x17f1ab0, C4<0>, C4<0>, C4<0>;
L_0x17f0040 .delay 1 (10,10,10) L_0x17f0040/d;
L_0x17f01a0/d .functor NOT 1, L_0x17f1b50, C4<0>, C4<0>, C4<0>;
L_0x17f01a0 .delay 1 (10,10,10) L_0x17f01a0/d;
L_0x17f0260/d .functor NOT 1, L_0x17f1bf0, C4<0>, C4<0>, C4<0>;
L_0x17f0260 .delay 1 (10,10,10) L_0x17f0260/d;
L_0x17f0410/d .functor AND 1, L_0x17ef960, L_0x17f0040, L_0x17f01a0, L_0x17f0260;
L_0x17f0410 .delay 1 (80,80,80) L_0x17f0410/d;
L_0x17f05c0/d .functor AND 1, L_0x17ef960, L_0x17f1ab0, L_0x17f01a0, L_0x17f0260;
L_0x17f05c0 .delay 1 (80,80,80) L_0x17f05c0/d;
L_0x17f07d0/d .functor AND 1, L_0x17ef5e0, L_0x17f0040, L_0x17f1b50, L_0x17f0260;
L_0x17f07d0 .delay 1 (80,80,80) L_0x17f07d0/d;
L_0x17f09b0/d .functor AND 1, L_0x17ef960, L_0x17f1ab0, L_0x17f1b50, L_0x17f0260;
L_0x17f09b0 .delay 1 (80,80,80) L_0x17f09b0/d;
L_0x17f0b80/d .functor AND 1, L_0x17ec0c0, L_0x17f0040, L_0x17f01a0, L_0x17f1bf0;
L_0x17f0b80 .delay 1 (80,80,80) L_0x17f0b80/d;
L_0x17f0d60/d .functor AND 1, L_0x17ef2a0, L_0x17f1ab0, L_0x17f01a0, L_0x17f1bf0;
L_0x17f0d60 .delay 1 (80,80,80) L_0x17f0d60/d;
L_0x17f0b10/d .functor AND 1, L_0x17ef520, L_0x17f0040, L_0x17f1b50, L_0x17f1bf0;
L_0x17f0b10 .delay 1 (80,80,80) L_0x17f0b10/d;
L_0x17f10f0/d .functor AND 1, L_0x17ee4c0, L_0x17f1ab0, L_0x17f1b50, L_0x17f1bf0;
L_0x17f10f0 .delay 1 (80,80,80) L_0x17f10f0/d;
L_0x17f1290/0/0 .functor OR 1, L_0x17f0410, L_0x17f05c0, L_0x17f07d0, L_0x17f0b80;
L_0x17f1290/0/4 .functor OR 1, L_0x17f0d60, L_0x17f0b10, L_0x17f10f0, L_0x17f09b0;
L_0x17f1290/d .functor OR 1, L_0x17f1290/0/0, L_0x17f1290/0/4, C4<0>, C4<0>;
L_0x17f1290 .delay 1 (160,160,160) L_0x17f1290/d;
v0x16744c0_0 .net "a", 0 0, L_0x17f1680;  1 drivers
v0x1674580_0 .net "addSub", 0 0, L_0x17ef960;  1 drivers
v0x1674650_0 .net "andRes", 0 0, L_0x17ec0c0;  1 drivers
v0x1674720_0 .net "b", 0 0, L_0x17f17e0;  1 drivers
v0x16747f0_0 .net "carryIn", 0 0, L_0x17ef200;  1 drivers
v0x1674890_0 .net "carryOut", 0 0, L_0x17efe40;  1 drivers
v0x1674960_0 .net "initialResult", 0 0, L_0x17f1290;  1 drivers
v0x1674a00_0 .net "isAdd", 0 0, L_0x17f0410;  1 drivers
v0x1674aa0_0 .net "isAnd", 0 0, L_0x17f0b80;  1 drivers
v0x1674bd0_0 .net "isNand", 0 0, L_0x17f0d60;  1 drivers
v0x1674c70_0 .net "isNor", 0 0, L_0x17f0b10;  1 drivers
v0x1674d10_0 .net "isOr", 0 0, L_0x17f10f0;  1 drivers
v0x1674dd0_0 .net "isSLT", 0 0, L_0x17f09b0;  1 drivers
v0x1674e90_0 .net "isSub", 0 0, L_0x17f05c0;  1 drivers
v0x1674f50_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1674ff0_0 .net "isXor", 0 0, L_0x17f07d0;  1 drivers
v0x16750b0_0 .net "nandRes", 0 0, L_0x17ef2a0;  1 drivers
v0x1675260_0 .net "norRes", 0 0, L_0x17ef520;  1 drivers
v0x1675300_0 .net "orRes", 0 0, L_0x17ee4c0;  1 drivers
v0x16753a0_0 .net "s0", 0 0, L_0x17f1ab0;  1 drivers
v0x1675440_0 .net "s0inv", 0 0, L_0x17f0040;  1 drivers
v0x1675500_0 .net "s1", 0 0, L_0x17f1b50;  1 drivers
v0x16755c0_0 .net "s1inv", 0 0, L_0x17f01a0;  1 drivers
v0x1675680_0 .net "s2", 0 0, L_0x17f1bf0;  1 drivers
v0x1675740_0 .net "s2inv", 0 0, L_0x17f0260;  1 drivers
v0x1675800_0 .net "xorRes", 0 0, L_0x17ef5e0;  1 drivers
S_0x16738c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16735c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17ef740/d .functor XOR 1, L_0x17f17e0, L_0x1840120, C4<0>, C4<0>;
L_0x17ef740 .delay 1 (40,40,40) L_0x17ef740/d;
L_0x17ef7b0/d .functor XOR 1, L_0x17f1680, L_0x17ef740, C4<0>, C4<0>;
L_0x17ef7b0 .delay 1 (40,40,40) L_0x17ef7b0/d;
L_0x17ef960/d .functor XOR 1, L_0x17ef7b0, L_0x17ef200, C4<0>, C4<0>;
L_0x17ef960 .delay 1 (40,40,40) L_0x17ef960/d;
L_0x17efb60/d .functor AND 1, L_0x17f1680, L_0x17ef740, C4<1>, C4<1>;
L_0x17efb60 .delay 1 (40,40,40) L_0x17efb60/d;
L_0x17efdd0/d .functor AND 1, L_0x17ef7b0, L_0x17ef200, C4<1>, C4<1>;
L_0x17efdd0 .delay 1 (40,40,40) L_0x17efdd0/d;
L_0x17efe40/d .functor OR 1, L_0x17efb60, L_0x17efdd0, C4<0>, C4<0>;
L_0x17efe40 .delay 1 (40,40,40) L_0x17efe40/d;
v0x1673b50_0 .net "AandB", 0 0, L_0x17efb60;  1 drivers
v0x1673c30_0 .net "BxorSub", 0 0, L_0x17ef740;  1 drivers
v0x1673cf0_0 .net "a", 0 0, L_0x17f1680;  alias, 1 drivers
v0x1673dc0_0 .net "b", 0 0, L_0x17f17e0;  alias, 1 drivers
v0x1673e80_0 .net "carryin", 0 0, L_0x17ef200;  alias, 1 drivers
v0x1673f90_0 .net "carryout", 0 0, L_0x17efe40;  alias, 1 drivers
v0x1674050_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16740f0_0 .net "res", 0 0, L_0x17ef960;  alias, 1 drivers
v0x16741b0_0 .net "xAorB", 0 0, L_0x17ef7b0;  1 drivers
v0x1674300_0 .net "xAorBandCin", 0 0, L_0x17efdd0;  1 drivers
S_0x16759e0 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1675bf0 .param/l "i" 0 4 165, +C4<0100>;
S_0x1675cb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16759e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17f1720/d .functor AND 1, L_0x17f40c0, L_0x17f4220, C4<1>, C4<1>;
L_0x17f1720 .delay 1 (40,40,40) L_0x17f1720/d;
L_0x17f1ce0/d .functor NAND 1, L_0x17f40c0, L_0x17f4220, C4<1>, C4<1>;
L_0x17f1ce0 .delay 1 (20,20,20) L_0x17f1ce0/d;
L_0x17f0f50/d .functor OR 1, L_0x17f40c0, L_0x17f4220, C4<0>, C4<0>;
L_0x17f0f50 .delay 1 (40,40,40) L_0x17f0f50/d;
L_0x17f1f60/d .functor NOR 1, L_0x17f40c0, L_0x17f4220, C4<0>, C4<0>;
L_0x17f1f60 .delay 1 (20,20,20) L_0x17f1f60/d;
L_0x17f2020/d .functor XOR 1, L_0x17f40c0, L_0x17f4220, C4<0>, C4<0>;
L_0x17f2020 .delay 1 (40,40,40) L_0x17f2020/d;
L_0x17f2a80/d .functor NOT 1, L_0x17f44b0, C4<0>, C4<0>, C4<0>;
L_0x17f2a80 .delay 1 (10,10,10) L_0x17f2a80/d;
L_0x17f2be0/d .functor NOT 1, L_0x17f43d0, C4<0>, C4<0>, C4<0>;
L_0x17f2be0 .delay 1 (10,10,10) L_0x17f2be0/d;
L_0x17f2ca0/d .functor NOT 1, L_0x17ec6b0, C4<0>, C4<0>, C4<0>;
L_0x17f2ca0 .delay 1 (10,10,10) L_0x17f2ca0/d;
L_0x17f2e50/d .functor AND 1, L_0x17f23a0, L_0x17f2a80, L_0x17f2be0, L_0x17f2ca0;
L_0x17f2e50 .delay 1 (80,80,80) L_0x17f2e50/d;
L_0x17f3000/d .functor AND 1, L_0x17f23a0, L_0x17f44b0, L_0x17f2be0, L_0x17f2ca0;
L_0x17f3000 .delay 1 (80,80,80) L_0x17f3000/d;
L_0x17f3210/d .functor AND 1, L_0x17f2020, L_0x17f2a80, L_0x17f43d0, L_0x17f2ca0;
L_0x17f3210 .delay 1 (80,80,80) L_0x17f3210/d;
L_0x17f33f0/d .functor AND 1, L_0x17f23a0, L_0x17f44b0, L_0x17f43d0, L_0x17f2ca0;
L_0x17f33f0 .delay 1 (80,80,80) L_0x17f33f0/d;
L_0x17f35c0/d .functor AND 1, L_0x17f1720, L_0x17f2a80, L_0x17f2be0, L_0x17ec6b0;
L_0x17f35c0 .delay 1 (80,80,80) L_0x17f35c0/d;
L_0x17f37a0/d .functor AND 1, L_0x17f1ce0, L_0x17f44b0, L_0x17f2be0, L_0x17ec6b0;
L_0x17f37a0 .delay 1 (80,80,80) L_0x17f37a0/d;
L_0x17f3550/d .functor AND 1, L_0x17f1f60, L_0x17f2a80, L_0x17f43d0, L_0x17ec6b0;
L_0x17f3550 .delay 1 (80,80,80) L_0x17f3550/d;
L_0x17f3b30/d .functor AND 1, L_0x17f0f50, L_0x17f44b0, L_0x17f43d0, L_0x17ec6b0;
L_0x17f3b30 .delay 1 (80,80,80) L_0x17f3b30/d;
L_0x17f3cd0/0/0 .functor OR 1, L_0x17f2e50, L_0x17f3000, L_0x17f3210, L_0x17f35c0;
L_0x17f3cd0/0/4 .functor OR 1, L_0x17f37a0, L_0x17f3550, L_0x17f3b30, L_0x17f33f0;
L_0x17f3cd0/d .functor OR 1, L_0x17f3cd0/0/0, L_0x17f3cd0/0/4, C4<0>, C4<0>;
L_0x17f3cd0 .delay 1 (160,160,160) L_0x17f3cd0/d;
v0x1676c10_0 .net "a", 0 0, L_0x17f40c0;  1 drivers
v0x1676cd0_0 .net "addSub", 0 0, L_0x17f23a0;  1 drivers
v0x1676da0_0 .net "andRes", 0 0, L_0x17f1720;  1 drivers
v0x1676e70_0 .net "b", 0 0, L_0x17f4220;  1 drivers
v0x1676f40_0 .net "carryIn", 0 0, L_0x17f1e90;  1 drivers
v0x1676fe0_0 .net "carryOut", 0 0, L_0x17f2880;  1 drivers
v0x16770b0_0 .net "initialResult", 0 0, L_0x17f3cd0;  1 drivers
v0x1677150_0 .net "isAdd", 0 0, L_0x17f2e50;  1 drivers
v0x16771f0_0 .net "isAnd", 0 0, L_0x17f35c0;  1 drivers
v0x1677320_0 .net "isNand", 0 0, L_0x17f37a0;  1 drivers
v0x16773c0_0 .net "isNor", 0 0, L_0x17f3550;  1 drivers
v0x1677460_0 .net "isOr", 0 0, L_0x17f3b30;  1 drivers
v0x1677520_0 .net "isSLT", 0 0, L_0x17f33f0;  1 drivers
v0x16775e0_0 .net "isSub", 0 0, L_0x17f3000;  1 drivers
v0x16776a0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1677740_0 .net "isXor", 0 0, L_0x17f3210;  1 drivers
v0x1677800_0 .net "nandRes", 0 0, L_0x17f1ce0;  1 drivers
v0x16779b0_0 .net "norRes", 0 0, L_0x17f1f60;  1 drivers
v0x1677a50_0 .net "orRes", 0 0, L_0x17f0f50;  1 drivers
v0x1677af0_0 .net "s0", 0 0, L_0x17f44b0;  1 drivers
v0x1677b90_0 .net "s0inv", 0 0, L_0x17f2a80;  1 drivers
v0x1677c50_0 .net "s1", 0 0, L_0x17f43d0;  1 drivers
v0x1677d10_0 .net "s1inv", 0 0, L_0x17f2be0;  1 drivers
v0x1677dd0_0 .net "s2", 0 0, L_0x17ec6b0;  1 drivers
v0x1677e90_0 .net "s2inv", 0 0, L_0x17f2ca0;  1 drivers
v0x1677f50_0 .net "xorRes", 0 0, L_0x17f2020;  1 drivers
S_0x1675fb0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1675cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17f2180/d .functor XOR 1, L_0x17f4220, L_0x1840120, C4<0>, C4<0>;
L_0x17f2180 .delay 1 (40,40,40) L_0x17f2180/d;
L_0x17f21f0/d .functor XOR 1, L_0x17f40c0, L_0x17f2180, C4<0>, C4<0>;
L_0x17f21f0 .delay 1 (40,40,40) L_0x17f21f0/d;
L_0x17f23a0/d .functor XOR 1, L_0x17f21f0, L_0x17f1e90, C4<0>, C4<0>;
L_0x17f23a0 .delay 1 (40,40,40) L_0x17f23a0/d;
L_0x17f25a0/d .functor AND 1, L_0x17f40c0, L_0x17f2180, C4<1>, C4<1>;
L_0x17f25a0 .delay 1 (40,40,40) L_0x17f25a0/d;
L_0x17f2810/d .functor AND 1, L_0x17f21f0, L_0x17f1e90, C4<1>, C4<1>;
L_0x17f2810 .delay 1 (40,40,40) L_0x17f2810/d;
L_0x17f2880/d .functor OR 1, L_0x17f25a0, L_0x17f2810, C4<0>, C4<0>;
L_0x17f2880 .delay 1 (40,40,40) L_0x17f2880/d;
v0x1676240_0 .net "AandB", 0 0, L_0x17f25a0;  1 drivers
v0x1676320_0 .net "BxorSub", 0 0, L_0x17f2180;  1 drivers
v0x16763e0_0 .net "a", 0 0, L_0x17f40c0;  alias, 1 drivers
v0x1676480_0 .net "b", 0 0, L_0x17f4220;  alias, 1 drivers
v0x1676540_0 .net "carryin", 0 0, L_0x17f1e90;  alias, 1 drivers
v0x1676650_0 .net "carryout", 0 0, L_0x17f2880;  alias, 1 drivers
v0x1676710_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16768c0_0 .net "res", 0 0, L_0x17f23a0;  alias, 1 drivers
v0x1676960_0 .net "xAorB", 0 0, L_0x17f21f0;  1 drivers
v0x1676a90_0 .net "xAorBandCin", 0 0, L_0x17f2810;  1 drivers
S_0x1678130 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16782f0 .param/l "i" 0 4 165, +C4<0101>;
S_0x16783b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1678130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17f4160/d .functor AND 1, L_0x17f6c60, L_0x17f6dc0, C4<1>, C4<1>;
L_0x17f4160 .delay 1 (40,40,40) L_0x17f4160/d;
L_0x17f3990/d .functor NAND 1, L_0x17f6c60, L_0x17f6dc0, C4<1>, C4<1>;
L_0x17f3990 .delay 1 (20,20,20) L_0x17f3990/d;
L_0x17f4950/d .functor OR 1, L_0x17f6c60, L_0x17f6dc0, C4<0>, C4<0>;
L_0x17f4950 .delay 1 (40,40,40) L_0x17f4950/d;
L_0x17f4b40/d .functor NOR 1, L_0x17f6c60, L_0x17f6dc0, C4<0>, C4<0>;
L_0x17f4b40 .delay 1 (20,20,20) L_0x17f4b40/d;
L_0x17f4c00/d .functor XOR 1, L_0x17f6c60, L_0x17f6dc0, C4<0>, C4<0>;
L_0x17f4c00 .delay 1 (40,40,40) L_0x17f4c00/d;
L_0x17f5690/d .functor NOT 1, L_0x17f7190, C4<0>, C4<0>, C4<0>;
L_0x17f5690 .delay 1 (10,10,10) L_0x17f5690/d;
L_0x1679950/d .functor NOT 1, L_0x17f7080, C4<0>, C4<0>, C4<0>;
L_0x1679950 .delay 1 (10,10,10) L_0x1679950/d;
L_0x17f5840/d .functor NOT 1, L_0x17f7350, C4<0>, C4<0>, C4<0>;
L_0x17f5840 .delay 1 (10,10,10) L_0x17f5840/d;
L_0x17f59f0/d .functor AND 1, L_0x17f4fd0, L_0x17f5690, L_0x1679950, L_0x17f5840;
L_0x17f59f0 .delay 1 (80,80,80) L_0x17f59f0/d;
L_0x17f5ba0/d .functor AND 1, L_0x17f4fd0, L_0x17f7190, L_0x1679950, L_0x17f5840;
L_0x17f5ba0 .delay 1 (80,80,80) L_0x17f5ba0/d;
L_0x17f5db0/d .functor AND 1, L_0x17f4c00, L_0x17f5690, L_0x17f7080, L_0x17f5840;
L_0x17f5db0 .delay 1 (80,80,80) L_0x17f5db0/d;
L_0x17f5f90/d .functor AND 1, L_0x17f4fd0, L_0x17f7190, L_0x17f7080, L_0x17f5840;
L_0x17f5f90 .delay 1 (80,80,80) L_0x17f5f90/d;
L_0x17f6160/d .functor AND 1, L_0x17f4160, L_0x17f5690, L_0x1679950, L_0x17f7350;
L_0x17f6160 .delay 1 (80,80,80) L_0x17f6160/d;
L_0x17f6340/d .functor AND 1, L_0x17f3990, L_0x17f7190, L_0x1679950, L_0x17f7350;
L_0x17f6340 .delay 1 (80,80,80) L_0x17f6340/d;
L_0x17f60f0/d .functor AND 1, L_0x17f4b40, L_0x17f5690, L_0x17f7080, L_0x17f7350;
L_0x17f60f0 .delay 1 (80,80,80) L_0x17f60f0/d;
L_0x17f66d0/d .functor AND 1, L_0x17f4950, L_0x17f7190, L_0x17f7080, L_0x17f7350;
L_0x17f66d0 .delay 1 (80,80,80) L_0x17f66d0/d;
L_0x17f6870/0/0 .functor OR 1, L_0x17f59f0, L_0x17f5ba0, L_0x17f5db0, L_0x17f6160;
L_0x17f6870/0/4 .functor OR 1, L_0x17f6340, L_0x17f60f0, L_0x17f66d0, L_0x17f5f90;
L_0x17f6870/d .functor OR 1, L_0x17f6870/0/0, L_0x17f6870/0/4, C4<0>, C4<0>;
L_0x17f6870 .delay 1 (160,160,160) L_0x17f6870/d;
v0x16792b0_0 .net "a", 0 0, L_0x17f6c60;  1 drivers
v0x1679370_0 .net "addSub", 0 0, L_0x17f4fd0;  1 drivers
v0x1679440_0 .net "andRes", 0 0, L_0x17f4160;  1 drivers
v0x1679510_0 .net "b", 0 0, L_0x17f6dc0;  1 drivers
v0x16795e0_0 .net "carryIn", 0 0, L_0x17f4850;  1 drivers
v0x1679680_0 .net "carryOut", 0 0, L_0x17f5490;  1 drivers
v0x1679750_0 .net "initialResult", 0 0, L_0x17f6870;  1 drivers
v0x16797f0_0 .net "isAdd", 0 0, L_0x17f59f0;  1 drivers
v0x1679890_0 .net "isAnd", 0 0, L_0x17f6160;  1 drivers
v0x16799c0_0 .net "isNand", 0 0, L_0x17f6340;  1 drivers
v0x1679a60_0 .net "isNor", 0 0, L_0x17f60f0;  1 drivers
v0x1679b00_0 .net "isOr", 0 0, L_0x17f66d0;  1 drivers
v0x1679bc0_0 .net "isSLT", 0 0, L_0x17f5f90;  1 drivers
v0x1679c80_0 .net "isSub", 0 0, L_0x17f5ba0;  1 drivers
v0x1679d40_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1679de0_0 .net "isXor", 0 0, L_0x17f5db0;  1 drivers
v0x1679ea0_0 .net "nandRes", 0 0, L_0x17f3990;  1 drivers
v0x167a050_0 .net "norRes", 0 0, L_0x17f4b40;  1 drivers
v0x167a0f0_0 .net "orRes", 0 0, L_0x17f4950;  1 drivers
v0x167a190_0 .net "s0", 0 0, L_0x17f7190;  1 drivers
v0x167a230_0 .net "s0inv", 0 0, L_0x17f5690;  1 drivers
v0x167a2f0_0 .net "s1", 0 0, L_0x17f7080;  1 drivers
v0x167a3b0_0 .net "s1inv", 0 0, L_0x1679950;  1 drivers
v0x167a470_0 .net "s2", 0 0, L_0x17f7350;  1 drivers
v0x167a530_0 .net "s2inv", 0 0, L_0x17f5840;  1 drivers
v0x167a5f0_0 .net "xorRes", 0 0, L_0x17f4c00;  1 drivers
S_0x16786b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16783b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17f4d60/d .functor XOR 1, L_0x17f6dc0, L_0x1840120, C4<0>, C4<0>;
L_0x17f4d60 .delay 1 (40,40,40) L_0x17f4d60/d;
L_0x17f4e20/d .functor XOR 1, L_0x17f6c60, L_0x17f4d60, C4<0>, C4<0>;
L_0x17f4e20 .delay 1 (40,40,40) L_0x17f4e20/d;
L_0x17f4fd0/d .functor XOR 1, L_0x17f4e20, L_0x17f4850, C4<0>, C4<0>;
L_0x17f4fd0 .delay 1 (40,40,40) L_0x17f4fd0/d;
L_0x17f51d0/d .functor AND 1, L_0x17f6c60, L_0x17f4d60, C4<1>, C4<1>;
L_0x17f51d0 .delay 1 (40,40,40) L_0x17f51d0/d;
L_0x17f49c0/d .functor AND 1, L_0x17f4e20, L_0x17f4850, C4<1>, C4<1>;
L_0x17f49c0 .delay 1 (40,40,40) L_0x17f49c0/d;
L_0x17f5490/d .functor OR 1, L_0x17f51d0, L_0x17f49c0, C4<0>, C4<0>;
L_0x17f5490 .delay 1 (40,40,40) L_0x17f5490/d;
v0x1678940_0 .net "AandB", 0 0, L_0x17f51d0;  1 drivers
v0x1678a20_0 .net "BxorSub", 0 0, L_0x17f4d60;  1 drivers
v0x1678ae0_0 .net "a", 0 0, L_0x17f6c60;  alias, 1 drivers
v0x1678bb0_0 .net "b", 0 0, L_0x17f6dc0;  alias, 1 drivers
v0x1678c70_0 .net "carryin", 0 0, L_0x17f4850;  alias, 1 drivers
v0x1678d80_0 .net "carryout", 0 0, L_0x17f5490;  alias, 1 drivers
v0x1678e40_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1678ee0_0 .net "res", 0 0, L_0x17f4fd0;  alias, 1 drivers
v0x1678fa0_0 .net "xAorB", 0 0, L_0x17f4e20;  1 drivers
v0x16790f0_0 .net "xAorBandCin", 0 0, L_0x17f49c0;  1 drivers
S_0x167a7d0 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x167a990 .param/l "i" 0 4 165, +C4<0110>;
S_0x167aa50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x167a7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17f6d00/d .functor AND 1, L_0x17f9840, L_0x17f99a0, C4<1>, C4<1>;
L_0x17f6d00 .delay 1 (40,40,40) L_0x17f6d00/d;
L_0x17f7230/d .functor NAND 1, L_0x17f9840, L_0x17f99a0, C4<1>, C4<1>;
L_0x17f7230 .delay 1 (20,20,20) L_0x17f7230/d;
L_0x17f6530/d .functor OR 1, L_0x17f9840, L_0x17f99a0, C4<0>, C4<0>;
L_0x17f6530 .delay 1 (40,40,40) L_0x17f6530/d;
L_0x17f7640/d .functor NOR 1, L_0x17f9840, L_0x17f99a0, C4<0>, C4<0>;
L_0x17f7640 .delay 1 (20,20,20) L_0x17f7640/d;
L_0x17f77a0/d .functor XOR 1, L_0x17f9840, L_0x17f99a0, C4<0>, C4<0>;
L_0x17f77a0 .delay 1 (40,40,40) L_0x17f77a0/d;
L_0x17f8200/d .functor NOT 1, L_0x17f7480, C4<0>, C4<0>, C4<0>;
L_0x17f8200 .delay 1 (10,10,10) L_0x17f8200/d;
L_0x17f8360/d .functor NOT 1, L_0x17f9ca0, C4<0>, C4<0>, C4<0>;
L_0x17f8360 .delay 1 (10,10,10) L_0x17f8360/d;
L_0x17f8420/d .functor NOT 1, L_0x17f9d40, C4<0>, C4<0>, C4<0>;
L_0x17f8420 .delay 1 (10,10,10) L_0x17f8420/d;
L_0x17f85d0/d .functor AND 1, L_0x17f7b20, L_0x17f8200, L_0x17f8360, L_0x17f8420;
L_0x17f85d0 .delay 1 (80,80,80) L_0x17f85d0/d;
L_0x17f8780/d .functor AND 1, L_0x17f7b20, L_0x17f7480, L_0x17f8360, L_0x17f8420;
L_0x17f8780 .delay 1 (80,80,80) L_0x17f8780/d;
L_0x17f8990/d .functor AND 1, L_0x17f77a0, L_0x17f8200, L_0x17f9ca0, L_0x17f8420;
L_0x17f8990 .delay 1 (80,80,80) L_0x17f8990/d;
L_0x17f8b70/d .functor AND 1, L_0x17f7b20, L_0x17f7480, L_0x17f9ca0, L_0x17f8420;
L_0x17f8b70 .delay 1 (80,80,80) L_0x17f8b70/d;
L_0x17f8d40/d .functor AND 1, L_0x17f6d00, L_0x17f8200, L_0x17f8360, L_0x17f9d40;
L_0x17f8d40 .delay 1 (80,80,80) L_0x17f8d40/d;
L_0x17f8f20/d .functor AND 1, L_0x17f7230, L_0x17f7480, L_0x17f8360, L_0x17f9d40;
L_0x17f8f20 .delay 1 (80,80,80) L_0x17f8f20/d;
L_0x17f8cd0/d .functor AND 1, L_0x17f7640, L_0x17f8200, L_0x17f9ca0, L_0x17f9d40;
L_0x17f8cd0 .delay 1 (80,80,80) L_0x17f8cd0/d;
L_0x17f92b0/d .functor AND 1, L_0x17f6530, L_0x17f7480, L_0x17f9ca0, L_0x17f9d40;
L_0x17f92b0 .delay 1 (80,80,80) L_0x17f92b0/d;
L_0x17f9450/0/0 .functor OR 1, L_0x17f85d0, L_0x17f8780, L_0x17f8990, L_0x17f8d40;
L_0x17f9450/0/4 .functor OR 1, L_0x17f8f20, L_0x17f8cd0, L_0x17f92b0, L_0x17f8b70;
L_0x17f9450/d .functor OR 1, L_0x17f9450/0/0, L_0x17f9450/0/4, C4<0>, C4<0>;
L_0x17f9450 .delay 1 (160,160,160) L_0x17f9450/d;
v0x167b950_0 .net "a", 0 0, L_0x17f9840;  1 drivers
v0x167ba10_0 .net "addSub", 0 0, L_0x17f7b20;  1 drivers
v0x167bae0_0 .net "andRes", 0 0, L_0x17f6d00;  1 drivers
v0x167bbb0_0 .net "b", 0 0, L_0x17f99a0;  1 drivers
v0x167bc80_0 .net "carryIn", 0 0, L_0x17f7570;  1 drivers
v0x167bd20_0 .net "carryOut", 0 0, L_0x17f8000;  1 drivers
v0x167bdf0_0 .net "initialResult", 0 0, L_0x17f9450;  1 drivers
v0x167be90_0 .net "isAdd", 0 0, L_0x17f85d0;  1 drivers
v0x167bf30_0 .net "isAnd", 0 0, L_0x17f8d40;  1 drivers
v0x167c060_0 .net "isNand", 0 0, L_0x17f8f20;  1 drivers
v0x167c100_0 .net "isNor", 0 0, L_0x17f8cd0;  1 drivers
v0x167c1a0_0 .net "isOr", 0 0, L_0x17f92b0;  1 drivers
v0x167c260_0 .net "isSLT", 0 0, L_0x17f8b70;  1 drivers
v0x167c320_0 .net "isSub", 0 0, L_0x17f8780;  1 drivers
v0x167c3e0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x167c480_0 .net "isXor", 0 0, L_0x17f8990;  1 drivers
v0x167c540_0 .net "nandRes", 0 0, L_0x17f7230;  1 drivers
v0x167c6f0_0 .net "norRes", 0 0, L_0x17f7640;  1 drivers
v0x167c790_0 .net "orRes", 0 0, L_0x17f6530;  1 drivers
v0x167c830_0 .net "s0", 0 0, L_0x17f7480;  1 drivers
v0x167c8d0_0 .net "s0inv", 0 0, L_0x17f8200;  1 drivers
v0x167c990_0 .net "s1", 0 0, L_0x17f9ca0;  1 drivers
v0x167ca50_0 .net "s1inv", 0 0, L_0x17f8360;  1 drivers
v0x167cb10_0 .net "s2", 0 0, L_0x17f9d40;  1 drivers
v0x167cbd0_0 .net "s2inv", 0 0, L_0x17f8420;  1 drivers
v0x167cc90_0 .net "xorRes", 0 0, L_0x17f77a0;  1 drivers
S_0x167ad50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x167aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17f7810/d .functor XOR 1, L_0x17f99a0, L_0x1840120, C4<0>, C4<0>;
L_0x17f7810 .delay 1 (40,40,40) L_0x17f7810/d;
L_0x17f7970/d .functor XOR 1, L_0x17f9840, L_0x17f7810, C4<0>, C4<0>;
L_0x17f7970 .delay 1 (40,40,40) L_0x17f7970/d;
L_0x17f7b20/d .functor XOR 1, L_0x17f7970, L_0x17f7570, C4<0>, C4<0>;
L_0x17f7b20 .delay 1 (40,40,40) L_0x17f7b20/d;
L_0x17f7d20/d .functor AND 1, L_0x17f9840, L_0x17f7810, C4<1>, C4<1>;
L_0x17f7d20 .delay 1 (40,40,40) L_0x17f7d20/d;
L_0x17f7f90/d .functor AND 1, L_0x17f7970, L_0x17f7570, C4<1>, C4<1>;
L_0x17f7f90 .delay 1 (40,40,40) L_0x17f7f90/d;
L_0x17f8000/d .functor OR 1, L_0x17f7d20, L_0x17f7f90, C4<0>, C4<0>;
L_0x17f8000 .delay 1 (40,40,40) L_0x17f8000/d;
v0x167afe0_0 .net "AandB", 0 0, L_0x17f7d20;  1 drivers
v0x167b0c0_0 .net "BxorSub", 0 0, L_0x17f7810;  1 drivers
v0x167b180_0 .net "a", 0 0, L_0x17f9840;  alias, 1 drivers
v0x167b250_0 .net "b", 0 0, L_0x17f99a0;  alias, 1 drivers
v0x167b310_0 .net "carryin", 0 0, L_0x17f7570;  alias, 1 drivers
v0x167b420_0 .net "carryout", 0 0, L_0x17f8000;  alias, 1 drivers
v0x167b4e0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x167b580_0 .net "res", 0 0, L_0x17f7b20;  alias, 1 drivers
v0x167b640_0 .net "xAorB", 0 0, L_0x17f7970;  1 drivers
v0x167b790_0 .net "xAorBandCin", 0 0, L_0x17f7f90;  1 drivers
S_0x167ce70 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x167d030 .param/l "i" 0 4 165, +C4<0111>;
S_0x167d0f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x167ce70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17f98e0/d .functor AND 1, L_0x17fc310, L_0x17fc470, C4<1>, C4<1>;
L_0x17f98e0 .delay 1 (40,40,40) L_0x17f98e0/d;
L_0x17f9110/d .functor NAND 1, L_0x17fc310, L_0x17fc470, C4<1>, C4<1>;
L_0x17f9110 .delay 1 (20,20,20) L_0x17f9110/d;
L_0x17f9f40/d .functor OR 1, L_0x17fc310, L_0x17fc470, C4<0>, C4<0>;
L_0x17f9f40 .delay 1 (40,40,40) L_0x17f9f40/d;
L_0x17fa130/d .functor NOR 1, L_0x17fc310, L_0x17fc470, C4<0>, C4<0>;
L_0x17fa130 .delay 1 (20,20,20) L_0x17fa130/d;
L_0x17fa1f0/d .functor XOR 1, L_0x17fc310, L_0x17fc470, C4<0>, C4<0>;
L_0x17fa1f0 .delay 1 (40,40,40) L_0x17fa1f0/d;
L_0x17fac80/d .functor NOT 1, L_0x17f9e80, C4<0>, C4<0>, C4<0>;
L_0x17fac80 .delay 1 (10,10,10) L_0x17fac80/d;
L_0x17fade0/d .functor NOT 1, L_0x17fc620, C4<0>, C4<0>, C4<0>;
L_0x17fade0 .delay 1 (10,10,10) L_0x17fade0/d;
L_0x17faea0/d .functor NOT 1, L_0x17fc6c0, C4<0>, C4<0>, C4<0>;
L_0x17faea0 .delay 1 (10,10,10) L_0x17faea0/d;
L_0x17fb050/d .functor AND 1, L_0x17fa5c0, L_0x17fac80, L_0x17fade0, L_0x17faea0;
L_0x17fb050 .delay 1 (80,80,80) L_0x17fb050/d;
L_0x17fb200/d .functor AND 1, L_0x17fa5c0, L_0x17f9e80, L_0x17fade0, L_0x17faea0;
L_0x17fb200 .delay 1 (80,80,80) L_0x17fb200/d;
L_0x17fb410/d .functor AND 1, L_0x17fa1f0, L_0x17fac80, L_0x17fc620, L_0x17faea0;
L_0x17fb410 .delay 1 (80,80,80) L_0x17fb410/d;
L_0x17fb5f0/d .functor AND 1, L_0x17fa5c0, L_0x17f9e80, L_0x17fc620, L_0x17faea0;
L_0x17fb5f0 .delay 1 (80,80,80) L_0x17fb5f0/d;
L_0x17fb7c0/d .functor AND 1, L_0x17f98e0, L_0x17fac80, L_0x17fade0, L_0x17fc6c0;
L_0x17fb7c0 .delay 1 (80,80,80) L_0x17fb7c0/d;
L_0x17fb9a0/d .functor AND 1, L_0x17f9110, L_0x17f9e80, L_0x17fade0, L_0x17fc6c0;
L_0x17fb9a0 .delay 1 (80,80,80) L_0x17fb9a0/d;
L_0x17fb750/d .functor AND 1, L_0x17fa130, L_0x17fac80, L_0x17fc620, L_0x17fc6c0;
L_0x17fb750 .delay 1 (80,80,80) L_0x17fb750/d;
L_0x17fbd80/d .functor AND 1, L_0x17f9f40, L_0x17f9e80, L_0x17fc620, L_0x17fc6c0;
L_0x17fbd80 .delay 1 (80,80,80) L_0x17fbd80/d;
L_0x17fbf20/0/0 .functor OR 1, L_0x17fb050, L_0x17fb200, L_0x17fb410, L_0x17fb7c0;
L_0x17fbf20/0/4 .functor OR 1, L_0x17fb9a0, L_0x17fb750, L_0x17fbd80, L_0x17fb5f0;
L_0x17fbf20/d .functor OR 1, L_0x17fbf20/0/0, L_0x17fbf20/0/4, C4<0>, C4<0>;
L_0x17fbf20 .delay 1 (160,160,160) L_0x17fbf20/d;
v0x167dff0_0 .net "a", 0 0, L_0x17fc310;  1 drivers
v0x167e0b0_0 .net "addSub", 0 0, L_0x17fa5c0;  1 drivers
v0x167e180_0 .net "andRes", 0 0, L_0x17f98e0;  1 drivers
v0x167e250_0 .net "b", 0 0, L_0x17fc470;  1 drivers
v0x167e320_0 .net "carryIn", 0 0, L_0x17f9de0;  1 drivers
v0x167e3c0_0 .net "carryOut", 0 0, L_0x17faa80;  1 drivers
v0x167e490_0 .net "initialResult", 0 0, L_0x17fbf20;  1 drivers
v0x167e530_0 .net "isAdd", 0 0, L_0x17fb050;  1 drivers
v0x167e5d0_0 .net "isAnd", 0 0, L_0x17fb7c0;  1 drivers
v0x167e700_0 .net "isNand", 0 0, L_0x17fb9a0;  1 drivers
v0x167e7a0_0 .net "isNor", 0 0, L_0x17fb750;  1 drivers
v0x167e840_0 .net "isOr", 0 0, L_0x17fbd80;  1 drivers
v0x167e900_0 .net "isSLT", 0 0, L_0x17fb5f0;  1 drivers
v0x167e9c0_0 .net "isSub", 0 0, L_0x17fb200;  1 drivers
v0x167ea80_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x167eb20_0 .net "isXor", 0 0, L_0x17fb410;  1 drivers
v0x167ebe0_0 .net "nandRes", 0 0, L_0x17f9110;  1 drivers
v0x167ed90_0 .net "norRes", 0 0, L_0x17fa130;  1 drivers
v0x167ee30_0 .net "orRes", 0 0, L_0x17f9f40;  1 drivers
v0x167eed0_0 .net "s0", 0 0, L_0x17f9e80;  1 drivers
v0x167ef70_0 .net "s0inv", 0 0, L_0x17fac80;  1 drivers
v0x167f030_0 .net "s1", 0 0, L_0x17fc620;  1 drivers
v0x167f0f0_0 .net "s1inv", 0 0, L_0x17fade0;  1 drivers
v0x167f1b0_0 .net "s2", 0 0, L_0x17fc6c0;  1 drivers
v0x167f270_0 .net "s2inv", 0 0, L_0x17faea0;  1 drivers
v0x167f330_0 .net "xorRes", 0 0, L_0x17fa1f0;  1 drivers
S_0x167d3f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x167d0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17fa350/d .functor XOR 1, L_0x17fc470, L_0x1840120, C4<0>, C4<0>;
L_0x17fa350 .delay 1 (40,40,40) L_0x17fa350/d;
L_0x17fa410/d .functor XOR 1, L_0x17fc310, L_0x17fa350, C4<0>, C4<0>;
L_0x17fa410 .delay 1 (40,40,40) L_0x17fa410/d;
L_0x17fa5c0/d .functor XOR 1, L_0x17fa410, L_0x17f9de0, C4<0>, C4<0>;
L_0x17fa5c0 .delay 1 (40,40,40) L_0x17fa5c0/d;
L_0x17fa7c0/d .functor AND 1, L_0x17fc310, L_0x17fa350, C4<1>, C4<1>;
L_0x17fa7c0 .delay 1 (40,40,40) L_0x17fa7c0/d;
L_0x17f9fb0/d .functor AND 1, L_0x17fa410, L_0x17f9de0, C4<1>, C4<1>;
L_0x17f9fb0 .delay 1 (40,40,40) L_0x17f9fb0/d;
L_0x17faa80/d .functor OR 1, L_0x17fa7c0, L_0x17f9fb0, C4<0>, C4<0>;
L_0x17faa80 .delay 1 (40,40,40) L_0x17faa80/d;
v0x167d680_0 .net "AandB", 0 0, L_0x17fa7c0;  1 drivers
v0x167d760_0 .net "BxorSub", 0 0, L_0x17fa350;  1 drivers
v0x167d820_0 .net "a", 0 0, L_0x17fc310;  alias, 1 drivers
v0x167d8f0_0 .net "b", 0 0, L_0x17fc470;  alias, 1 drivers
v0x167d9b0_0 .net "carryin", 0 0, L_0x17f9de0;  alias, 1 drivers
v0x167dac0_0 .net "carryout", 0 0, L_0x17faa80;  alias, 1 drivers
v0x167db80_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x167dc20_0 .net "res", 0 0, L_0x17fa5c0;  alias, 1 drivers
v0x167dce0_0 .net "xAorB", 0 0, L_0x17fa410;  1 drivers
v0x167de30_0 .net "xAorBandCin", 0 0, L_0x17f9fb0;  1 drivers
S_0x167f510 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1675ba0 .param/l "i" 0 4 165, +C4<01000>;
S_0x167f7d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x167f510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17fc3b0/d .functor AND 1, L_0x17fee30, L_0x17fef90, C4<1>, C4<1>;
L_0x17fc3b0 .delay 1 (40,40,40) L_0x17fc3b0/d;
L_0x17fca80/d .functor NAND 1, L_0x17fee30, L_0x17fef90, C4<1>, C4<1>;
L_0x17fca80 .delay 1 (20,20,20) L_0x17fca80/d;
L_0x17fcbe0/d .functor OR 1, L_0x17fee30, L_0x17fef90, C4<0>, C4<0>;
L_0x17fcbe0 .delay 1 (40,40,40) L_0x17fcbe0/d;
L_0x17fcd70/d .functor NOR 1, L_0x17fee30, L_0x17fef90, C4<0>, C4<0>;
L_0x17fcd70 .delay 1 (20,20,20) L_0x17fcd70/d;
L_0x17fce30/d .functor XOR 1, L_0x17fee30, L_0x17fef90, C4<0>, C4<0>;
L_0x17fce30 .delay 1 (40,40,40) L_0x17fce30/d;
L_0x17fd890/d .functor NOT 1, L_0x17fc930, C4<0>, C4<0>, C4<0>;
L_0x17fd890 .delay 1 (10,10,10) L_0x17fd890/d;
L_0x17fd9f0/d .functor NOT 1, L_0x17ff2f0, C4<0>, C4<0>, C4<0>;
L_0x17fd9f0 .delay 1 (10,10,10) L_0x17fd9f0/d;
L_0x17fdab0/d .functor NOT 1, L_0x17ff390, C4<0>, C4<0>, C4<0>;
L_0x17fdab0 .delay 1 (10,10,10) L_0x17fdab0/d;
L_0x17fdc60/d .functor AND 1, L_0x17fd1b0, L_0x17fd890, L_0x17fd9f0, L_0x17fdab0;
L_0x17fdc60 .delay 1 (80,80,80) L_0x17fdc60/d;
L_0x17fde10/d .functor AND 1, L_0x17fd1b0, L_0x17fc930, L_0x17fd9f0, L_0x17fdab0;
L_0x17fde10 .delay 1 (80,80,80) L_0x17fde10/d;
L_0x17fdfc0/d .functor AND 1, L_0x17fce30, L_0x17fd890, L_0x17ff2f0, L_0x17fdab0;
L_0x17fdfc0 .delay 1 (80,80,80) L_0x17fdfc0/d;
L_0x17fe1b0/d .functor AND 1, L_0x17fd1b0, L_0x17fc930, L_0x17ff2f0, L_0x17fdab0;
L_0x17fe1b0 .delay 1 (80,80,80) L_0x17fe1b0/d;
L_0x17fe2e0/d .functor AND 1, L_0x17fc3b0, L_0x17fd890, L_0x17fd9f0, L_0x17ff390;
L_0x17fe2e0 .delay 1 (80,80,80) L_0x17fe2e0/d;
L_0x17fe540/d .functor AND 1, L_0x17fca80, L_0x17fc930, L_0x17fd9f0, L_0x17ff390;
L_0x17fe540 .delay 1 (80,80,80) L_0x17fe540/d;
L_0x17fe270/d .functor AND 1, L_0x17fcd70, L_0x17fd890, L_0x17ff2f0, L_0x17ff390;
L_0x17fe270 .delay 1 (80,80,80) L_0x17fe270/d;
L_0x17fe8a0/d .functor AND 1, L_0x17fcbe0, L_0x17fc930, L_0x17ff2f0, L_0x17ff390;
L_0x17fe8a0 .delay 1 (80,80,80) L_0x17fe8a0/d;
L_0x17fea40/0/0 .functor OR 1, L_0x17fdc60, L_0x17fde10, L_0x17fdfc0, L_0x17fe2e0;
L_0x17fea40/0/4 .functor OR 1, L_0x17fe540, L_0x17fe270, L_0x17fe8a0, L_0x17fe1b0;
L_0x17fea40/d .functor OR 1, L_0x17fea40/0/0, L_0x17fea40/0/4, C4<0>, C4<0>;
L_0x17fea40 .delay 1 (160,160,160) L_0x17fea40/d;
v0x16807e0_0 .net "a", 0 0, L_0x17fee30;  1 drivers
v0x16808a0_0 .net "addSub", 0 0, L_0x17fd1b0;  1 drivers
v0x1680970_0 .net "andRes", 0 0, L_0x17fc3b0;  1 drivers
v0x1680a40_0 .net "b", 0 0, L_0x17fef90;  1 drivers
v0x1680b10_0 .net "carryIn", 0 0, L_0x17fcca0;  1 drivers
v0x1680bb0_0 .net "carryOut", 0 0, L_0x17fd690;  1 drivers
v0x1680c80_0 .net "initialResult", 0 0, L_0x17fea40;  1 drivers
v0x1680d20_0 .net "isAdd", 0 0, L_0x17fdc60;  1 drivers
v0x1680dc0_0 .net "isAnd", 0 0, L_0x17fe2e0;  1 drivers
v0x1680ef0_0 .net "isNand", 0 0, L_0x17fe540;  1 drivers
v0x1680f90_0 .net "isNor", 0 0, L_0x17fe270;  1 drivers
v0x1681030_0 .net "isOr", 0 0, L_0x17fe8a0;  1 drivers
v0x16810d0_0 .net "isSLT", 0 0, L_0x17fe1b0;  1 drivers
v0x1681170_0 .net "isSub", 0 0, L_0x17fde10;  1 drivers
v0x1681210_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16812b0_0 .net "isXor", 0 0, L_0x17fdfc0;  1 drivers
v0x1681350_0 .net "nandRes", 0 0, L_0x17fca80;  1 drivers
v0x1681500_0 .net "norRes", 0 0, L_0x17fcd70;  1 drivers
v0x16815a0_0 .net "orRes", 0 0, L_0x17fcbe0;  1 drivers
v0x1681640_0 .net "s0", 0 0, L_0x17fc930;  1 drivers
v0x16816e0_0 .net "s0inv", 0 0, L_0x17fd890;  1 drivers
v0x16817a0_0 .net "s1", 0 0, L_0x17ff2f0;  1 drivers
v0x1681860_0 .net "s1inv", 0 0, L_0x17fd9f0;  1 drivers
v0x1681920_0 .net "s2", 0 0, L_0x17ff390;  1 drivers
v0x16819e0_0 .net "s2inv", 0 0, L_0x17fdab0;  1 drivers
v0x1681aa0_0 .net "xorRes", 0 0, L_0x17fce30;  1 drivers
S_0x167fad0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x167f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17fcf90/d .functor XOR 1, L_0x17fef90, L_0x1840120, C4<0>, C4<0>;
L_0x17fcf90 .delay 1 (40,40,40) L_0x17fcf90/d;
L_0x17fd050/d .functor XOR 1, L_0x17fee30, L_0x17fcf90, C4<0>, C4<0>;
L_0x17fd050 .delay 1 (40,40,40) L_0x17fd050/d;
L_0x17fd1b0/d .functor XOR 1, L_0x17fd050, L_0x17fcca0, C4<0>, C4<0>;
L_0x17fd1b0 .delay 1 (40,40,40) L_0x17fd1b0/d;
L_0x17fd3b0/d .functor AND 1, L_0x17fee30, L_0x17fcf90, C4<1>, C4<1>;
L_0x17fd3b0 .delay 1 (40,40,40) L_0x17fd3b0/d;
L_0x17fd620/d .functor AND 1, L_0x17fd050, L_0x17fcca0, C4<1>, C4<1>;
L_0x17fd620 .delay 1 (40,40,40) L_0x17fd620/d;
L_0x17fd690/d .functor OR 1, L_0x17fd3b0, L_0x17fd620, C4<0>, C4<0>;
L_0x17fd690 .delay 1 (40,40,40) L_0x17fd690/d;
v0x167fd60_0 .net "AandB", 0 0, L_0x17fd3b0;  1 drivers
v0x167fe40_0 .net "BxorSub", 0 0, L_0x17fcf90;  1 drivers
v0x167ff00_0 .net "a", 0 0, L_0x17fee30;  alias, 1 drivers
v0x167ffd0_0 .net "b", 0 0, L_0x17fef90;  alias, 1 drivers
v0x1680090_0 .net "carryin", 0 0, L_0x17fcca0;  alias, 1 drivers
v0x16801a0_0 .net "carryout", 0 0, L_0x17fd690;  alias, 1 drivers
v0x1680260_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16767b0_0 .net "res", 0 0, L_0x17fd1b0;  alias, 1 drivers
v0x1680510_0 .net "xAorB", 0 0, L_0x17fd050;  1 drivers
v0x1680640_0 .net "xAorBandCin", 0 0, L_0x17fd620;  1 drivers
S_0x1681cd0 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1681e90 .param/l "i" 0 4 165, +C4<01001>;
S_0x1681f50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1681cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x17feed0/d .functor AND 1, L_0x1801890, L_0x17ec180, C4<1>, C4<1>;
L_0x17feed0 .delay 1 (40,40,40) L_0x17feed0/d;
L_0x17ff190/d .functor NAND 1, L_0x1801890, L_0x17ec180, C4<1>, C4<1>;
L_0x17ff190 .delay 1 (20,20,20) L_0x17ff190/d;
L_0x17ff5f0/d .functor OR 1, L_0x1801890, L_0x17ec180, C4<0>, C4<0>;
L_0x17ff5f0 .delay 1 (40,40,40) L_0x17ff5f0/d;
L_0x17ff780/d .functor NOR 1, L_0x1801890, L_0x17ec180, C4<0>, C4<0>;
L_0x17ff780 .delay 1 (20,20,20) L_0x17ff780/d;
L_0x17ff8e0/d .functor XOR 1, L_0x1801890, L_0x17ec180, C4<0>, C4<0>;
L_0x17ff8e0 .delay 1 (40,40,40) L_0x17ff8e0/d;
L_0x18002f0/d .functor NOT 1, L_0x17ff4c0, C4<0>, C4<0>, C4<0>;
L_0x18002f0 .delay 1 (10,10,10) L_0x18002f0/d;
L_0x1800450/d .functor NOT 1, L_0x1801ef0, C4<0>, C4<0>, C4<0>;
L_0x1800450 .delay 1 (10,10,10) L_0x1800450/d;
L_0x1800510/d .functor NOT 1, L_0x1801f90, C4<0>, C4<0>, C4<0>;
L_0x1800510 .delay 1 (10,10,10) L_0x1800510/d;
L_0x18006c0/d .functor AND 1, L_0x17ffc10, L_0x18002f0, L_0x1800450, L_0x1800510;
L_0x18006c0 .delay 1 (80,80,80) L_0x18006c0/d;
L_0x1800870/d .functor AND 1, L_0x17ffc10, L_0x17ff4c0, L_0x1800450, L_0x1800510;
L_0x1800870 .delay 1 (80,80,80) L_0x1800870/d;
L_0x1800a20/d .functor AND 1, L_0x17ff8e0, L_0x18002f0, L_0x1801ef0, L_0x1800510;
L_0x1800a20 .delay 1 (80,80,80) L_0x1800a20/d;
L_0x1800c10/d .functor AND 1, L_0x17ffc10, L_0x17ff4c0, L_0x1801ef0, L_0x1800510;
L_0x1800c10 .delay 1 (80,80,80) L_0x1800c10/d;
L_0x1800d40/d .functor AND 1, L_0x17feed0, L_0x18002f0, L_0x1800450, L_0x1801f90;
L_0x1800d40 .delay 1 (80,80,80) L_0x1800d40/d;
L_0x1800fa0/d .functor AND 1, L_0x17ff190, L_0x17ff4c0, L_0x1800450, L_0x1801f90;
L_0x1800fa0 .delay 1 (80,80,80) L_0x1800fa0/d;
L_0x1800cd0/d .functor AND 1, L_0x17ff780, L_0x18002f0, L_0x1801ef0, L_0x1801f90;
L_0x1800cd0 .delay 1 (80,80,80) L_0x1800cd0/d;
L_0x1801300/d .functor AND 1, L_0x17ff5f0, L_0x17ff4c0, L_0x1801ef0, L_0x1801f90;
L_0x1801300 .delay 1 (80,80,80) L_0x1801300/d;
L_0x18014a0/0/0 .functor OR 1, L_0x18006c0, L_0x1800870, L_0x1800a20, L_0x1800d40;
L_0x18014a0/0/4 .functor OR 1, L_0x1800fa0, L_0x1800cd0, L_0x1801300, L_0x1800c10;
L_0x18014a0/d .functor OR 1, L_0x18014a0/0/0, L_0x18014a0/0/4, C4<0>, C4<0>;
L_0x18014a0 .delay 1 (160,160,160) L_0x18014a0/d;
v0x1682e90_0 .net "a", 0 0, L_0x1801890;  1 drivers
v0x1682f50_0 .net "addSub", 0 0, L_0x17ffc10;  1 drivers
v0x1683020_0 .net "andRes", 0 0, L_0x17feed0;  1 drivers
v0x16830f0_0 .net "b", 0 0, L_0x17ec180;  1 drivers
v0x16831c0_0 .net "carryIn", 0 0, L_0x17ff6b0;  1 drivers
v0x1683260_0 .net "carryOut", 0 0, L_0x18000f0;  1 drivers
v0x1683330_0 .net "initialResult", 0 0, L_0x18014a0;  1 drivers
v0x16833d0_0 .net "isAdd", 0 0, L_0x18006c0;  1 drivers
v0x1683470_0 .net "isAnd", 0 0, L_0x1800d40;  1 drivers
v0x16835a0_0 .net "isNand", 0 0, L_0x1800fa0;  1 drivers
v0x1683640_0 .net "isNor", 0 0, L_0x1800cd0;  1 drivers
v0x16836e0_0 .net "isOr", 0 0, L_0x1801300;  1 drivers
v0x16837a0_0 .net "isSLT", 0 0, L_0x1800c10;  1 drivers
v0x1683860_0 .net "isSub", 0 0, L_0x1800870;  1 drivers
v0x1683920_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16839c0_0 .net "isXor", 0 0, L_0x1800a20;  1 drivers
v0x1683a80_0 .net "nandRes", 0 0, L_0x17ff190;  1 drivers
v0x1683c30_0 .net "norRes", 0 0, L_0x17ff780;  1 drivers
v0x1683cd0_0 .net "orRes", 0 0, L_0x17ff5f0;  1 drivers
v0x1683d70_0 .net "s0", 0 0, L_0x17ff4c0;  1 drivers
v0x1683e10_0 .net "s0inv", 0 0, L_0x18002f0;  1 drivers
v0x1683ed0_0 .net "s1", 0 0, L_0x1801ef0;  1 drivers
v0x1683f90_0 .net "s1inv", 0 0, L_0x1800450;  1 drivers
v0x1684050_0 .net "s2", 0 0, L_0x1801f90;  1 drivers
v0x1684110_0 .net "s2inv", 0 0, L_0x1800510;  1 drivers
v0x16841d0_0 .net "xorRes", 0 0, L_0x17ff8e0;  1 drivers
S_0x1682250 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1681f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x17ff9a0/d .functor XOR 1, L_0x17ec180, L_0x1840120, C4<0>, C4<0>;
L_0x17ff9a0 .delay 1 (40,40,40) L_0x17ff9a0/d;
L_0x17ffb00/d .functor XOR 1, L_0x1801890, L_0x17ff9a0, C4<0>, C4<0>;
L_0x17ffb00 .delay 1 (40,40,40) L_0x17ffb00/d;
L_0x17ffc10/d .functor XOR 1, L_0x17ffb00, L_0x17ff6b0, C4<0>, C4<0>;
L_0x17ffc10 .delay 1 (40,40,40) L_0x17ffc10/d;
L_0x17ffe10/d .functor AND 1, L_0x1801890, L_0x17ff9a0, C4<1>, C4<1>;
L_0x17ffe10 .delay 1 (40,40,40) L_0x17ffe10/d;
L_0x1800080/d .functor AND 1, L_0x17ffb00, L_0x17ff6b0, C4<1>, C4<1>;
L_0x1800080 .delay 1 (40,40,40) L_0x1800080/d;
L_0x18000f0/d .functor OR 1, L_0x17ffe10, L_0x1800080, C4<0>, C4<0>;
L_0x18000f0 .delay 1 (40,40,40) L_0x18000f0/d;
v0x1682520_0 .net "AandB", 0 0, L_0x17ffe10;  1 drivers
v0x1682600_0 .net "BxorSub", 0 0, L_0x17ff9a0;  1 drivers
v0x16826c0_0 .net "a", 0 0, L_0x1801890;  alias, 1 drivers
v0x1682790_0 .net "b", 0 0, L_0x17ec180;  alias, 1 drivers
v0x1682850_0 .net "carryin", 0 0, L_0x17ff6b0;  alias, 1 drivers
v0x1682960_0 .net "carryout", 0 0, L_0x18000f0;  alias, 1 drivers
v0x1682a20_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1682ac0_0 .net "res", 0 0, L_0x17ffc10;  alias, 1 drivers
v0x1682b80_0 .net "xAorB", 0 0, L_0x17ffb00;  1 drivers
v0x1682cd0_0 .net "xAorBandCin", 0 0, L_0x1800080;  1 drivers
S_0x16843b0 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1684570 .param/l "i" 0 4 165, +C4<01010>;
S_0x1684630 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16843b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1801930/d .functor AND 1, L_0x1804610, L_0x1804770, C4<1>, C4<1>;
L_0x1801930 .delay 1 (40,40,40) L_0x1801930/d;
L_0x17ec220/d .functor NAND 1, L_0x1804610, L_0x1804770, C4<1>, C4<1>;
L_0x17ec220 .delay 1 (20,20,20) L_0x17ec220/d;
L_0x17ff560/d .functor OR 1, L_0x1804610, L_0x1804770, C4<0>, C4<0>;
L_0x17ff560 .delay 1 (40,40,40) L_0x17ff560/d;
L_0x18024d0/d .functor NOR 1, L_0x1804610, L_0x1804770, C4<0>, C4<0>;
L_0x18024d0 .delay 1 (20,20,20) L_0x18024d0/d;
L_0x1802590/d .functor XOR 1, L_0x1804610, L_0x1804770, C4<0>, C4<0>;
L_0x1802590 .delay 1 (40,40,40) L_0x1802590/d;
L_0x1802ff0/d .functor NOT 1, L_0x18049c0, C4<0>, C4<0>, C4<0>;
L_0x1802ff0 .delay 1 (10,10,10) L_0x1802ff0/d;
L_0x1803150/d .functor NOT 1, L_0x1804a60, C4<0>, C4<0>, C4<0>;
L_0x1803150 .delay 1 (10,10,10) L_0x1803150/d;
L_0x1803210/d .functor NOT 1, L_0x1804b00, C4<0>, C4<0>, C4<0>;
L_0x1803210 .delay 1 (10,10,10) L_0x1803210/d;
L_0x18033c0/d .functor AND 1, L_0x1802910, L_0x1802ff0, L_0x1803150, L_0x1803210;
L_0x18033c0 .delay 1 (80,80,80) L_0x18033c0/d;
L_0x1803570/d .functor AND 1, L_0x1802910, L_0x18049c0, L_0x1803150, L_0x1803210;
L_0x1803570 .delay 1 (80,80,80) L_0x1803570/d;
L_0x1803720/d .functor AND 1, L_0x1802590, L_0x1802ff0, L_0x1804a60, L_0x1803210;
L_0x1803720 .delay 1 (80,80,80) L_0x1803720/d;
L_0x1803910/d .functor AND 1, L_0x1802910, L_0x18049c0, L_0x1804a60, L_0x1803210;
L_0x1803910 .delay 1 (80,80,80) L_0x1803910/d;
L_0x1803a40/d .functor AND 1, L_0x1801930, L_0x1802ff0, L_0x1803150, L_0x1804b00;
L_0x1803a40 .delay 1 (80,80,80) L_0x1803a40/d;
L_0x1803ca0/d .functor AND 1, L_0x17ec220, L_0x18049c0, L_0x1803150, L_0x1804b00;
L_0x1803ca0 .delay 1 (80,80,80) L_0x1803ca0/d;
L_0x18039d0/d .functor AND 1, L_0x18024d0, L_0x1802ff0, L_0x1804a60, L_0x1804b00;
L_0x18039d0 .delay 1 (80,80,80) L_0x18039d0/d;
L_0x1804080/d .functor AND 1, L_0x17ff560, L_0x18049c0, L_0x1804a60, L_0x1804b00;
L_0x1804080 .delay 1 (80,80,80) L_0x1804080/d;
L_0x1804220/0/0 .functor OR 1, L_0x18033c0, L_0x1803570, L_0x1803720, L_0x1803a40;
L_0x1804220/0/4 .functor OR 1, L_0x1803ca0, L_0x18039d0, L_0x1804080, L_0x1803910;
L_0x1804220/d .functor OR 1, L_0x1804220/0/0, L_0x1804220/0/4, C4<0>, C4<0>;
L_0x1804220 .delay 1 (160,160,160) L_0x1804220/d;
v0x1685530_0 .net "a", 0 0, L_0x1804610;  1 drivers
v0x16855f0_0 .net "addSub", 0 0, L_0x1802910;  1 drivers
v0x16856c0_0 .net "andRes", 0 0, L_0x1801930;  1 drivers
v0x1685790_0 .net "b", 0 0, L_0x1804770;  1 drivers
v0x1685860_0 .net "carryIn", 0 0, L_0x1804920;  1 drivers
v0x1685900_0 .net "carryOut", 0 0, L_0x1802df0;  1 drivers
v0x16859d0_0 .net "initialResult", 0 0, L_0x1804220;  1 drivers
v0x1685a70_0 .net "isAdd", 0 0, L_0x18033c0;  1 drivers
v0x1685b10_0 .net "isAnd", 0 0, L_0x1803a40;  1 drivers
v0x1685c40_0 .net "isNand", 0 0, L_0x1803ca0;  1 drivers
v0x1685ce0_0 .net "isNor", 0 0, L_0x18039d0;  1 drivers
v0x1685d80_0 .net "isOr", 0 0, L_0x1804080;  1 drivers
v0x1685e40_0 .net "isSLT", 0 0, L_0x1803910;  1 drivers
v0x1685f00_0 .net "isSub", 0 0, L_0x1803570;  1 drivers
v0x1685fc0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1686060_0 .net "isXor", 0 0, L_0x1803720;  1 drivers
v0x1686120_0 .net "nandRes", 0 0, L_0x17ec220;  1 drivers
v0x16862d0_0 .net "norRes", 0 0, L_0x18024d0;  1 drivers
v0x1686370_0 .net "orRes", 0 0, L_0x17ff560;  1 drivers
v0x1686410_0 .net "s0", 0 0, L_0x18049c0;  1 drivers
v0x16864b0_0 .net "s0inv", 0 0, L_0x1802ff0;  1 drivers
v0x1686570_0 .net "s1", 0 0, L_0x1804a60;  1 drivers
v0x1686630_0 .net "s1inv", 0 0, L_0x1803150;  1 drivers
v0x16866f0_0 .net "s2", 0 0, L_0x1804b00;  1 drivers
v0x16867b0_0 .net "s2inv", 0 0, L_0x1803210;  1 drivers
v0x1686870_0 .net "xorRes", 0 0, L_0x1802590;  1 drivers
S_0x1684930 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1684630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18026f0/d .functor XOR 1, L_0x1804770, L_0x1840120, C4<0>, C4<0>;
L_0x18026f0 .delay 1 (40,40,40) L_0x18026f0/d;
L_0x18027b0/d .functor XOR 1, L_0x1804610, L_0x18026f0, C4<0>, C4<0>;
L_0x18027b0 .delay 1 (40,40,40) L_0x18027b0/d;
L_0x1802910/d .functor XOR 1, L_0x18027b0, L_0x1804920, C4<0>, C4<0>;
L_0x1802910 .delay 1 (40,40,40) L_0x1802910/d;
L_0x1802b10/d .functor AND 1, L_0x1804610, L_0x18026f0, C4<1>, C4<1>;
L_0x1802b10 .delay 1 (40,40,40) L_0x1802b10/d;
L_0x1802d80/d .functor AND 1, L_0x18027b0, L_0x1804920, C4<1>, C4<1>;
L_0x1802d80 .delay 1 (40,40,40) L_0x1802d80/d;
L_0x1802df0/d .functor OR 1, L_0x1802b10, L_0x1802d80, C4<0>, C4<0>;
L_0x1802df0 .delay 1 (40,40,40) L_0x1802df0/d;
v0x1684bc0_0 .net "AandB", 0 0, L_0x1802b10;  1 drivers
v0x1684ca0_0 .net "BxorSub", 0 0, L_0x18026f0;  1 drivers
v0x1684d60_0 .net "a", 0 0, L_0x1804610;  alias, 1 drivers
v0x1684e30_0 .net "b", 0 0, L_0x1804770;  alias, 1 drivers
v0x1684ef0_0 .net "carryin", 0 0, L_0x1804920;  alias, 1 drivers
v0x1685000_0 .net "carryout", 0 0, L_0x1802df0;  alias, 1 drivers
v0x16850c0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1685160_0 .net "res", 0 0, L_0x1802910;  alias, 1 drivers
v0x1685220_0 .net "xAorB", 0 0, L_0x18027b0;  1 drivers
v0x1685370_0 .net "xAorBandCin", 0 0, L_0x1802d80;  1 drivers
S_0x1686a50 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1686c10 .param/l "i" 0 4 165, +C4<01011>;
S_0x1686cd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1686a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18046b0/d .functor AND 1, L_0x1807010, L_0x1807170, C4<1>, C4<1>;
L_0x18046b0 .delay 1 (40,40,40) L_0x18046b0/d;
L_0x17f46e0/d .functor NAND 1, L_0x1807010, L_0x1807170, C4<1>, C4<1>;
L_0x17f46e0 .delay 1 (20,20,20) L_0x17f46e0/d;
L_0x1804dc0/d .functor OR 1, L_0x1807010, L_0x1807170, C4<0>, C4<0>;
L_0x1804dc0 .delay 1 (40,40,40) L_0x1804dc0/d;
L_0x1804f50/d .functor NOR 1, L_0x1807010, L_0x1807170, C4<0>, C4<0>;
L_0x1804f50 .delay 1 (20,20,20) L_0x1804f50/d;
L_0x1805010/d .functor XOR 1, L_0x1807010, L_0x1807170, C4<0>, C4<0>;
L_0x1805010 .delay 1 (40,40,40) L_0x1805010/d;
L_0x1805a70/d .functor NOT 1, L_0x1804c30, C4<0>, C4<0>, C4<0>;
L_0x1805a70 .delay 1 (10,10,10) L_0x1805a70/d;
L_0x1805bd0/d .functor NOT 1, L_0x1804cd0, C4<0>, C4<0>, C4<0>;
L_0x1805bd0 .delay 1 (10,10,10) L_0x1805bd0/d;
L_0x1805c90/d .functor NOT 1, L_0x1807560, C4<0>, C4<0>, C4<0>;
L_0x1805c90 .delay 1 (10,10,10) L_0x1805c90/d;
L_0x1805e40/d .functor AND 1, L_0x1805390, L_0x1805a70, L_0x1805bd0, L_0x1805c90;
L_0x1805e40 .delay 1 (80,80,80) L_0x1805e40/d;
L_0x1805ff0/d .functor AND 1, L_0x1805390, L_0x1804c30, L_0x1805bd0, L_0x1805c90;
L_0x1805ff0 .delay 1 (80,80,80) L_0x1805ff0/d;
L_0x18061a0/d .functor AND 1, L_0x1805010, L_0x1805a70, L_0x1804cd0, L_0x1805c90;
L_0x18061a0 .delay 1 (80,80,80) L_0x18061a0/d;
L_0x1806390/d .functor AND 1, L_0x1805390, L_0x1804c30, L_0x1804cd0, L_0x1805c90;
L_0x1806390 .delay 1 (80,80,80) L_0x1806390/d;
L_0x18064c0/d .functor AND 1, L_0x18046b0, L_0x1805a70, L_0x1805bd0, L_0x1807560;
L_0x18064c0 .delay 1 (80,80,80) L_0x18064c0/d;
L_0x1806720/d .functor AND 1, L_0x17f46e0, L_0x1804c30, L_0x1805bd0, L_0x1807560;
L_0x1806720 .delay 1 (80,80,80) L_0x1806720/d;
L_0x1806450/d .functor AND 1, L_0x1804f50, L_0x1805a70, L_0x1804cd0, L_0x1807560;
L_0x1806450 .delay 1 (80,80,80) L_0x1806450/d;
L_0x1806a80/d .functor AND 1, L_0x1804dc0, L_0x1804c30, L_0x1804cd0, L_0x1807560;
L_0x1806a80 .delay 1 (80,80,80) L_0x1806a80/d;
L_0x1806c20/0/0 .functor OR 1, L_0x1805e40, L_0x1805ff0, L_0x18061a0, L_0x18064c0;
L_0x1806c20/0/4 .functor OR 1, L_0x1806720, L_0x1806450, L_0x1806a80, L_0x1806390;
L_0x1806c20/d .functor OR 1, L_0x1806c20/0/0, L_0x1806c20/0/4, C4<0>, C4<0>;
L_0x1806c20 .delay 1 (160,160,160) L_0x1806c20/d;
v0x1687bd0_0 .net "a", 0 0, L_0x1807010;  1 drivers
v0x1687c90_0 .net "addSub", 0 0, L_0x1805390;  1 drivers
v0x1687d60_0 .net "andRes", 0 0, L_0x18046b0;  1 drivers
v0x1687e30_0 .net "b", 0 0, L_0x1807170;  1 drivers
v0x1687f00_0 .net "carryIn", 0 0, L_0x1804e80;  1 drivers
v0x1687fa0_0 .net "carryOut", 0 0, L_0x1805870;  1 drivers
v0x1688070_0 .net "initialResult", 0 0, L_0x1806c20;  1 drivers
v0x1688110_0 .net "isAdd", 0 0, L_0x1805e40;  1 drivers
v0x16881b0_0 .net "isAnd", 0 0, L_0x18064c0;  1 drivers
v0x16882e0_0 .net "isNand", 0 0, L_0x1806720;  1 drivers
v0x1688380_0 .net "isNor", 0 0, L_0x1806450;  1 drivers
v0x1688420_0 .net "isOr", 0 0, L_0x1806a80;  1 drivers
v0x16884e0_0 .net "isSLT", 0 0, L_0x1806390;  1 drivers
v0x16885a0_0 .net "isSub", 0 0, L_0x1805ff0;  1 drivers
v0x1688660_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1688700_0 .net "isXor", 0 0, L_0x18061a0;  1 drivers
v0x16887c0_0 .net "nandRes", 0 0, L_0x17f46e0;  1 drivers
v0x1688970_0 .net "norRes", 0 0, L_0x1804f50;  1 drivers
v0x1688a10_0 .net "orRes", 0 0, L_0x1804dc0;  1 drivers
v0x1688ab0_0 .net "s0", 0 0, L_0x1804c30;  1 drivers
v0x1688b50_0 .net "s0inv", 0 0, L_0x1805a70;  1 drivers
v0x1688c10_0 .net "s1", 0 0, L_0x1804cd0;  1 drivers
v0x1688cd0_0 .net "s1inv", 0 0, L_0x1805bd0;  1 drivers
v0x1688d90_0 .net "s2", 0 0, L_0x1807560;  1 drivers
v0x1688e50_0 .net "s2inv", 0 0, L_0x1805c90;  1 drivers
v0x1688f10_0 .net "xorRes", 0 0, L_0x1805010;  1 drivers
S_0x1686fd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1686cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1805170/d .functor XOR 1, L_0x1807170, L_0x1840120, C4<0>, C4<0>;
L_0x1805170 .delay 1 (40,40,40) L_0x1805170/d;
L_0x1805230/d .functor XOR 1, L_0x1807010, L_0x1805170, C4<0>, C4<0>;
L_0x1805230 .delay 1 (40,40,40) L_0x1805230/d;
L_0x1805390/d .functor XOR 1, L_0x1805230, L_0x1804e80, C4<0>, C4<0>;
L_0x1805390 .delay 1 (40,40,40) L_0x1805390/d;
L_0x1805590/d .functor AND 1, L_0x1807010, L_0x1805170, C4<1>, C4<1>;
L_0x1805590 .delay 1 (40,40,40) L_0x1805590/d;
L_0x1805800/d .functor AND 1, L_0x1805230, L_0x1804e80, C4<1>, C4<1>;
L_0x1805800 .delay 1 (40,40,40) L_0x1805800/d;
L_0x1805870/d .functor OR 1, L_0x1805590, L_0x1805800, C4<0>, C4<0>;
L_0x1805870 .delay 1 (40,40,40) L_0x1805870/d;
v0x1687260_0 .net "AandB", 0 0, L_0x1805590;  1 drivers
v0x1687340_0 .net "BxorSub", 0 0, L_0x1805170;  1 drivers
v0x1687400_0 .net "a", 0 0, L_0x1807010;  alias, 1 drivers
v0x16874d0_0 .net "b", 0 0, L_0x1807170;  alias, 1 drivers
v0x1687590_0 .net "carryin", 0 0, L_0x1804e80;  alias, 1 drivers
v0x16876a0_0 .net "carryout", 0 0, L_0x1805870;  alias, 1 drivers
v0x1687760_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1687800_0 .net "res", 0 0, L_0x1805390;  alias, 1 drivers
v0x16878c0_0 .net "xAorB", 0 0, L_0x1805230;  1 drivers
v0x1687a10_0 .net "xAorBandCin", 0 0, L_0x1805800;  1 drivers
S_0x16890f0 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16892b0 .param/l "i" 0 4 165, +C4<01100>;
S_0x1689370 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16890f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18070b0/d .functor AND 1, L_0x1809a30, L_0x1809b90, C4<1>, C4<1>;
L_0x18070b0 .delay 1 (40,40,40) L_0x18070b0/d;
L_0x18074d0/d .functor NAND 1, L_0x1809a30, L_0x1809b90, C4<1>, C4<1>;
L_0x18074d0 .delay 1 (20,20,20) L_0x18074d0/d;
L_0x1807410/d .functor OR 1, L_0x1809a30, L_0x1809b90, C4<0>, C4<0>;
L_0x1807410 .delay 1 (40,40,40) L_0x1807410/d;
L_0x1807970/d .functor NOR 1, L_0x1809a30, L_0x1809b90, C4<0>, C4<0>;
L_0x1807970 .delay 1 (20,20,20) L_0x1807970/d;
L_0x1807a30/d .functor XOR 1, L_0x1809a30, L_0x1809b90, C4<0>, C4<0>;
L_0x1807a30 .delay 1 (40,40,40) L_0x1807a30/d;
L_0x1808490/d .functor NOT 1, L_0x1807690, C4<0>, C4<0>, C4<0>;
L_0x1808490 .delay 1 (10,10,10) L_0x1808490/d;
L_0x18085f0/d .functor NOT 1, L_0x1807730, C4<0>, C4<0>, C4<0>;
L_0x18085f0 .delay 1 (10,10,10) L_0x18085f0/d;
L_0x18086b0/d .functor NOT 1, L_0x1809fb0, C4<0>, C4<0>, C4<0>;
L_0x18086b0 .delay 1 (10,10,10) L_0x18086b0/d;
L_0x1808860/d .functor AND 1, L_0x1807db0, L_0x1808490, L_0x18085f0, L_0x18086b0;
L_0x1808860 .delay 1 (80,80,80) L_0x1808860/d;
L_0x1808a10/d .functor AND 1, L_0x1807db0, L_0x1807690, L_0x18085f0, L_0x18086b0;
L_0x1808a10 .delay 1 (80,80,80) L_0x1808a10/d;
L_0x1808bc0/d .functor AND 1, L_0x1807a30, L_0x1808490, L_0x1807730, L_0x18086b0;
L_0x1808bc0 .delay 1 (80,80,80) L_0x1808bc0/d;
L_0x1808db0/d .functor AND 1, L_0x1807db0, L_0x1807690, L_0x1807730, L_0x18086b0;
L_0x1808db0 .delay 1 (80,80,80) L_0x1808db0/d;
L_0x1808ee0/d .functor AND 1, L_0x18070b0, L_0x1808490, L_0x18085f0, L_0x1809fb0;
L_0x1808ee0 .delay 1 (80,80,80) L_0x1808ee0/d;
L_0x1809140/d .functor AND 1, L_0x18074d0, L_0x1807690, L_0x18085f0, L_0x1809fb0;
L_0x1809140 .delay 1 (80,80,80) L_0x1809140/d;
L_0x1808e70/d .functor AND 1, L_0x1807970, L_0x1808490, L_0x1807730, L_0x1809fb0;
L_0x1808e70 .delay 1 (80,80,80) L_0x1808e70/d;
L_0x18094a0/d .functor AND 1, L_0x1807410, L_0x1807690, L_0x1807730, L_0x1809fb0;
L_0x18094a0 .delay 1 (80,80,80) L_0x18094a0/d;
L_0x1809640/0/0 .functor OR 1, L_0x1808860, L_0x1808a10, L_0x1808bc0, L_0x1808ee0;
L_0x1809640/0/4 .functor OR 1, L_0x1809140, L_0x1808e70, L_0x18094a0, L_0x1808db0;
L_0x1809640/d .functor OR 1, L_0x1809640/0/0, L_0x1809640/0/4, C4<0>, C4<0>;
L_0x1809640 .delay 1 (160,160,160) L_0x1809640/d;
v0x168a270_0 .net "a", 0 0, L_0x1809a30;  1 drivers
v0x168a330_0 .net "addSub", 0 0, L_0x1807db0;  1 drivers
v0x168a400_0 .net "andRes", 0 0, L_0x18070b0;  1 drivers
v0x168a4d0_0 .net "b", 0 0, L_0x1809b90;  1 drivers
v0x168a5a0_0 .net "carryIn", 0 0, L_0x18078a0;  1 drivers
v0x168a640_0 .net "carryOut", 0 0, L_0x1808290;  1 drivers
v0x168a710_0 .net "initialResult", 0 0, L_0x1809640;  1 drivers
v0x168a7b0_0 .net "isAdd", 0 0, L_0x1808860;  1 drivers
v0x168a850_0 .net "isAnd", 0 0, L_0x1808ee0;  1 drivers
v0x168a980_0 .net "isNand", 0 0, L_0x1809140;  1 drivers
v0x168aa20_0 .net "isNor", 0 0, L_0x1808e70;  1 drivers
v0x168aac0_0 .net "isOr", 0 0, L_0x18094a0;  1 drivers
v0x168ab80_0 .net "isSLT", 0 0, L_0x1808db0;  1 drivers
v0x168ac40_0 .net "isSub", 0 0, L_0x1808a10;  1 drivers
v0x168ad00_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x168ada0_0 .net "isXor", 0 0, L_0x1808bc0;  1 drivers
v0x168ae60_0 .net "nandRes", 0 0, L_0x18074d0;  1 drivers
v0x168b010_0 .net "norRes", 0 0, L_0x1807970;  1 drivers
v0x168b0b0_0 .net "orRes", 0 0, L_0x1807410;  1 drivers
v0x168b150_0 .net "s0", 0 0, L_0x1807690;  1 drivers
v0x168b1f0_0 .net "s0inv", 0 0, L_0x1808490;  1 drivers
v0x168b2b0_0 .net "s1", 0 0, L_0x1807730;  1 drivers
v0x168b370_0 .net "s1inv", 0 0, L_0x18085f0;  1 drivers
v0x168b430_0 .net "s2", 0 0, L_0x1809fb0;  1 drivers
v0x168b4f0_0 .net "s2inv", 0 0, L_0x18086b0;  1 drivers
v0x168b5b0_0 .net "xorRes", 0 0, L_0x1807a30;  1 drivers
S_0x1689670 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1689370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1807b90/d .functor XOR 1, L_0x1809b90, L_0x1840120, C4<0>, C4<0>;
L_0x1807b90 .delay 1 (40,40,40) L_0x1807b90/d;
L_0x1807c50/d .functor XOR 1, L_0x1809a30, L_0x1807b90, C4<0>, C4<0>;
L_0x1807c50 .delay 1 (40,40,40) L_0x1807c50/d;
L_0x1807db0/d .functor XOR 1, L_0x1807c50, L_0x18078a0, C4<0>, C4<0>;
L_0x1807db0 .delay 1 (40,40,40) L_0x1807db0/d;
L_0x1807fb0/d .functor AND 1, L_0x1809a30, L_0x1807b90, C4<1>, C4<1>;
L_0x1807fb0 .delay 1 (40,40,40) L_0x1807fb0/d;
L_0x1808220/d .functor AND 1, L_0x1807c50, L_0x18078a0, C4<1>, C4<1>;
L_0x1808220 .delay 1 (40,40,40) L_0x1808220/d;
L_0x1808290/d .functor OR 1, L_0x1807fb0, L_0x1808220, C4<0>, C4<0>;
L_0x1808290 .delay 1 (40,40,40) L_0x1808290/d;
v0x1689900_0 .net "AandB", 0 0, L_0x1807fb0;  1 drivers
v0x16899e0_0 .net "BxorSub", 0 0, L_0x1807b90;  1 drivers
v0x1689aa0_0 .net "a", 0 0, L_0x1809a30;  alias, 1 drivers
v0x1689b70_0 .net "b", 0 0, L_0x1809b90;  alias, 1 drivers
v0x1689c30_0 .net "carryin", 0 0, L_0x18078a0;  alias, 1 drivers
v0x1689d40_0 .net "carryout", 0 0, L_0x1808290;  alias, 1 drivers
v0x1689e00_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1689ea0_0 .net "res", 0 0, L_0x1807db0;  alias, 1 drivers
v0x1689f60_0 .net "xAorB", 0 0, L_0x1807c50;  1 drivers
v0x168a0b0_0 .net "xAorBandCin", 0 0, L_0x1808220;  1 drivers
S_0x168b790 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x168b950 .param/l "i" 0 4 165, +C4<01101>;
S_0x168ba10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x168b790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1809ad0/d .functor AND 1, L_0x180c400, L_0x180c560, C4<1>, C4<1>;
L_0x1809ad0 .delay 1 (40,40,40) L_0x1809ad0/d;
L_0x1803e90/d .functor NAND 1, L_0x180c400, L_0x180c560, C4<1>, C4<1>;
L_0x1803e90 .delay 1 (20,20,20) L_0x1803e90/d;
L_0x1809f40/d .functor OR 1, L_0x180c400, L_0x180c560, C4<0>, C4<0>;
L_0x1809f40 .delay 1 (40,40,40) L_0x1809f40/d;
L_0x180a360/d .functor NOR 1, L_0x180c400, L_0x180c560, C4<0>, C4<0>;
L_0x180a360 .delay 1 (20,20,20) L_0x180a360/d;
L_0x180a3d0/d .functor XOR 1, L_0x180c400, L_0x180c560, C4<0>, C4<0>;
L_0x180a3d0 .delay 1 (40,40,40) L_0x180a3d0/d;
L_0x180ae30/d .functor NOT 1, L_0x180c9b0, C4<0>, C4<0>, C4<0>;
L_0x180ae30 .delay 1 (10,10,10) L_0x180ae30/d;
L_0x168cfb0/d .functor NOT 1, L_0x180a050, C4<0>, C4<0>, C4<0>;
L_0x168cfb0 .delay 1 (10,10,10) L_0x168cfb0/d;
L_0x180afe0/d .functor NOT 1, L_0x180a0f0, C4<0>, C4<0>, C4<0>;
L_0x180afe0 .delay 1 (10,10,10) L_0x180afe0/d;
L_0x180b190/d .functor AND 1, L_0x180a750, L_0x180ae30, L_0x168cfb0, L_0x180afe0;
L_0x180b190 .delay 1 (80,80,80) L_0x180b190/d;
L_0x180b340/d .functor AND 1, L_0x180a750, L_0x180c9b0, L_0x168cfb0, L_0x180afe0;
L_0x180b340 .delay 1 (80,80,80) L_0x180b340/d;
L_0x180b550/d .functor AND 1, L_0x180a3d0, L_0x180ae30, L_0x180a050, L_0x180afe0;
L_0x180b550 .delay 1 (80,80,80) L_0x180b550/d;
L_0x180b730/d .functor AND 1, L_0x180a750, L_0x180c9b0, L_0x180a050, L_0x180afe0;
L_0x180b730 .delay 1 (80,80,80) L_0x180b730/d;
L_0x180b900/d .functor AND 1, L_0x1809ad0, L_0x180ae30, L_0x168cfb0, L_0x180a0f0;
L_0x180b900 .delay 1 (80,80,80) L_0x180b900/d;
L_0x180bae0/d .functor AND 1, L_0x1803e90, L_0x180c9b0, L_0x168cfb0, L_0x180a0f0;
L_0x180bae0 .delay 1 (80,80,80) L_0x180bae0/d;
L_0x180b890/d .functor AND 1, L_0x180a360, L_0x180ae30, L_0x180a050, L_0x180a0f0;
L_0x180b890 .delay 1 (80,80,80) L_0x180b890/d;
L_0x180be70/d .functor AND 1, L_0x1809f40, L_0x180c9b0, L_0x180a050, L_0x180a0f0;
L_0x180be70 .delay 1 (80,80,80) L_0x180be70/d;
L_0x180c010/0/0 .functor OR 1, L_0x180b190, L_0x180b340, L_0x180b550, L_0x180b900;
L_0x180c010/0/4 .functor OR 1, L_0x180bae0, L_0x180b890, L_0x180be70, L_0x180b730;
L_0x180c010/d .functor OR 1, L_0x180c010/0/0, L_0x180c010/0/4, C4<0>, C4<0>;
L_0x180c010 .delay 1 (160,160,160) L_0x180c010/d;
v0x168c910_0 .net "a", 0 0, L_0x180c400;  1 drivers
v0x168c9d0_0 .net "addSub", 0 0, L_0x180a750;  1 drivers
v0x168caa0_0 .net "andRes", 0 0, L_0x1809ad0;  1 drivers
v0x168cb70_0 .net "b", 0 0, L_0x180c560;  1 drivers
v0x168cc40_0 .net "carryIn", 0 0, L_0x17f6f70;  1 drivers
v0x168cce0_0 .net "carryOut", 0 0, L_0x180ac30;  1 drivers
v0x168cdb0_0 .net "initialResult", 0 0, L_0x180c010;  1 drivers
v0x168ce50_0 .net "isAdd", 0 0, L_0x180b190;  1 drivers
v0x168cef0_0 .net "isAnd", 0 0, L_0x180b900;  1 drivers
v0x168d020_0 .net "isNand", 0 0, L_0x180bae0;  1 drivers
v0x168d0c0_0 .net "isNor", 0 0, L_0x180b890;  1 drivers
v0x168d160_0 .net "isOr", 0 0, L_0x180be70;  1 drivers
v0x168d220_0 .net "isSLT", 0 0, L_0x180b730;  1 drivers
v0x168d2e0_0 .net "isSub", 0 0, L_0x180b340;  1 drivers
v0x168d3a0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x168d440_0 .net "isXor", 0 0, L_0x180b550;  1 drivers
v0x168d500_0 .net "nandRes", 0 0, L_0x1803e90;  1 drivers
v0x168d6b0_0 .net "norRes", 0 0, L_0x180a360;  1 drivers
v0x168d750_0 .net "orRes", 0 0, L_0x1809f40;  1 drivers
v0x168d7f0_0 .net "s0", 0 0, L_0x180c9b0;  1 drivers
v0x168d890_0 .net "s0inv", 0 0, L_0x180ae30;  1 drivers
v0x168d950_0 .net "s1", 0 0, L_0x180a050;  1 drivers
v0x168da10_0 .net "s1inv", 0 0, L_0x168cfb0;  1 drivers
v0x168dad0_0 .net "s2", 0 0, L_0x180a0f0;  1 drivers
v0x168db90_0 .net "s2inv", 0 0, L_0x180afe0;  1 drivers
v0x168dc50_0 .net "xorRes", 0 0, L_0x180a3d0;  1 drivers
S_0x168bd10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x168ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x180a530/d .functor XOR 1, L_0x180c560, L_0x1840120, C4<0>, C4<0>;
L_0x180a530 .delay 1 (40,40,40) L_0x180a530/d;
L_0x180a5f0/d .functor XOR 1, L_0x180c400, L_0x180a530, C4<0>, C4<0>;
L_0x180a5f0 .delay 1 (40,40,40) L_0x180a5f0/d;
L_0x180a750/d .functor XOR 1, L_0x180a5f0, L_0x17f6f70, C4<0>, C4<0>;
L_0x180a750 .delay 1 (40,40,40) L_0x180a750/d;
L_0x180a950/d .functor AND 1, L_0x180c400, L_0x180a530, C4<1>, C4<1>;
L_0x180a950 .delay 1 (40,40,40) L_0x180a950/d;
L_0x180abc0/d .functor AND 1, L_0x180a5f0, L_0x17f6f70, C4<1>, C4<1>;
L_0x180abc0 .delay 1 (40,40,40) L_0x180abc0/d;
L_0x180ac30/d .functor OR 1, L_0x180a950, L_0x180abc0, C4<0>, C4<0>;
L_0x180ac30 .delay 1 (40,40,40) L_0x180ac30/d;
v0x168bfa0_0 .net "AandB", 0 0, L_0x180a950;  1 drivers
v0x168c080_0 .net "BxorSub", 0 0, L_0x180a530;  1 drivers
v0x168c140_0 .net "a", 0 0, L_0x180c400;  alias, 1 drivers
v0x168c210_0 .net "b", 0 0, L_0x180c560;  alias, 1 drivers
v0x168c2d0_0 .net "carryin", 0 0, L_0x17f6f70;  alias, 1 drivers
v0x168c3e0_0 .net "carryout", 0 0, L_0x180ac30;  alias, 1 drivers
v0x168c4a0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x168c540_0 .net "res", 0 0, L_0x180a750;  alias, 1 drivers
v0x168c600_0 .net "xAorB", 0 0, L_0x180a5f0;  1 drivers
v0x168c750_0 .net "xAorBandCin", 0 0, L_0x180abc0;  1 drivers
S_0x168de30 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x168dff0 .param/l "i" 0 4 165, +C4<01110>;
S_0x168e0b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x168de30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x180c4a0/d .functor AND 1, L_0x180ef80, L_0x180f0e0, C4<1>, C4<1>;
L_0x180c4a0 .delay 1 (40,40,40) L_0x180c4a0/d;
L_0x180bcd0/d .functor NAND 1, L_0x180ef80, L_0x180f0e0, C4<1>, C4<1>;
L_0x180bcd0 .delay 1 (20,20,20) L_0x180bcd0/d;
L_0x180a2d0/d .functor OR 1, L_0x180ef80, L_0x180f0e0, C4<0>, C4<0>;
L_0x180a2d0 .delay 1 (40,40,40) L_0x180a2d0/d;
L_0x180ce20/d .functor NOR 1, L_0x180ef80, L_0x180f0e0, C4<0>, C4<0>;
L_0x180ce20 .delay 1 (20,20,20) L_0x180ce20/d;
L_0x180cee0/d .functor XOR 1, L_0x180ef80, L_0x180f0e0, C4<0>, C4<0>;
L_0x180cee0 .delay 1 (40,40,40) L_0x180cee0/d;
L_0x180d940/d .functor NOT 1, L_0x180cae0, C4<0>, C4<0>, C4<0>;
L_0x180d940 .delay 1 (10,10,10) L_0x180d940/d;
L_0x180daa0/d .functor NOT 1, L_0x180cb80, C4<0>, C4<0>, C4<0>;
L_0x180daa0 .delay 1 (10,10,10) L_0x180daa0/d;
L_0x180db60/d .functor NOT 1, L_0x180cc20, C4<0>, C4<0>, C4<0>;
L_0x180db60 .delay 1 (10,10,10) L_0x180db60/d;
L_0x180dd10/d .functor AND 1, L_0x180d260, L_0x180d940, L_0x180daa0, L_0x180db60;
L_0x180dd10 .delay 1 (80,80,80) L_0x180dd10/d;
L_0x180dec0/d .functor AND 1, L_0x180d260, L_0x180cae0, L_0x180daa0, L_0x180db60;
L_0x180dec0 .delay 1 (80,80,80) L_0x180dec0/d;
L_0x180e0d0/d .functor AND 1, L_0x180cee0, L_0x180d940, L_0x180cb80, L_0x180db60;
L_0x180e0d0 .delay 1 (80,80,80) L_0x180e0d0/d;
L_0x180e2b0/d .functor AND 1, L_0x180d260, L_0x180cae0, L_0x180cb80, L_0x180db60;
L_0x180e2b0 .delay 1 (80,80,80) L_0x180e2b0/d;
L_0x180e480/d .functor AND 1, L_0x180c4a0, L_0x180d940, L_0x180daa0, L_0x180cc20;
L_0x180e480 .delay 1 (80,80,80) L_0x180e480/d;
L_0x180e660/d .functor AND 1, L_0x180bcd0, L_0x180cae0, L_0x180daa0, L_0x180cc20;
L_0x180e660 .delay 1 (80,80,80) L_0x180e660/d;
L_0x180e410/d .functor AND 1, L_0x180ce20, L_0x180d940, L_0x180cb80, L_0x180cc20;
L_0x180e410 .delay 1 (80,80,80) L_0x180e410/d;
L_0x180e9f0/d .functor AND 1, L_0x180a2d0, L_0x180cae0, L_0x180cb80, L_0x180cc20;
L_0x180e9f0 .delay 1 (80,80,80) L_0x180e9f0/d;
L_0x180eb90/0/0 .functor OR 1, L_0x180dd10, L_0x180dec0, L_0x180e0d0, L_0x180e480;
L_0x180eb90/0/4 .functor OR 1, L_0x180e660, L_0x180e410, L_0x180e9f0, L_0x180e2b0;
L_0x180eb90/d .functor OR 1, L_0x180eb90/0/0, L_0x180eb90/0/4, C4<0>, C4<0>;
L_0x180eb90 .delay 1 (160,160,160) L_0x180eb90/d;
v0x168efb0_0 .net "a", 0 0, L_0x180ef80;  1 drivers
v0x168f070_0 .net "addSub", 0 0, L_0x180d260;  1 drivers
v0x168f140_0 .net "andRes", 0 0, L_0x180c4a0;  1 drivers
v0x168f210_0 .net "b", 0 0, L_0x180f0e0;  1 drivers
v0x168f2e0_0 .net "carryIn", 0 0, L_0x180cd50;  1 drivers
v0x168f380_0 .net "carryOut", 0 0, L_0x180d740;  1 drivers
v0x168f450_0 .net "initialResult", 0 0, L_0x180eb90;  1 drivers
v0x168f4f0_0 .net "isAdd", 0 0, L_0x180dd10;  1 drivers
v0x168f590_0 .net "isAnd", 0 0, L_0x180e480;  1 drivers
v0x168f6c0_0 .net "isNand", 0 0, L_0x180e660;  1 drivers
v0x168f760_0 .net "isNor", 0 0, L_0x180e410;  1 drivers
v0x168f800_0 .net "isOr", 0 0, L_0x180e9f0;  1 drivers
v0x168f8c0_0 .net "isSLT", 0 0, L_0x180e2b0;  1 drivers
v0x168f980_0 .net "isSub", 0 0, L_0x180dec0;  1 drivers
v0x168fa40_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x168fae0_0 .net "isXor", 0 0, L_0x180e0d0;  1 drivers
v0x168fba0_0 .net "nandRes", 0 0, L_0x180bcd0;  1 drivers
v0x168fd50_0 .net "norRes", 0 0, L_0x180ce20;  1 drivers
v0x168fdf0_0 .net "orRes", 0 0, L_0x180a2d0;  1 drivers
v0x168fe90_0 .net "s0", 0 0, L_0x180cae0;  1 drivers
v0x168ff30_0 .net "s0inv", 0 0, L_0x180d940;  1 drivers
v0x168fff0_0 .net "s1", 0 0, L_0x180cb80;  1 drivers
v0x16900b0_0 .net "s1inv", 0 0, L_0x180daa0;  1 drivers
v0x1690170_0 .net "s2", 0 0, L_0x180cc20;  1 drivers
v0x1690230_0 .net "s2inv", 0 0, L_0x180db60;  1 drivers
v0x16902f0_0 .net "xorRes", 0 0, L_0x180cee0;  1 drivers
S_0x168e3b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x168e0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x180d040/d .functor XOR 1, L_0x180f0e0, L_0x1840120, C4<0>, C4<0>;
L_0x180d040 .delay 1 (40,40,40) L_0x180d040/d;
L_0x180d0b0/d .functor XOR 1, L_0x180ef80, L_0x180d040, C4<0>, C4<0>;
L_0x180d0b0 .delay 1 (40,40,40) L_0x180d0b0/d;
L_0x180d260/d .functor XOR 1, L_0x180d0b0, L_0x180cd50, C4<0>, C4<0>;
L_0x180d260 .delay 1 (40,40,40) L_0x180d260/d;
L_0x180d460/d .functor AND 1, L_0x180ef80, L_0x180d040, C4<1>, C4<1>;
L_0x180d460 .delay 1 (40,40,40) L_0x180d460/d;
L_0x180d6d0/d .functor AND 1, L_0x180d0b0, L_0x180cd50, C4<1>, C4<1>;
L_0x180d6d0 .delay 1 (40,40,40) L_0x180d6d0/d;
L_0x180d740/d .functor OR 1, L_0x180d460, L_0x180d6d0, C4<0>, C4<0>;
L_0x180d740 .delay 1 (40,40,40) L_0x180d740/d;
v0x168e640_0 .net "AandB", 0 0, L_0x180d460;  1 drivers
v0x168e720_0 .net "BxorSub", 0 0, L_0x180d040;  1 drivers
v0x168e7e0_0 .net "a", 0 0, L_0x180ef80;  alias, 1 drivers
v0x168e8b0_0 .net "b", 0 0, L_0x180f0e0;  alias, 1 drivers
v0x168e970_0 .net "carryin", 0 0, L_0x180cd50;  alias, 1 drivers
v0x168ea80_0 .net "carryout", 0 0, L_0x180d740;  alias, 1 drivers
v0x168eb40_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x168ebe0_0 .net "res", 0 0, L_0x180d260;  alias, 1 drivers
v0x168eca0_0 .net "xAorB", 0 0, L_0x180d0b0;  1 drivers
v0x168edf0_0 .net "xAorBandCin", 0 0, L_0x180d6d0;  1 drivers
S_0x16904d0 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1690690 .param/l "i" 0 4 165, +C4<01111>;
S_0x1690750 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16904d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x180f020/d .functor AND 1, L_0x18119f0, L_0x1811b50, C4<1>, C4<1>;
L_0x180f020 .delay 1 (40,40,40) L_0x180f020/d;
L_0x180f610/d .functor NAND 1, L_0x18119f0, L_0x1811b50, C4<1>, C4<1>;
L_0x180f610 .delay 1 (20,20,20) L_0x180f610/d;
L_0x180e850/d .functor OR 1, L_0x18119f0, L_0x1811b50, C4<0>, C4<0>;
L_0x180e850 .delay 1 (40,40,40) L_0x180e850/d;
L_0x180f890/d .functor NOR 1, L_0x18119f0, L_0x1811b50, C4<0>, C4<0>;
L_0x180f890 .delay 1 (20,20,20) L_0x180f890/d;
L_0x180f950/d .functor XOR 1, L_0x18119f0, L_0x1811b50, C4<0>, C4<0>;
L_0x180f950 .delay 1 (40,40,40) L_0x180f950/d;
L_0x18103b0/d .functor NOT 1, L_0x17fc790, C4<0>, C4<0>, C4<0>;
L_0x18103b0 .delay 1 (10,10,10) L_0x18103b0/d;
L_0x1810510/d .functor NOT 1, L_0x1812000, C4<0>, C4<0>, C4<0>;
L_0x1810510 .delay 1 (10,10,10) L_0x1810510/d;
L_0x18105d0/d .functor NOT 1, L_0x18120a0, C4<0>, C4<0>, C4<0>;
L_0x18105d0 .delay 1 (10,10,10) L_0x18105d0/d;
L_0x1810780/d .functor AND 1, L_0x180fcd0, L_0x18103b0, L_0x1810510, L_0x18105d0;
L_0x1810780 .delay 1 (80,80,80) L_0x1810780/d;
L_0x1810930/d .functor AND 1, L_0x180fcd0, L_0x17fc790, L_0x1810510, L_0x18105d0;
L_0x1810930 .delay 1 (80,80,80) L_0x1810930/d;
L_0x1810b40/d .functor AND 1, L_0x180f950, L_0x18103b0, L_0x1812000, L_0x18105d0;
L_0x1810b40 .delay 1 (80,80,80) L_0x1810b40/d;
L_0x1810d20/d .functor AND 1, L_0x180fcd0, L_0x17fc790, L_0x1812000, L_0x18105d0;
L_0x1810d20 .delay 1 (80,80,80) L_0x1810d20/d;
L_0x1810ef0/d .functor AND 1, L_0x180f020, L_0x18103b0, L_0x1810510, L_0x18120a0;
L_0x1810ef0 .delay 1 (80,80,80) L_0x1810ef0/d;
L_0x18110d0/d .functor AND 1, L_0x180f610, L_0x17fc790, L_0x1810510, L_0x18120a0;
L_0x18110d0 .delay 1 (80,80,80) L_0x18110d0/d;
L_0x1810e80/d .functor AND 1, L_0x180f890, L_0x18103b0, L_0x1812000, L_0x18120a0;
L_0x1810e80 .delay 1 (80,80,80) L_0x1810e80/d;
L_0x1811460/d .functor AND 1, L_0x180e850, L_0x17fc790, L_0x1812000, L_0x18120a0;
L_0x1811460 .delay 1 (80,80,80) L_0x1811460/d;
L_0x1811600/0/0 .functor OR 1, L_0x1810780, L_0x1810930, L_0x1810b40, L_0x1810ef0;
L_0x1811600/0/4 .functor OR 1, L_0x18110d0, L_0x1810e80, L_0x1811460, L_0x1810d20;
L_0x1811600/d .functor OR 1, L_0x1811600/0/0, L_0x1811600/0/4, C4<0>, C4<0>;
L_0x1811600 .delay 1 (160,160,160) L_0x1811600/d;
v0x1691650_0 .net "a", 0 0, L_0x18119f0;  1 drivers
v0x1691710_0 .net "addSub", 0 0, L_0x180fcd0;  1 drivers
v0x16917e0_0 .net "andRes", 0 0, L_0x180f020;  1 drivers
v0x16918b0_0 .net "b", 0 0, L_0x1811b50;  1 drivers
v0x1691980_0 .net "carryIn", 0 0, L_0x180f7c0;  1 drivers
v0x1691a20_0 .net "carryOut", 0 0, L_0x18101b0;  1 drivers
v0x1691af0_0 .net "initialResult", 0 0, L_0x1811600;  1 drivers
v0x1691b90_0 .net "isAdd", 0 0, L_0x1810780;  1 drivers
v0x1691c30_0 .net "isAnd", 0 0, L_0x1810ef0;  1 drivers
v0x1691d60_0 .net "isNand", 0 0, L_0x18110d0;  1 drivers
v0x1691e00_0 .net "isNor", 0 0, L_0x1810e80;  1 drivers
v0x1691ea0_0 .net "isOr", 0 0, L_0x1811460;  1 drivers
v0x1691f60_0 .net "isSLT", 0 0, L_0x1810d20;  1 drivers
v0x1692020_0 .net "isSub", 0 0, L_0x1810930;  1 drivers
v0x16920e0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1692180_0 .net "isXor", 0 0, L_0x1810b40;  1 drivers
v0x1692240_0 .net "nandRes", 0 0, L_0x180f610;  1 drivers
v0x16923f0_0 .net "norRes", 0 0, L_0x180f890;  1 drivers
v0x1692490_0 .net "orRes", 0 0, L_0x180e850;  1 drivers
v0x1692530_0 .net "s0", 0 0, L_0x17fc790;  1 drivers
v0x16925d0_0 .net "s0inv", 0 0, L_0x18103b0;  1 drivers
v0x1692690_0 .net "s1", 0 0, L_0x1812000;  1 drivers
v0x1692750_0 .net "s1inv", 0 0, L_0x1810510;  1 drivers
v0x1692810_0 .net "s2", 0 0, L_0x18120a0;  1 drivers
v0x16928d0_0 .net "s2inv", 0 0, L_0x18105d0;  1 drivers
v0x1692990_0 .net "xorRes", 0 0, L_0x180f950;  1 drivers
S_0x1690a50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1690750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x180fab0/d .functor XOR 1, L_0x1811b50, L_0x1840120, C4<0>, C4<0>;
L_0x180fab0 .delay 1 (40,40,40) L_0x180fab0/d;
L_0x180fb20/d .functor XOR 1, L_0x18119f0, L_0x180fab0, C4<0>, C4<0>;
L_0x180fb20 .delay 1 (40,40,40) L_0x180fb20/d;
L_0x180fcd0/d .functor XOR 1, L_0x180fb20, L_0x180f7c0, C4<0>, C4<0>;
L_0x180fcd0 .delay 1 (40,40,40) L_0x180fcd0/d;
L_0x180fed0/d .functor AND 1, L_0x18119f0, L_0x180fab0, C4<1>, C4<1>;
L_0x180fed0 .delay 1 (40,40,40) L_0x180fed0/d;
L_0x1810140/d .functor AND 1, L_0x180fb20, L_0x180f7c0, C4<1>, C4<1>;
L_0x1810140 .delay 1 (40,40,40) L_0x1810140/d;
L_0x18101b0/d .functor OR 1, L_0x180fed0, L_0x1810140, C4<0>, C4<0>;
L_0x18101b0 .delay 1 (40,40,40) L_0x18101b0/d;
v0x1690ce0_0 .net "AandB", 0 0, L_0x180fed0;  1 drivers
v0x1690dc0_0 .net "BxorSub", 0 0, L_0x180fab0;  1 drivers
v0x1690e80_0 .net "a", 0 0, L_0x18119f0;  alias, 1 drivers
v0x1690f50_0 .net "b", 0 0, L_0x1811b50;  alias, 1 drivers
v0x1691010_0 .net "carryin", 0 0, L_0x180f7c0;  alias, 1 drivers
v0x1691120_0 .net "carryout", 0 0, L_0x18101b0;  alias, 1 drivers
v0x16911e0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1691280_0 .net "res", 0 0, L_0x180fcd0;  alias, 1 drivers
v0x1691340_0 .net "xAorB", 0 0, L_0x180fb20;  1 drivers
v0x1691490_0 .net "xAorBandCin", 0 0, L_0x1810140;  1 drivers
S_0x1692b70 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x167f6d0 .param/l "i" 0 4 165, +C4<010000>;
S_0x1692e90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1692b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1811a90/d .functor AND 1, L_0x1814560, L_0x18146c0, C4<1>, C4<1>;
L_0x1811a90 .delay 1 (40,40,40) L_0x1811a90/d;
L_0x1811d50/d .functor NAND 1, L_0x1814560, L_0x18146c0, C4<1>, C4<1>;
L_0x1811d50 .delay 1 (20,20,20) L_0x1811d50/d;
L_0x1811eb0/d .functor OR 1, L_0x1814560, L_0x18146c0, C4<0>, C4<0>;
L_0x1811eb0 .delay 1 (40,40,40) L_0x1811eb0/d;
L_0x18112c0/d .functor NOR 1, L_0x1814560, L_0x18146c0, C4<0>, C4<0>;
L_0x18112c0 .delay 1 (20,20,20) L_0x18112c0/d;
L_0x18124e0/d .functor XOR 1, L_0x1814560, L_0x18146c0, C4<0>, C4<0>;
L_0x18124e0 .delay 1 (40,40,40) L_0x18124e0/d;
L_0x1812f90/d .functor NOT 1, L_0x18149a0, C4<0>, C4<0>, C4<0>;
L_0x1812f90 .delay 1 (10,10,10) L_0x1812f90/d;
L_0x1694620/d .functor NOT 1, L_0x1812140, C4<0>, C4<0>, C4<0>;
L_0x1694620 .delay 1 (10,10,10) L_0x1694620/d;
L_0x1813140/d .functor NOT 1, L_0x18121e0, C4<0>, C4<0>, C4<0>;
L_0x1813140 .delay 1 (10,10,10) L_0x1813140/d;
L_0x18132f0/d .functor AND 1, L_0x18128b0, L_0x1812f90, L_0x1694620, L_0x1813140;
L_0x18132f0 .delay 1 (80,80,80) L_0x18132f0/d;
L_0x18134a0/d .functor AND 1, L_0x18128b0, L_0x18149a0, L_0x1694620, L_0x1813140;
L_0x18134a0 .delay 1 (80,80,80) L_0x18134a0/d;
L_0x18136b0/d .functor AND 1, L_0x18124e0, L_0x1812f90, L_0x1812140, L_0x1813140;
L_0x18136b0 .delay 1 (80,80,80) L_0x18136b0/d;
L_0x1813890/d .functor AND 1, L_0x18128b0, L_0x18149a0, L_0x1812140, L_0x1813140;
L_0x1813890 .delay 1 (80,80,80) L_0x1813890/d;
L_0x1813a60/d .functor AND 1, L_0x1811a90, L_0x1812f90, L_0x1694620, L_0x18121e0;
L_0x1813a60 .delay 1 (80,80,80) L_0x1813a60/d;
L_0x1813c40/d .functor AND 1, L_0x1811d50, L_0x18149a0, L_0x1694620, L_0x18121e0;
L_0x1813c40 .delay 1 (80,80,80) L_0x1813c40/d;
L_0x18139f0/d .functor AND 1, L_0x18112c0, L_0x1812f90, L_0x1812140, L_0x18121e0;
L_0x18139f0 .delay 1 (80,80,80) L_0x18139f0/d;
L_0x1813fd0/d .functor AND 1, L_0x1811eb0, L_0x18149a0, L_0x1812140, L_0x18121e0;
L_0x1813fd0 .delay 1 (80,80,80) L_0x1813fd0/d;
L_0x1814170/0/0 .functor OR 1, L_0x18132f0, L_0x18134a0, L_0x18136b0, L_0x1813a60;
L_0x1814170/0/4 .functor OR 1, L_0x1813c40, L_0x18139f0, L_0x1813fd0, L_0x1813890;
L_0x1814170/d .functor OR 1, L_0x1814170/0/0, L_0x1814170/0/4, C4<0>, C4<0>;
L_0x1814170 .delay 1 (160,160,160) L_0x1814170/d;
v0x1693f50_0 .net "a", 0 0, L_0x1814560;  1 drivers
v0x1694040_0 .net "addSub", 0 0, L_0x18128b0;  1 drivers
v0x1694110_0 .net "andRes", 0 0, L_0x1811a90;  1 drivers
v0x16941e0_0 .net "b", 0 0, L_0x18146c0;  1 drivers
v0x16942b0_0 .net "carryIn", 0 0, L_0x1814870;  1 drivers
v0x1694350_0 .net "carryOut", 0 0, L_0x1812d90;  1 drivers
v0x1694420_0 .net "initialResult", 0 0, L_0x1814170;  1 drivers
v0x16944c0_0 .net "isAdd", 0 0, L_0x18132f0;  1 drivers
v0x1694560_0 .net "isAnd", 0 0, L_0x1813a60;  1 drivers
v0x1694690_0 .net "isNand", 0 0, L_0x1813c40;  1 drivers
v0x1694730_0 .net "isNor", 0 0, L_0x18139f0;  1 drivers
v0x16947d0_0 .net "isOr", 0 0, L_0x1813fd0;  1 drivers
v0x1694890_0 .net "isSLT", 0 0, L_0x1813890;  1 drivers
v0x1694950_0 .net "isSub", 0 0, L_0x18134a0;  1 drivers
v0x1694a10_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1694ab0_0 .net "isXor", 0 0, L_0x18136b0;  1 drivers
v0x1694b70_0 .net "nandRes", 0 0, L_0x1811d50;  1 drivers
v0x1694d20_0 .net "norRes", 0 0, L_0x18112c0;  1 drivers
v0x1694dc0_0 .net "orRes", 0 0, L_0x1811eb0;  1 drivers
v0x1694e60_0 .net "s0", 0 0, L_0x18149a0;  1 drivers
v0x1694f00_0 .net "s0inv", 0 0, L_0x1812f90;  1 drivers
v0x1694fc0_0 .net "s1", 0 0, L_0x1812140;  1 drivers
v0x1695080_0 .net "s1inv", 0 0, L_0x1694620;  1 drivers
v0x1695140_0 .net "s2", 0 0, L_0x18121e0;  1 drivers
v0x1695200_0 .net "s2inv", 0 0, L_0x1813140;  1 drivers
v0x16952c0_0 .net "xorRes", 0 0, L_0x18124e0;  1 drivers
S_0x1693190 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1692e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1812640/d .functor XOR 1, L_0x18146c0, L_0x1840120, C4<0>, C4<0>;
L_0x1812640 .delay 1 (40,40,40) L_0x1812640/d;
L_0x1812700/d .functor XOR 1, L_0x1814560, L_0x1812640, C4<0>, C4<0>;
L_0x1812700 .delay 1 (40,40,40) L_0x1812700/d;
L_0x18128b0/d .functor XOR 1, L_0x1812700, L_0x1814870, C4<0>, C4<0>;
L_0x18128b0 .delay 1 (40,40,40) L_0x18128b0/d;
L_0x1812ab0/d .functor AND 1, L_0x1814560, L_0x1812640, C4<1>, C4<1>;
L_0x1812ab0 .delay 1 (40,40,40) L_0x1812ab0/d;
L_0x1812d20/d .functor AND 1, L_0x1812700, L_0x1814870, C4<1>, C4<1>;
L_0x1812d20 .delay 1 (40,40,40) L_0x1812d20/d;
L_0x1812d90/d .functor OR 1, L_0x1812ab0, L_0x1812d20, C4<0>, C4<0>;
L_0x1812d90 .delay 1 (40,40,40) L_0x1812d90/d;
v0x1693400_0 .net "AandB", 0 0, L_0x1812ab0;  1 drivers
v0x16934e0_0 .net "BxorSub", 0 0, L_0x1812640;  1 drivers
v0x16935a0_0 .net "a", 0 0, L_0x1814560;  alias, 1 drivers
v0x1693670_0 .net "b", 0 0, L_0x18146c0;  alias, 1 drivers
v0x1693730_0 .net "carryin", 0 0, L_0x1814870;  alias, 1 drivers
v0x1693840_0 .net "carryout", 0 0, L_0x1812d90;  alias, 1 drivers
v0x1693900_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1680300_0 .net "res", 0 0, L_0x18128b0;  alias, 1 drivers
v0x16803c0_0 .net "xAorB", 0 0, L_0x1812700;  1 drivers
v0x1693db0_0 .net "xAorBandCin", 0 0, L_0x1812d20;  1 drivers
S_0x16954a0 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1695660 .param/l "i" 0 4 165, +C4<010001>;
S_0x1695720 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16954a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1814600/d .functor AND 1, L_0x1816fa0, L_0x1817100, C4<1>, C4<1>;
L_0x1814600 .delay 1 (40,40,40) L_0x1814600/d;
L_0x1812320/d .functor NAND 1, L_0x1816fa0, L_0x1817100, C4<1>, C4<1>;
L_0x1812320 .delay 1 (20,20,20) L_0x1812320/d;
L_0x1813e30/d .functor OR 1, L_0x1816fa0, L_0x1817100, C4<0>, C4<0>;
L_0x1813e30 .delay 1 (40,40,40) L_0x1813e30/d;
L_0x1814e60/d .functor NOR 1, L_0x1816fa0, L_0x1817100, C4<0>, C4<0>;
L_0x1814e60 .delay 1 (20,20,20) L_0x1814e60/d;
L_0x1814f20/d .functor XOR 1, L_0x1816fa0, L_0x1817100, C4<0>, C4<0>;
L_0x1814f20 .delay 1 (40,40,40) L_0x1814f20/d;
L_0x1815960/d .functor NOT 1, L_0x1814ae0, C4<0>, C4<0>, C4<0>;
L_0x1815960 .delay 1 (10,10,10) L_0x1815960/d;
L_0x1815ac0/d .functor NOT 1, L_0x1814b80, C4<0>, C4<0>, C4<0>;
L_0x1815ac0 .delay 1 (10,10,10) L_0x1815ac0/d;
L_0x1815b80/d .functor NOT 1, L_0x1814c20, C4<0>, C4<0>, C4<0>;
L_0x1815b80 .delay 1 (10,10,10) L_0x1815b80/d;
L_0x1815d30/d .functor AND 1, L_0x18152a0, L_0x1815960, L_0x1815ac0, L_0x1815b80;
L_0x1815d30 .delay 1 (80,80,80) L_0x1815d30/d;
L_0x1815ee0/d .functor AND 1, L_0x18152a0, L_0x1814ae0, L_0x1815ac0, L_0x1815b80;
L_0x1815ee0 .delay 1 (80,80,80) L_0x1815ee0/d;
L_0x18160f0/d .functor AND 1, L_0x1814f20, L_0x1815960, L_0x1814b80, L_0x1815b80;
L_0x18160f0 .delay 1 (80,80,80) L_0x18160f0/d;
L_0x18162d0/d .functor AND 1, L_0x18152a0, L_0x1814ae0, L_0x1814b80, L_0x1815b80;
L_0x18162d0 .delay 1 (80,80,80) L_0x18162d0/d;
L_0x18164a0/d .functor AND 1, L_0x1814600, L_0x1815960, L_0x1815ac0, L_0x1814c20;
L_0x18164a0 .delay 1 (80,80,80) L_0x18164a0/d;
L_0x1816680/d .functor AND 1, L_0x1812320, L_0x1814ae0, L_0x1815ac0, L_0x1814c20;
L_0x1816680 .delay 1 (80,80,80) L_0x1816680/d;
L_0x1816430/d .functor AND 1, L_0x1814e60, L_0x1815960, L_0x1814b80, L_0x1814c20;
L_0x1816430 .delay 1 (80,80,80) L_0x1816430/d;
L_0x1816a10/d .functor AND 1, L_0x1813e30, L_0x1814ae0, L_0x1814b80, L_0x1814c20;
L_0x1816a10 .delay 1 (80,80,80) L_0x1816a10/d;
L_0x1816bb0/0/0 .functor OR 1, L_0x1815d30, L_0x1815ee0, L_0x18160f0, L_0x18164a0;
L_0x1816bb0/0/4 .functor OR 1, L_0x1816680, L_0x1816430, L_0x1816a10, L_0x18162d0;
L_0x1816bb0/d .functor OR 1, L_0x1816bb0/0/0, L_0x1816bb0/0/4, C4<0>, C4<0>;
L_0x1816bb0 .delay 1 (160,160,160) L_0x1816bb0/d;
v0x1696620_0 .net "a", 0 0, L_0x1816fa0;  1 drivers
v0x16966e0_0 .net "addSub", 0 0, L_0x18152a0;  1 drivers
v0x16967b0_0 .net "andRes", 0 0, L_0x1814600;  1 drivers
v0x1696880_0 .net "b", 0 0, L_0x1817100;  1 drivers
v0x1696950_0 .net "carryIn", 0 0, L_0x1814a40;  1 drivers
v0x16969f0_0 .net "carryOut", 0 0, L_0x1815760;  1 drivers
v0x1696ac0_0 .net "initialResult", 0 0, L_0x1816bb0;  1 drivers
v0x1696b60_0 .net "isAdd", 0 0, L_0x1815d30;  1 drivers
v0x1696c00_0 .net "isAnd", 0 0, L_0x18164a0;  1 drivers
v0x1696d30_0 .net "isNand", 0 0, L_0x1816680;  1 drivers
v0x1696dd0_0 .net "isNor", 0 0, L_0x1816430;  1 drivers
v0x1696e70_0 .net "isOr", 0 0, L_0x1816a10;  1 drivers
v0x1696f30_0 .net "isSLT", 0 0, L_0x18162d0;  1 drivers
v0x1696ff0_0 .net "isSub", 0 0, L_0x1815ee0;  1 drivers
v0x16970b0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1697150_0 .net "isXor", 0 0, L_0x18160f0;  1 drivers
v0x1697210_0 .net "nandRes", 0 0, L_0x1812320;  1 drivers
v0x16973c0_0 .net "norRes", 0 0, L_0x1814e60;  1 drivers
v0x1697460_0 .net "orRes", 0 0, L_0x1813e30;  1 drivers
v0x1697500_0 .net "s0", 0 0, L_0x1814ae0;  1 drivers
v0x16975a0_0 .net "s0inv", 0 0, L_0x1815960;  1 drivers
v0x1697660_0 .net "s1", 0 0, L_0x1814b80;  1 drivers
v0x1697720_0 .net "s1inv", 0 0, L_0x1815ac0;  1 drivers
v0x16977e0_0 .net "s2", 0 0, L_0x1814c20;  1 drivers
v0x16978a0_0 .net "s2inv", 0 0, L_0x1815b80;  1 drivers
v0x1697960_0 .net "xorRes", 0 0, L_0x1814f20;  1 drivers
S_0x1695a20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1695720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1815080/d .functor XOR 1, L_0x1817100, L_0x1840120, C4<0>, C4<0>;
L_0x1815080 .delay 1 (40,40,40) L_0x1815080/d;
L_0x18150f0/d .functor XOR 1, L_0x1816fa0, L_0x1815080, C4<0>, C4<0>;
L_0x18150f0 .delay 1 (40,40,40) L_0x18150f0/d;
L_0x18152a0/d .functor XOR 1, L_0x18150f0, L_0x1814a40, C4<0>, C4<0>;
L_0x18152a0 .delay 1 (40,40,40) L_0x18152a0/d;
L_0x18154a0/d .functor AND 1, L_0x1816fa0, L_0x1815080, C4<1>, C4<1>;
L_0x18154a0 .delay 1 (40,40,40) L_0x18154a0/d;
L_0x1812430/d .functor AND 1, L_0x18150f0, L_0x1814a40, C4<1>, C4<1>;
L_0x1812430 .delay 1 (40,40,40) L_0x1812430/d;
L_0x1815760/d .functor OR 1, L_0x18154a0, L_0x1812430, C4<0>, C4<0>;
L_0x1815760 .delay 1 (40,40,40) L_0x1815760/d;
v0x1695cb0_0 .net "AandB", 0 0, L_0x18154a0;  1 drivers
v0x1695d90_0 .net "BxorSub", 0 0, L_0x1815080;  1 drivers
v0x1695e50_0 .net "a", 0 0, L_0x1816fa0;  alias, 1 drivers
v0x1695f20_0 .net "b", 0 0, L_0x1817100;  alias, 1 drivers
v0x1695fe0_0 .net "carryin", 0 0, L_0x1814a40;  alias, 1 drivers
v0x16960f0_0 .net "carryout", 0 0, L_0x1815760;  alias, 1 drivers
v0x16961b0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x1696250_0 .net "res", 0 0, L_0x18152a0;  alias, 1 drivers
v0x1696310_0 .net "xAorB", 0 0, L_0x18150f0;  1 drivers
v0x1696460_0 .net "xAorBandCin", 0 0, L_0x1812430;  1 drivers
S_0x1697b40 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x1697d00 .param/l "i" 0 4 165, +C4<010010>;
S_0x1697dc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1697b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1817040/d .functor AND 1, L_0x1819a00, L_0x1819b60, C4<1>, C4<1>;
L_0x1817040 .delay 1 (40,40,40) L_0x1817040/d;
L_0x1817620/d .functor NAND 1, L_0x1819a00, L_0x1819b60, C4<1>, C4<1>;
L_0x1817620 .delay 1 (20,20,20) L_0x1817620/d;
L_0x1816870/d .functor OR 1, L_0x1819a00, L_0x1819b60, C4<0>, C4<0>;
L_0x1816870 .delay 1 (40,40,40) L_0x1816870/d;
L_0x18178a0/d .functor NOR 1, L_0x1819a00, L_0x1819b60, C4<0>, C4<0>;
L_0x18178a0 .delay 1 (20,20,20) L_0x18178a0/d;
L_0x1817960/d .functor XOR 1, L_0x1819a00, L_0x1819b60, C4<0>, C4<0>;
L_0x1817960 .delay 1 (40,40,40) L_0x1817960/d;
L_0x18183c0/d .functor NOT 1, L_0x1817340, C4<0>, C4<0>, C4<0>;
L_0x18183c0 .delay 1 (10,10,10) L_0x18183c0/d;
L_0x1818520/d .functor NOT 1, L_0x18173e0, C4<0>, C4<0>, C4<0>;
L_0x1818520 .delay 1 (10,10,10) L_0x1818520/d;
L_0x18185e0/d .functor NOT 1, L_0x1817480, C4<0>, C4<0>, C4<0>;
L_0x18185e0 .delay 1 (10,10,10) L_0x18185e0/d;
L_0x1818790/d .functor AND 1, L_0x1817ce0, L_0x18183c0, L_0x1818520, L_0x18185e0;
L_0x1818790 .delay 1 (80,80,80) L_0x1818790/d;
L_0x1818940/d .functor AND 1, L_0x1817ce0, L_0x1817340, L_0x1818520, L_0x18185e0;
L_0x1818940 .delay 1 (80,80,80) L_0x1818940/d;
L_0x1818b50/d .functor AND 1, L_0x1817960, L_0x18183c0, L_0x18173e0, L_0x18185e0;
L_0x1818b50 .delay 1 (80,80,80) L_0x1818b50/d;
L_0x1818d30/d .functor AND 1, L_0x1817ce0, L_0x1817340, L_0x18173e0, L_0x18185e0;
L_0x1818d30 .delay 1 (80,80,80) L_0x1818d30/d;
L_0x1818f00/d .functor AND 1, L_0x1817040, L_0x18183c0, L_0x1818520, L_0x1817480;
L_0x1818f00 .delay 1 (80,80,80) L_0x1818f00/d;
L_0x18190e0/d .functor AND 1, L_0x1817620, L_0x1817340, L_0x1818520, L_0x1817480;
L_0x18190e0 .delay 1 (80,80,80) L_0x18190e0/d;
L_0x1818e90/d .functor AND 1, L_0x18178a0, L_0x18183c0, L_0x18173e0, L_0x1817480;
L_0x1818e90 .delay 1 (80,80,80) L_0x1818e90/d;
L_0x1819470/d .functor AND 1, L_0x1816870, L_0x1817340, L_0x18173e0, L_0x1817480;
L_0x1819470 .delay 1 (80,80,80) L_0x1819470/d;
L_0x1819610/0/0 .functor OR 1, L_0x1818790, L_0x1818940, L_0x1818b50, L_0x1818f00;
L_0x1819610/0/4 .functor OR 1, L_0x18190e0, L_0x1818e90, L_0x1819470, L_0x1818d30;
L_0x1819610/d .functor OR 1, L_0x1819610/0/0, L_0x1819610/0/4, C4<0>, C4<0>;
L_0x1819610 .delay 1 (160,160,160) L_0x1819610/d;
v0x1698cc0_0 .net "a", 0 0, L_0x1819a00;  1 drivers
v0x1698d80_0 .net "addSub", 0 0, L_0x1817ce0;  1 drivers
v0x1698e50_0 .net "andRes", 0 0, L_0x1817040;  1 drivers
v0x1698f20_0 .net "b", 0 0, L_0x1819b60;  1 drivers
v0x1698ff0_0 .net "carryIn", 0 0, L_0x18177d0;  1 drivers
v0x1699090_0 .net "carryOut", 0 0, L_0x18181c0;  1 drivers
v0x1699160_0 .net "initialResult", 0 0, L_0x1819610;  1 drivers
v0x1699200_0 .net "isAdd", 0 0, L_0x1818790;  1 drivers
v0x16992a0_0 .net "isAnd", 0 0, L_0x1818f00;  1 drivers
v0x16993d0_0 .net "isNand", 0 0, L_0x18190e0;  1 drivers
v0x1699470_0 .net "isNor", 0 0, L_0x1818e90;  1 drivers
v0x1699510_0 .net "isOr", 0 0, L_0x1819470;  1 drivers
v0x16995d0_0 .net "isSLT", 0 0, L_0x1818d30;  1 drivers
v0x1699690_0 .net "isSub", 0 0, L_0x1818940;  1 drivers
v0x1699750_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16997f0_0 .net "isXor", 0 0, L_0x1818b50;  1 drivers
v0x16998b0_0 .net "nandRes", 0 0, L_0x1817620;  1 drivers
v0x1699a60_0 .net "norRes", 0 0, L_0x18178a0;  1 drivers
v0x1699b00_0 .net "orRes", 0 0, L_0x1816870;  1 drivers
v0x1699ba0_0 .net "s0", 0 0, L_0x1817340;  1 drivers
v0x1699c40_0 .net "s0inv", 0 0, L_0x18183c0;  1 drivers
v0x1699d00_0 .net "s1", 0 0, L_0x18173e0;  1 drivers
v0x1699dc0_0 .net "s1inv", 0 0, L_0x1818520;  1 drivers
v0x1699e80_0 .net "s2", 0 0, L_0x1817480;  1 drivers
v0x1699f40_0 .net "s2inv", 0 0, L_0x18185e0;  1 drivers
v0x169a000_0 .net "xorRes", 0 0, L_0x1817960;  1 drivers
S_0x16980c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1697dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1817ac0/d .functor XOR 1, L_0x1819b60, L_0x1840120, C4<0>, C4<0>;
L_0x1817ac0 .delay 1 (40,40,40) L_0x1817ac0/d;
L_0x1817b30/d .functor XOR 1, L_0x1819a00, L_0x1817ac0, C4<0>, C4<0>;
L_0x1817b30 .delay 1 (40,40,40) L_0x1817b30/d;
L_0x1817ce0/d .functor XOR 1, L_0x1817b30, L_0x18177d0, C4<0>, C4<0>;
L_0x1817ce0 .delay 1 (40,40,40) L_0x1817ce0/d;
L_0x1817ee0/d .functor AND 1, L_0x1819a00, L_0x1817ac0, C4<1>, C4<1>;
L_0x1817ee0 .delay 1 (40,40,40) L_0x1817ee0/d;
L_0x1818150/d .functor AND 1, L_0x1817b30, L_0x18177d0, C4<1>, C4<1>;
L_0x1818150 .delay 1 (40,40,40) L_0x1818150/d;
L_0x18181c0/d .functor OR 1, L_0x1817ee0, L_0x1818150, C4<0>, C4<0>;
L_0x18181c0 .delay 1 (40,40,40) L_0x18181c0/d;
v0x1698350_0 .net "AandB", 0 0, L_0x1817ee0;  1 drivers
v0x1698430_0 .net "BxorSub", 0 0, L_0x1817ac0;  1 drivers
v0x16984f0_0 .net "a", 0 0, L_0x1819a00;  alias, 1 drivers
v0x16985c0_0 .net "b", 0 0, L_0x1819b60;  alias, 1 drivers
v0x1698680_0 .net "carryin", 0 0, L_0x18177d0;  alias, 1 drivers
v0x1698790_0 .net "carryout", 0 0, L_0x18181c0;  alias, 1 drivers
v0x1698850_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16988f0_0 .net "res", 0 0, L_0x1817ce0;  alias, 1 drivers
v0x16989b0_0 .net "xAorB", 0 0, L_0x1817b30;  1 drivers
v0x1698b00_0 .net "xAorBandCin", 0 0, L_0x1818150;  1 drivers
S_0x169a1e0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x169a3a0 .param/l "i" 0 4 165, +C4<010011>;
S_0x169a460 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x169a1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1819aa0/d .functor AND 1, L_0x181c460, L_0x181c5c0, C4<1>, C4<1>;
L_0x1819aa0 .delay 1 (40,40,40) L_0x1819aa0/d;
L_0x18192d0/d .functor NAND 1, L_0x181c460, L_0x181c5c0, C4<1>, C4<1>;
L_0x18192d0 .delay 1 (20,20,20) L_0x18192d0/d;
L_0x181a100/d .functor OR 1, L_0x181c460, L_0x181c5c0, C4<0>, C4<0>;
L_0x181a100 .delay 1 (40,40,40) L_0x181a100/d;
L_0x181a2f0/d .functor NOR 1, L_0x181c460, L_0x181c5c0, C4<0>, C4<0>;
L_0x181a2f0 .delay 1 (20,20,20) L_0x181a2f0/d;
L_0x181a3b0/d .functor XOR 1, L_0x181c460, L_0x181c5c0, C4<0>, C4<0>;
L_0x181a3b0 .delay 1 (40,40,40) L_0x181a3b0/d;
L_0x181ae40/d .functor NOT 1, L_0x1819db0, C4<0>, C4<0>, C4<0>;
L_0x181ae40 .delay 1 (10,10,10) L_0x181ae40/d;
L_0x169ba00/d .functor NOT 1, L_0x1819e50, C4<0>, C4<0>, C4<0>;
L_0x169ba00 .delay 1 (10,10,10) L_0x169ba00/d;
L_0x181aff0/d .functor NOT 1, L_0x1819ef0, C4<0>, C4<0>, C4<0>;
L_0x181aff0 .delay 1 (10,10,10) L_0x181aff0/d;
L_0x181b1a0/d .functor AND 1, L_0x181a780, L_0x181ae40, L_0x169ba00, L_0x181aff0;
L_0x181b1a0 .delay 1 (80,80,80) L_0x181b1a0/d;
L_0x181b350/d .functor AND 1, L_0x181a780, L_0x1819db0, L_0x169ba00, L_0x181aff0;
L_0x181b350 .delay 1 (80,80,80) L_0x181b350/d;
L_0x181b560/d .functor AND 1, L_0x181a3b0, L_0x181ae40, L_0x1819e50, L_0x181aff0;
L_0x181b560 .delay 1 (80,80,80) L_0x181b560/d;
L_0x181b740/d .functor AND 1, L_0x181a780, L_0x1819db0, L_0x1819e50, L_0x181aff0;
L_0x181b740 .delay 1 (80,80,80) L_0x181b740/d;
L_0x181b910/d .functor AND 1, L_0x1819aa0, L_0x181ae40, L_0x169ba00, L_0x1819ef0;
L_0x181b910 .delay 1 (80,80,80) L_0x181b910/d;
L_0x181baf0/d .functor AND 1, L_0x18192d0, L_0x1819db0, L_0x169ba00, L_0x1819ef0;
L_0x181baf0 .delay 1 (80,80,80) L_0x181baf0/d;
L_0x181b8a0/d .functor AND 1, L_0x181a2f0, L_0x181ae40, L_0x1819e50, L_0x1819ef0;
L_0x181b8a0 .delay 1 (80,80,80) L_0x181b8a0/d;
L_0x181bed0/d .functor AND 1, L_0x181a100, L_0x1819db0, L_0x1819e50, L_0x1819ef0;
L_0x181bed0 .delay 1 (80,80,80) L_0x181bed0/d;
L_0x181c070/0/0 .functor OR 1, L_0x181b1a0, L_0x181b350, L_0x181b560, L_0x181b910;
L_0x181c070/0/4 .functor OR 1, L_0x181baf0, L_0x181b8a0, L_0x181bed0, L_0x181b740;
L_0x181c070/d .functor OR 1, L_0x181c070/0/0, L_0x181c070/0/4, C4<0>, C4<0>;
L_0x181c070 .delay 1 (160,160,160) L_0x181c070/d;
v0x169b360_0 .net "a", 0 0, L_0x181c460;  1 drivers
v0x169b420_0 .net "addSub", 0 0, L_0x181a780;  1 drivers
v0x169b4f0_0 .net "andRes", 0 0, L_0x1819aa0;  1 drivers
v0x169b5c0_0 .net "b", 0 0, L_0x181c5c0;  1 drivers
v0x169b690_0 .net "carryIn", 0 0, L_0x1819d10;  1 drivers
v0x169b730_0 .net "carryOut", 0 0, L_0x181ac40;  1 drivers
v0x169b800_0 .net "initialResult", 0 0, L_0x181c070;  1 drivers
v0x169b8a0_0 .net "isAdd", 0 0, L_0x181b1a0;  1 drivers
v0x169b940_0 .net "isAnd", 0 0, L_0x181b910;  1 drivers
v0x169ba70_0 .net "isNand", 0 0, L_0x181baf0;  1 drivers
v0x169bb10_0 .net "isNor", 0 0, L_0x181b8a0;  1 drivers
v0x169bbb0_0 .net "isOr", 0 0, L_0x181bed0;  1 drivers
v0x169bc70_0 .net "isSLT", 0 0, L_0x181b740;  1 drivers
v0x169bd30_0 .net "isSub", 0 0, L_0x181b350;  1 drivers
v0x169bdf0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x169be90_0 .net "isXor", 0 0, L_0x181b560;  1 drivers
v0x169bf50_0 .net "nandRes", 0 0, L_0x18192d0;  1 drivers
v0x169c100_0 .net "norRes", 0 0, L_0x181a2f0;  1 drivers
v0x169c1a0_0 .net "orRes", 0 0, L_0x181a100;  1 drivers
v0x169c240_0 .net "s0", 0 0, L_0x1819db0;  1 drivers
v0x169c2e0_0 .net "s0inv", 0 0, L_0x181ae40;  1 drivers
v0x169c3a0_0 .net "s1", 0 0, L_0x1819e50;  1 drivers
v0x169c460_0 .net "s1inv", 0 0, L_0x169ba00;  1 drivers
v0x169c520_0 .net "s2", 0 0, L_0x1819ef0;  1 drivers
v0x169c5e0_0 .net "s2inv", 0 0, L_0x181aff0;  1 drivers
v0x169c6a0_0 .net "xorRes", 0 0, L_0x181a3b0;  1 drivers
S_0x169a760 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x169a460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x181a510/d .functor XOR 1, L_0x181c5c0, L_0x1840120, C4<0>, C4<0>;
L_0x181a510 .delay 1 (40,40,40) L_0x181a510/d;
L_0x181a5d0/d .functor XOR 1, L_0x181c460, L_0x181a510, C4<0>, C4<0>;
L_0x181a5d0 .delay 1 (40,40,40) L_0x181a5d0/d;
L_0x181a780/d .functor XOR 1, L_0x181a5d0, L_0x1819d10, C4<0>, C4<0>;
L_0x181a780 .delay 1 (40,40,40) L_0x181a780/d;
L_0x181a980/d .functor AND 1, L_0x181c460, L_0x181a510, C4<1>, C4<1>;
L_0x181a980 .delay 1 (40,40,40) L_0x181a980/d;
L_0x181a170/d .functor AND 1, L_0x181a5d0, L_0x1819d10, C4<1>, C4<1>;
L_0x181a170 .delay 1 (40,40,40) L_0x181a170/d;
L_0x181ac40/d .functor OR 1, L_0x181a980, L_0x181a170, C4<0>, C4<0>;
L_0x181ac40 .delay 1 (40,40,40) L_0x181ac40/d;
v0x169a9f0_0 .net "AandB", 0 0, L_0x181a980;  1 drivers
v0x169aad0_0 .net "BxorSub", 0 0, L_0x181a510;  1 drivers
v0x169ab90_0 .net "a", 0 0, L_0x181c460;  alias, 1 drivers
v0x169ac60_0 .net "b", 0 0, L_0x181c5c0;  alias, 1 drivers
v0x169ad20_0 .net "carryin", 0 0, L_0x1819d10;  alias, 1 drivers
v0x169ae30_0 .net "carryout", 0 0, L_0x181ac40;  alias, 1 drivers
v0x169aef0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x169af90_0 .net "res", 0 0, L_0x181a780;  alias, 1 drivers
v0x169b050_0 .net "xAorB", 0 0, L_0x181a5d0;  1 drivers
v0x169b1a0_0 .net "xAorBandCin", 0 0, L_0x181a170;  1 drivers
S_0x169c880 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x169ca40 .param/l "i" 0 4 165, +C4<010100>;
S_0x169cb00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x169c880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x181c500/d .functor AND 1, L_0x181eee0, L_0x181f040, C4<1>, C4<1>;
L_0x181c500 .delay 1 (40,40,40) L_0x181c500/d;
L_0x181cb40/d .functor NAND 1, L_0x181eee0, L_0x181f040, C4<1>, C4<1>;
L_0x181cb40 .delay 1 (20,20,20) L_0x181cb40/d;
L_0x181cc00/d .functor OR 1, L_0x181eee0, L_0x181f040, C4<0>, C4<0>;
L_0x181cc00 .delay 1 (40,40,40) L_0x181cc00/d;
L_0x181cdf0/d .functor NOR 1, L_0x181eee0, L_0x181f040, C4<0>, C4<0>;
L_0x181cdf0 .delay 1 (20,20,20) L_0x181cdf0/d;
L_0x181ceb0/d .functor XOR 1, L_0x181eee0, L_0x181f040, C4<0>, C4<0>;
L_0x181ceb0 .delay 1 (40,40,40) L_0x181ceb0/d;
L_0x181d940/d .functor NOT 1, L_0x181c810, C4<0>, C4<0>, C4<0>;
L_0x181d940 .delay 1 (10,10,10) L_0x181d940/d;
L_0x181daa0/d .functor NOT 1, L_0x181c8b0, C4<0>, C4<0>, C4<0>;
L_0x181daa0 .delay 1 (10,10,10) L_0x181daa0/d;
L_0x181db60/d .functor NOT 1, L_0x181c950, C4<0>, C4<0>, C4<0>;
L_0x181db60 .delay 1 (10,10,10) L_0x181db60/d;
L_0x181dd10/d .functor AND 1, L_0x181d280, L_0x181d940, L_0x181daa0, L_0x181db60;
L_0x181dd10 .delay 1 (80,80,80) L_0x181dd10/d;
L_0x181dec0/d .functor AND 1, L_0x181d280, L_0x181c810, L_0x181daa0, L_0x181db60;
L_0x181dec0 .delay 1 (80,80,80) L_0x181dec0/d;
L_0x181e070/d .functor AND 1, L_0x181ceb0, L_0x181d940, L_0x181c8b0, L_0x181db60;
L_0x181e070 .delay 1 (80,80,80) L_0x181e070/d;
L_0x181e260/d .functor AND 1, L_0x181d280, L_0x181c810, L_0x181c8b0, L_0x181db60;
L_0x181e260 .delay 1 (80,80,80) L_0x181e260/d;
L_0x181e390/d .functor AND 1, L_0x181c500, L_0x181d940, L_0x181daa0, L_0x181c950;
L_0x181e390 .delay 1 (80,80,80) L_0x181e390/d;
L_0x181e5f0/d .functor AND 1, L_0x181cb40, L_0x181c810, L_0x181daa0, L_0x181c950;
L_0x181e5f0 .delay 1 (80,80,80) L_0x181e5f0/d;
L_0x181e320/d .functor AND 1, L_0x181cdf0, L_0x181d940, L_0x181c8b0, L_0x181c950;
L_0x181e320 .delay 1 (80,80,80) L_0x181e320/d;
L_0x181e950/d .functor AND 1, L_0x181cc00, L_0x181c810, L_0x181c8b0, L_0x181c950;
L_0x181e950 .delay 1 (80,80,80) L_0x181e950/d;
L_0x181eaf0/0/0 .functor OR 1, L_0x181dd10, L_0x181dec0, L_0x181e070, L_0x181e390;
L_0x181eaf0/0/4 .functor OR 1, L_0x181e5f0, L_0x181e320, L_0x181e950, L_0x181e260;
L_0x181eaf0/d .functor OR 1, L_0x181eaf0/0/0, L_0x181eaf0/0/4, C4<0>, C4<0>;
L_0x181eaf0 .delay 1 (160,160,160) L_0x181eaf0/d;
v0x169da00_0 .net "a", 0 0, L_0x181eee0;  1 drivers
v0x169dac0_0 .net "addSub", 0 0, L_0x181d280;  1 drivers
v0x169db90_0 .net "andRes", 0 0, L_0x181c500;  1 drivers
v0x169dc60_0 .net "b", 0 0, L_0x181f040;  1 drivers
v0x169dd30_0 .net "carryIn", 0 0, L_0x181c770;  1 drivers
v0x169ddd0_0 .net "carryOut", 0 0, L_0x181d740;  1 drivers
v0x169dea0_0 .net "initialResult", 0 0, L_0x181eaf0;  1 drivers
v0x169df40_0 .net "isAdd", 0 0, L_0x181dd10;  1 drivers
v0x169dfe0_0 .net "isAnd", 0 0, L_0x181e390;  1 drivers
v0x169e110_0 .net "isNand", 0 0, L_0x181e5f0;  1 drivers
v0x169e1b0_0 .net "isNor", 0 0, L_0x181e320;  1 drivers
v0x169e250_0 .net "isOr", 0 0, L_0x181e950;  1 drivers
v0x169e310_0 .net "isSLT", 0 0, L_0x181e260;  1 drivers
v0x169e3d0_0 .net "isSub", 0 0, L_0x181dec0;  1 drivers
v0x169e490_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x169e530_0 .net "isXor", 0 0, L_0x181e070;  1 drivers
v0x169e5f0_0 .net "nandRes", 0 0, L_0x181cb40;  1 drivers
v0x169e7a0_0 .net "norRes", 0 0, L_0x181cdf0;  1 drivers
v0x169e840_0 .net "orRes", 0 0, L_0x181cc00;  1 drivers
v0x169e8e0_0 .net "s0", 0 0, L_0x181c810;  1 drivers
v0x169e980_0 .net "s0inv", 0 0, L_0x181d940;  1 drivers
v0x169ea40_0 .net "s1", 0 0, L_0x181c8b0;  1 drivers
v0x169eb00_0 .net "s1inv", 0 0, L_0x181daa0;  1 drivers
v0x169ebc0_0 .net "s2", 0 0, L_0x181c950;  1 drivers
v0x169ec80_0 .net "s2inv", 0 0, L_0x181db60;  1 drivers
v0x169ed40_0 .net "xorRes", 0 0, L_0x181ceb0;  1 drivers
S_0x169ce00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x169cb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x181d010/d .functor XOR 1, L_0x181f040, L_0x1840120, C4<0>, C4<0>;
L_0x181d010 .delay 1 (40,40,40) L_0x181d010/d;
L_0x181d0d0/d .functor XOR 1, L_0x181eee0, L_0x181d010, C4<0>, C4<0>;
L_0x181d0d0 .delay 1 (40,40,40) L_0x181d0d0/d;
L_0x181d280/d .functor XOR 1, L_0x181d0d0, L_0x181c770, C4<0>, C4<0>;
L_0x181d280 .delay 1 (40,40,40) L_0x181d280/d;
L_0x181d480/d .functor AND 1, L_0x181eee0, L_0x181d010, C4<1>, C4<1>;
L_0x181d480 .delay 1 (40,40,40) L_0x181d480/d;
L_0x181cc70/d .functor AND 1, L_0x181d0d0, L_0x181c770, C4<1>, C4<1>;
L_0x181cc70 .delay 1 (40,40,40) L_0x181cc70/d;
L_0x181d740/d .functor OR 1, L_0x181d480, L_0x181cc70, C4<0>, C4<0>;
L_0x181d740 .delay 1 (40,40,40) L_0x181d740/d;
v0x169d090_0 .net "AandB", 0 0, L_0x181d480;  1 drivers
v0x169d170_0 .net "BxorSub", 0 0, L_0x181d010;  1 drivers
v0x169d230_0 .net "a", 0 0, L_0x181eee0;  alias, 1 drivers
v0x169d300_0 .net "b", 0 0, L_0x181f040;  alias, 1 drivers
v0x169d3c0_0 .net "carryin", 0 0, L_0x181c770;  alias, 1 drivers
v0x169d4d0_0 .net "carryout", 0 0, L_0x181d740;  alias, 1 drivers
v0x169d590_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x169d630_0 .net "res", 0 0, L_0x181d280;  alias, 1 drivers
v0x169d6f0_0 .net "xAorB", 0 0, L_0x181d0d0;  1 drivers
v0x169d840_0 .net "xAorBandCin", 0 0, L_0x181cc70;  1 drivers
S_0x169ef20 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x169f0e0 .param/l "i" 0 4 165, +C4<010101>;
S_0x169f1a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x169ef20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x181ef80/d .functor AND 1, L_0x1821d60, L_0x1821ec0, C4<1>, C4<1>;
L_0x181ef80 .delay 1 (40,40,40) L_0x181ef80/d;
L_0x181c9f0/d .functor NAND 1, L_0x1821d60, L_0x1821ec0, C4<1>, C4<1>;
L_0x181c9f0 .delay 1 (20,20,20) L_0x181c9f0/d;
L_0x181cab0/d .functor OR 1, L_0x1821d60, L_0x1821ec0, C4<0>, C4<0>;
L_0x181cab0 .delay 1 (40,40,40) L_0x181cab0/d;
L_0x181f2d0/d .functor NOR 1, L_0x1821d60, L_0x1821ec0, C4<0>, C4<0>;
L_0x181f2d0 .delay 1 (20,20,20) L_0x181f2d0/d;
L_0x181f430/d .functor XOR 1, L_0x1821d60, L_0x1821ec0, C4<0>, C4<0>;
L_0x181f430 .delay 1 (40,40,40) L_0x181f430/d;
L_0x1820740/d .functor NOT 1, L_0x1822110, C4<0>, C4<0>, C4<0>;
L_0x1820740 .delay 1 (10,10,10) L_0x1820740/d;
L_0x18208a0/d .functor NOT 1, L_0x1802030, C4<0>, C4<0>, C4<0>;
L_0x18208a0 .delay 1 (10,10,10) L_0x18208a0/d;
L_0x1820960/d .functor NOT 1, L_0x18020d0, C4<0>, C4<0>, C4<0>;
L_0x1820960 .delay 1 (10,10,10) L_0x1820960/d;
L_0x1820b10/d .functor AND 1, L_0x1820060, L_0x1820740, L_0x18208a0, L_0x1820960;
L_0x1820b10 .delay 1 (80,80,80) L_0x1820b10/d;
L_0x1820cc0/d .functor AND 1, L_0x1820060, L_0x1822110, L_0x18208a0, L_0x1820960;
L_0x1820cc0 .delay 1 (80,80,80) L_0x1820cc0/d;
L_0x1820e70/d .functor AND 1, L_0x181f430, L_0x1820740, L_0x1802030, L_0x1820960;
L_0x1820e70 .delay 1 (80,80,80) L_0x1820e70/d;
L_0x1821060/d .functor AND 1, L_0x1820060, L_0x1822110, L_0x1802030, L_0x1820960;
L_0x1821060 .delay 1 (80,80,80) L_0x1821060/d;
L_0x1821190/d .functor AND 1, L_0x181ef80, L_0x1820740, L_0x18208a0, L_0x18020d0;
L_0x1821190 .delay 1 (80,80,80) L_0x1821190/d;
L_0x18213f0/d .functor AND 1, L_0x181c9f0, L_0x1822110, L_0x18208a0, L_0x18020d0;
L_0x18213f0 .delay 1 (80,80,80) L_0x18213f0/d;
L_0x1821120/d .functor AND 1, L_0x181f2d0, L_0x1820740, L_0x1802030, L_0x18020d0;
L_0x1821120 .delay 1 (80,80,80) L_0x1821120/d;
L_0x18217d0/d .functor AND 1, L_0x181cab0, L_0x1822110, L_0x1802030, L_0x18020d0;
L_0x18217d0 .delay 1 (80,80,80) L_0x18217d0/d;
L_0x1821970/0/0 .functor OR 1, L_0x1820b10, L_0x1820cc0, L_0x1820e70, L_0x1821190;
L_0x1821970/0/4 .functor OR 1, L_0x18213f0, L_0x1821120, L_0x18217d0, L_0x1821060;
L_0x1821970/d .functor OR 1, L_0x1821970/0/0, L_0x1821970/0/4, C4<0>, C4<0>;
L_0x1821970 .delay 1 (160,160,160) L_0x1821970/d;
v0x16a00a0_0 .net "a", 0 0, L_0x1821d60;  1 drivers
v0x16a0160_0 .net "addSub", 0 0, L_0x1820060;  1 drivers
v0x16a0230_0 .net "andRes", 0 0, L_0x181ef80;  1 drivers
v0x16a0300_0 .net "b", 0 0, L_0x1821ec0;  1 drivers
v0x16a03d0_0 .net "carryIn", 0 0, L_0x1822070;  1 drivers
v0x16a0470_0 .net "carryOut", 0 0, L_0x1820540;  1 drivers
v0x16a0540_0 .net "initialResult", 0 0, L_0x1821970;  1 drivers
v0x16a05e0_0 .net "isAdd", 0 0, L_0x1820b10;  1 drivers
v0x16a0680_0 .net "isAnd", 0 0, L_0x1821190;  1 drivers
v0x16a07b0_0 .net "isNand", 0 0, L_0x18213f0;  1 drivers
v0x16a0850_0 .net "isNor", 0 0, L_0x1821120;  1 drivers
v0x16a08f0_0 .net "isOr", 0 0, L_0x18217d0;  1 drivers
v0x16a09b0_0 .net "isSLT", 0 0, L_0x1821060;  1 drivers
v0x16a0a70_0 .net "isSub", 0 0, L_0x1820cc0;  1 drivers
v0x16a0b30_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16a0bd0_0 .net "isXor", 0 0, L_0x1820e70;  1 drivers
v0x16a0c90_0 .net "nandRes", 0 0, L_0x181c9f0;  1 drivers
v0x16a0e40_0 .net "norRes", 0 0, L_0x181f2d0;  1 drivers
v0x16a0ee0_0 .net "orRes", 0 0, L_0x181cab0;  1 drivers
v0x16a0f80_0 .net "s0", 0 0, L_0x1822110;  1 drivers
v0x16a1020_0 .net "s0inv", 0 0, L_0x1820740;  1 drivers
v0x16a10e0_0 .net "s1", 0 0, L_0x1802030;  1 drivers
v0x16a11a0_0 .net "s1inv", 0 0, L_0x18208a0;  1 drivers
v0x16a1260_0 .net "s2", 0 0, L_0x18020d0;  1 drivers
v0x16a1320_0 .net "s2inv", 0 0, L_0x1820960;  1 drivers
v0x16a13e0_0 .net "xorRes", 0 0, L_0x181f430;  1 drivers
S_0x169f4a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x169f1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x181fe40/d .functor XOR 1, L_0x1821ec0, L_0x1840120, C4<0>, C4<0>;
L_0x181fe40 .delay 1 (40,40,40) L_0x181fe40/d;
L_0x181ff00/d .functor XOR 1, L_0x1821d60, L_0x181fe40, C4<0>, C4<0>;
L_0x181ff00 .delay 1 (40,40,40) L_0x181ff00/d;
L_0x1820060/d .functor XOR 1, L_0x181ff00, L_0x1822070, C4<0>, C4<0>;
L_0x1820060 .delay 1 (40,40,40) L_0x1820060/d;
L_0x1820260/d .functor AND 1, L_0x1821d60, L_0x181fe40, C4<1>, C4<1>;
L_0x1820260 .delay 1 (40,40,40) L_0x1820260/d;
L_0x18204d0/d .functor AND 1, L_0x181ff00, L_0x1822070, C4<1>, C4<1>;
L_0x18204d0 .delay 1 (40,40,40) L_0x18204d0/d;
L_0x1820540/d .functor OR 1, L_0x1820260, L_0x18204d0, C4<0>, C4<0>;
L_0x1820540 .delay 1 (40,40,40) L_0x1820540/d;
v0x169f730_0 .net "AandB", 0 0, L_0x1820260;  1 drivers
v0x169f810_0 .net "BxorSub", 0 0, L_0x181fe40;  1 drivers
v0x169f8d0_0 .net "a", 0 0, L_0x1821d60;  alias, 1 drivers
v0x169f9a0_0 .net "b", 0 0, L_0x1821ec0;  alias, 1 drivers
v0x169fa60_0 .net "carryin", 0 0, L_0x1822070;  alias, 1 drivers
v0x169fb70_0 .net "carryout", 0 0, L_0x1820540;  alias, 1 drivers
v0x169fc30_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x169fcd0_0 .net "res", 0 0, L_0x1820060;  alias, 1 drivers
v0x169fd90_0 .net "xAorB", 0 0, L_0x181ff00;  1 drivers
v0x169fee0_0 .net "xAorBandCin", 0 0, L_0x18204d0;  1 drivers
S_0x16a15c0 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16a1780 .param/l "i" 0 4 165, +C4<010110>;
S_0x16a1840 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16a15c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1821e00/d .functor AND 1, L_0x1824800, L_0x1824960, C4<1>, C4<1>;
L_0x1821e00 .delay 1 (40,40,40) L_0x1821e00/d;
L_0x18215e0/d .functor NAND 1, L_0x1824800, L_0x1824960, C4<1>, C4<1>;
L_0x18215e0 .delay 1 (20,20,20) L_0x18215e0/d;
L_0x18023c0/d .functor OR 1, L_0x1824800, L_0x1824960, C4<0>, C4<0>;
L_0x18023c0 .delay 1 (40,40,40) L_0x18023c0/d;
L_0x18022a0/d .functor NOR 1, L_0x1824800, L_0x1824960, C4<0>, C4<0>;
L_0x18022a0 .delay 1 (20,20,20) L_0x18022a0/d;
L_0x18226c0/d .functor XOR 1, L_0x1824800, L_0x1824960, C4<0>, C4<0>;
L_0x18226c0 .delay 1 (40,40,40) L_0x18226c0/d;
L_0x1823170/d .functor NOT 1, L_0x1824c40, C4<0>, C4<0>, C4<0>;
L_0x1823170 .delay 1 (10,10,10) L_0x1823170/d;
L_0x18232d0/d .functor NOT 1, L_0x18221b0, C4<0>, C4<0>, C4<0>;
L_0x18232d0 .delay 1 (10,10,10) L_0x18232d0/d;
L_0x1823390/d .functor NOT 1, L_0x1822250, C4<0>, C4<0>, C4<0>;
L_0x1823390 .delay 1 (10,10,10) L_0x1823390/d;
L_0x1823540/d .functor AND 1, L_0x1822a90, L_0x1823170, L_0x18232d0, L_0x1823390;
L_0x1823540 .delay 1 (80,80,80) L_0x1823540/d;
L_0x18236f0/d .functor AND 1, L_0x1822a90, L_0x1824c40, L_0x18232d0, L_0x1823390;
L_0x18236f0 .delay 1 (80,80,80) L_0x18236f0/d;
L_0x1823900/d .functor AND 1, L_0x18226c0, L_0x1823170, L_0x18221b0, L_0x1823390;
L_0x1823900 .delay 1 (80,80,80) L_0x1823900/d;
L_0x1823ae0/d .functor AND 1, L_0x1822a90, L_0x1824c40, L_0x18221b0, L_0x1823390;
L_0x1823ae0 .delay 1 (80,80,80) L_0x1823ae0/d;
L_0x1823cb0/d .functor AND 1, L_0x1821e00, L_0x1823170, L_0x18232d0, L_0x1822250;
L_0x1823cb0 .delay 1 (80,80,80) L_0x1823cb0/d;
L_0x1823e90/d .functor AND 1, L_0x18215e0, L_0x1824c40, L_0x18232d0, L_0x1822250;
L_0x1823e90 .delay 1 (80,80,80) L_0x1823e90/d;
L_0x1823c40/d .functor AND 1, L_0x18022a0, L_0x1823170, L_0x18221b0, L_0x1822250;
L_0x1823c40 .delay 1 (80,80,80) L_0x1823c40/d;
L_0x1824270/d .functor AND 1, L_0x18023c0, L_0x1824c40, L_0x18221b0, L_0x1822250;
L_0x1824270 .delay 1 (80,80,80) L_0x1824270/d;
L_0x1824410/0/0 .functor OR 1, L_0x1823540, L_0x18236f0, L_0x1823900, L_0x1823cb0;
L_0x1824410/0/4 .functor OR 1, L_0x1823e90, L_0x1823c40, L_0x1824270, L_0x1823ae0;
L_0x1824410/d .functor OR 1, L_0x1824410/0/0, L_0x1824410/0/4, C4<0>, C4<0>;
L_0x1824410 .delay 1 (160,160,160) L_0x1824410/d;
v0x16a2740_0 .net "a", 0 0, L_0x1824800;  1 drivers
v0x16a2800_0 .net "addSub", 0 0, L_0x1822a90;  1 drivers
v0x16a28d0_0 .net "andRes", 0 0, L_0x1821e00;  1 drivers
v0x16a29a0_0 .net "b", 0 0, L_0x1824960;  1 drivers
v0x16a2a70_0 .net "carryIn", 0 0, L_0x1824b10;  1 drivers
v0x16a2b10_0 .net "carryOut", 0 0, L_0x1822f70;  1 drivers
v0x16a2be0_0 .net "initialResult", 0 0, L_0x1824410;  1 drivers
v0x16a2c80_0 .net "isAdd", 0 0, L_0x1823540;  1 drivers
v0x16a2d20_0 .net "isAnd", 0 0, L_0x1823cb0;  1 drivers
v0x16c2d90_0 .net "isNand", 0 0, L_0x1823e90;  1 drivers
v0x16c2e50_0 .net "isNor", 0 0, L_0x1823c40;  1 drivers
v0x16c2f10_0 .net "isOr", 0 0, L_0x1824270;  1 drivers
v0x16c2fd0_0 .net "isSLT", 0 0, L_0x1823ae0;  1 drivers
v0x16c3090_0 .net "isSub", 0 0, L_0x18236f0;  1 drivers
v0x16c3150_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16c31f0_0 .net "isXor", 0 0, L_0x1823900;  1 drivers
v0x16c32b0_0 .net "nandRes", 0 0, L_0x18215e0;  1 drivers
v0x16c3460_0 .net "norRes", 0 0, L_0x18022a0;  1 drivers
v0x16c3500_0 .net "orRes", 0 0, L_0x18023c0;  1 drivers
v0x16c35a0_0 .net "s0", 0 0, L_0x1824c40;  1 drivers
v0x16c3640_0 .net "s0inv", 0 0, L_0x1823170;  1 drivers
v0x16c3700_0 .net "s1", 0 0, L_0x18221b0;  1 drivers
v0x16c37c0_0 .net "s1inv", 0 0, L_0x18232d0;  1 drivers
v0x16c3880_0 .net "s2", 0 0, L_0x1822250;  1 drivers
v0x16c3940_0 .net "s2inv", 0 0, L_0x1823390;  1 drivers
v0x16c3a00_0 .net "xorRes", 0 0, L_0x18226c0;  1 drivers
S_0x16a1b40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16a1840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1822820/d .functor XOR 1, L_0x1824960, L_0x1840120, C4<0>, C4<0>;
L_0x1822820 .delay 1 (40,40,40) L_0x1822820/d;
L_0x18228e0/d .functor XOR 1, L_0x1824800, L_0x1822820, C4<0>, C4<0>;
L_0x18228e0 .delay 1 (40,40,40) L_0x18228e0/d;
L_0x1822a90/d .functor XOR 1, L_0x18228e0, L_0x1824b10, C4<0>, C4<0>;
L_0x1822a90 .delay 1 (40,40,40) L_0x1822a90/d;
L_0x1822c90/d .functor AND 1, L_0x1824800, L_0x1822820, C4<1>, C4<1>;
L_0x1822c90 .delay 1 (40,40,40) L_0x1822c90/d;
L_0x1822f00/d .functor AND 1, L_0x18228e0, L_0x1824b10, C4<1>, C4<1>;
L_0x1822f00 .delay 1 (40,40,40) L_0x1822f00/d;
L_0x1822f70/d .functor OR 1, L_0x1822c90, L_0x1822f00, C4<0>, C4<0>;
L_0x1822f70 .delay 1 (40,40,40) L_0x1822f70/d;
v0x16a1dd0_0 .net "AandB", 0 0, L_0x1822c90;  1 drivers
v0x16a1eb0_0 .net "BxorSub", 0 0, L_0x1822820;  1 drivers
v0x16a1f70_0 .net "a", 0 0, L_0x1824800;  alias, 1 drivers
v0x16a2040_0 .net "b", 0 0, L_0x1824960;  alias, 1 drivers
v0x16a2100_0 .net "carryin", 0 0, L_0x1824b10;  alias, 1 drivers
v0x16a2210_0 .net "carryout", 0 0, L_0x1822f70;  alias, 1 drivers
v0x16a22d0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16a2370_0 .net "res", 0 0, L_0x1822a90;  alias, 1 drivers
v0x16a2430_0 .net "xAorB", 0 0, L_0x18228e0;  1 drivers
v0x16a2580_0 .net "xAorBandCin", 0 0, L_0x1822f00;  1 drivers
S_0x16c3c30 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16c3df0 .param/l "i" 0 4 165, +C4<010111>;
S_0x16c3eb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16c3c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18248a0/d .functor AND 1, L_0x18272b0, L_0x1827410, C4<1>, C4<1>;
L_0x18248a0 .delay 1 (40,40,40) L_0x18248a0/d;
L_0x1824080/d .functor NAND 1, L_0x18272b0, L_0x1827410, C4<1>, C4<1>;
L_0x1824080 .delay 1 (20,20,20) L_0x1824080/d;
L_0x1822390/d .functor OR 1, L_0x18272b0, L_0x1827410, C4<0>, C4<0>;
L_0x1822390 .delay 1 (40,40,40) L_0x1822390/d;
L_0x18225d0/d .functor NOR 1, L_0x18272b0, L_0x1827410, C4<0>, C4<0>;
L_0x18225d0 .delay 1 (20,20,20) L_0x18225d0/d;
L_0x1825190/d .functor XOR 1, L_0x18272b0, L_0x1827410, C4<0>, C4<0>;
L_0x1825190 .delay 1 (40,40,40) L_0x1825190/d;
L_0x1825c20/d .functor NOT 1, L_0x1824d80, C4<0>, C4<0>, C4<0>;
L_0x1825c20 .delay 1 (10,10,10) L_0x1825c20/d;
L_0x1825d80/d .functor NOT 1, L_0x1824e20, C4<0>, C4<0>, C4<0>;
L_0x1825d80 .delay 1 (10,10,10) L_0x1825d80/d;
L_0x1825e40/d .functor NOT 1, L_0x1824ec0, C4<0>, C4<0>, C4<0>;
L_0x1825e40 .delay 1 (10,10,10) L_0x1825e40/d;
L_0x1825ff0/d .functor AND 1, L_0x1825560, L_0x1825c20, L_0x1825d80, L_0x1825e40;
L_0x1825ff0 .delay 1 (80,80,80) L_0x1825ff0/d;
L_0x18261a0/d .functor AND 1, L_0x1825560, L_0x1824d80, L_0x1825d80, L_0x1825e40;
L_0x18261a0 .delay 1 (80,80,80) L_0x18261a0/d;
L_0x18263b0/d .functor AND 1, L_0x1825190, L_0x1825c20, L_0x1824e20, L_0x1825e40;
L_0x18263b0 .delay 1 (80,80,80) L_0x18263b0/d;
L_0x1826590/d .functor AND 1, L_0x1825560, L_0x1824d80, L_0x1824e20, L_0x1825e40;
L_0x1826590 .delay 1 (80,80,80) L_0x1826590/d;
L_0x1826760/d .functor AND 1, L_0x18248a0, L_0x1825c20, L_0x1825d80, L_0x1824ec0;
L_0x1826760 .delay 1 (80,80,80) L_0x1826760/d;
L_0x1826940/d .functor AND 1, L_0x1824080, L_0x1824d80, L_0x1825d80, L_0x1824ec0;
L_0x1826940 .delay 1 (80,80,80) L_0x1826940/d;
L_0x18266f0/d .functor AND 1, L_0x18225d0, L_0x1825c20, L_0x1824e20, L_0x1824ec0;
L_0x18266f0 .delay 1 (80,80,80) L_0x18266f0/d;
L_0x1826d20/d .functor AND 1, L_0x1822390, L_0x1824d80, L_0x1824e20, L_0x1824ec0;
L_0x1826d20 .delay 1 (80,80,80) L_0x1826d20/d;
L_0x1826ec0/0/0 .functor OR 1, L_0x1825ff0, L_0x18261a0, L_0x18263b0, L_0x1826760;
L_0x1826ec0/0/4 .functor OR 1, L_0x1826940, L_0x18266f0, L_0x1826d20, L_0x1826590;
L_0x1826ec0/d .functor OR 1, L_0x1826ec0/0/0, L_0x1826ec0/0/4, C4<0>, C4<0>;
L_0x1826ec0 .delay 1 (160,160,160) L_0x1826ec0/d;
v0x16c4df0_0 .net "a", 0 0, L_0x18272b0;  1 drivers
v0x16c4eb0_0 .net "addSub", 0 0, L_0x1825560;  1 drivers
v0x16c4f80_0 .net "andRes", 0 0, L_0x18248a0;  1 drivers
v0x16c5050_0 .net "b", 0 0, L_0x1827410;  1 drivers
v0x16c5120_0 .net "carryIn", 0 0, L_0x1824ce0;  1 drivers
v0x16c51c0_0 .net "carryOut", 0 0, L_0x1825a20;  1 drivers
v0x16c5290_0 .net "initialResult", 0 0, L_0x1826ec0;  1 drivers
v0x16c5330_0 .net "isAdd", 0 0, L_0x1825ff0;  1 drivers
v0x16c53d0_0 .net "isAnd", 0 0, L_0x1826760;  1 drivers
v0x16c5500_0 .net "isNand", 0 0, L_0x1826940;  1 drivers
v0x16c55a0_0 .net "isNor", 0 0, L_0x18266f0;  1 drivers
v0x16c5640_0 .net "isOr", 0 0, L_0x1826d20;  1 drivers
v0x16c5700_0 .net "isSLT", 0 0, L_0x1826590;  1 drivers
v0x16c57c0_0 .net "isSub", 0 0, L_0x18261a0;  1 drivers
v0x16c5880_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16c5920_0 .net "isXor", 0 0, L_0x18263b0;  1 drivers
v0x16c59e0_0 .net "nandRes", 0 0, L_0x1824080;  1 drivers
v0x16c5b90_0 .net "norRes", 0 0, L_0x18225d0;  1 drivers
v0x16c5c30_0 .net "orRes", 0 0, L_0x1822390;  1 drivers
v0x16c5cd0_0 .net "s0", 0 0, L_0x1824d80;  1 drivers
v0x16c5d70_0 .net "s0inv", 0 0, L_0x1825c20;  1 drivers
v0x16c5e30_0 .net "s1", 0 0, L_0x1824e20;  1 drivers
v0x16c5ef0_0 .net "s1inv", 0 0, L_0x1825d80;  1 drivers
v0x16c5fb0_0 .net "s2", 0 0, L_0x1824ec0;  1 drivers
v0x16c6070_0 .net "s2inv", 0 0, L_0x1825e40;  1 drivers
v0x16c6130_0 .net "xorRes", 0 0, L_0x1825190;  1 drivers
S_0x16c41b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16c3eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18252f0/d .functor XOR 1, L_0x1827410, L_0x1840120, C4<0>, C4<0>;
L_0x18252f0 .delay 1 (40,40,40) L_0x18252f0/d;
L_0x18253b0/d .functor XOR 1, L_0x18272b0, L_0x18252f0, C4<0>, C4<0>;
L_0x18253b0 .delay 1 (40,40,40) L_0x18253b0/d;
L_0x1825560/d .functor XOR 1, L_0x18253b0, L_0x1824ce0, C4<0>, C4<0>;
L_0x1825560 .delay 1 (40,40,40) L_0x1825560/d;
L_0x1825760/d .functor AND 1, L_0x18272b0, L_0x18252f0, C4<1>, C4<1>;
L_0x1825760 .delay 1 (40,40,40) L_0x1825760/d;
L_0x1822400/d .functor AND 1, L_0x18253b0, L_0x1824ce0, C4<1>, C4<1>;
L_0x1822400 .delay 1 (40,40,40) L_0x1822400/d;
L_0x1825a20/d .functor OR 1, L_0x1825760, L_0x1822400, C4<0>, C4<0>;
L_0x1825a20 .delay 1 (40,40,40) L_0x1825a20/d;
v0x16c4480_0 .net "AandB", 0 0, L_0x1825760;  1 drivers
v0x16c4560_0 .net "BxorSub", 0 0, L_0x18252f0;  1 drivers
v0x16c4620_0 .net "a", 0 0, L_0x18272b0;  alias, 1 drivers
v0x16c46f0_0 .net "b", 0 0, L_0x1827410;  alias, 1 drivers
v0x16c47b0_0 .net "carryin", 0 0, L_0x1824ce0;  alias, 1 drivers
v0x16c48c0_0 .net "carryout", 0 0, L_0x1825a20;  alias, 1 drivers
v0x16c4980_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16c4a20_0 .net "res", 0 0, L_0x1825560;  alias, 1 drivers
v0x16c4ae0_0 .net "xAorB", 0 0, L_0x18253b0;  1 drivers
v0x16c4c30_0 .net "xAorBandCin", 0 0, L_0x1822400;  1 drivers
S_0x16c6310 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16c64d0 .param/l "i" 0 4 165, +C4<011000>;
S_0x16c6590 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16c6310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1827350/d .functor AND 1, L_0x1829d20, L_0x1829e80, C4<1>, C4<1>;
L_0x1827350 .delay 1 (40,40,40) L_0x1827350/d;
L_0x1826b30/d .functor NAND 1, L_0x1829d20, L_0x1829e80, C4<1>, C4<1>;
L_0x1826b30 .delay 1 (20,20,20) L_0x1826b30/d;
L_0x18250a0/d .functor OR 1, L_0x1829d20, L_0x1829e80, C4<0>, C4<0>;
L_0x18250a0 .delay 1 (40,40,40) L_0x18250a0/d;
L_0x1827b70/d .functor NOR 1, L_0x1829d20, L_0x1829e80, C4<0>, C4<0>;
L_0x1827b70 .delay 1 (20,20,20) L_0x1827b70/d;
L_0x1827c30/d .functor XOR 1, L_0x1829d20, L_0x1829e80, C4<0>, C4<0>;
L_0x1827c30 .delay 1 (40,40,40) L_0x1827c30/d;
L_0x1828690/d .functor NOT 1, L_0x1827650, C4<0>, C4<0>, C4<0>;
L_0x1828690 .delay 1 (10,10,10) L_0x1828690/d;
L_0x18287f0/d .functor NOT 1, L_0x18276f0, C4<0>, C4<0>, C4<0>;
L_0x18287f0 .delay 1 (10,10,10) L_0x18287f0/d;
L_0x18288b0/d .functor NOT 1, L_0x1827790, C4<0>, C4<0>, C4<0>;
L_0x18288b0 .delay 1 (10,10,10) L_0x18288b0/d;
L_0x1828a60/d .functor AND 1, L_0x1827fb0, L_0x1828690, L_0x18287f0, L_0x18288b0;
L_0x1828a60 .delay 1 (80,80,80) L_0x1828a60/d;
L_0x1828c10/d .functor AND 1, L_0x1827fb0, L_0x1827650, L_0x18287f0, L_0x18288b0;
L_0x1828c10 .delay 1 (80,80,80) L_0x1828c10/d;
L_0x1828e20/d .functor AND 1, L_0x1827c30, L_0x1828690, L_0x18276f0, L_0x18288b0;
L_0x1828e20 .delay 1 (80,80,80) L_0x1828e20/d;
L_0x1829000/d .functor AND 1, L_0x1827fb0, L_0x1827650, L_0x18276f0, L_0x18288b0;
L_0x1829000 .delay 1 (80,80,80) L_0x1829000/d;
L_0x18291d0/d .functor AND 1, L_0x1827350, L_0x1828690, L_0x18287f0, L_0x1827790;
L_0x18291d0 .delay 1 (80,80,80) L_0x18291d0/d;
L_0x18293b0/d .functor AND 1, L_0x1826b30, L_0x1827650, L_0x18287f0, L_0x1827790;
L_0x18293b0 .delay 1 (80,80,80) L_0x18293b0/d;
L_0x1829160/d .functor AND 1, L_0x1827b70, L_0x1828690, L_0x18276f0, L_0x1827790;
L_0x1829160 .delay 1 (80,80,80) L_0x1829160/d;
L_0x1829790/d .functor AND 1, L_0x18250a0, L_0x1827650, L_0x18276f0, L_0x1827790;
L_0x1829790 .delay 1 (80,80,80) L_0x1829790/d;
L_0x1829930/0/0 .functor OR 1, L_0x1828a60, L_0x1828c10, L_0x1828e20, L_0x18291d0;
L_0x1829930/0/4 .functor OR 1, L_0x18293b0, L_0x1829160, L_0x1829790, L_0x1829000;
L_0x1829930/d .functor OR 1, L_0x1829930/0/0, L_0x1829930/0/4, C4<0>, C4<0>;
L_0x1829930 .delay 1 (160,160,160) L_0x1829930/d;
v0x16c7490_0 .net "a", 0 0, L_0x1829d20;  1 drivers
v0x16c7550_0 .net "addSub", 0 0, L_0x1827fb0;  1 drivers
v0x16c7620_0 .net "andRes", 0 0, L_0x1827350;  1 drivers
v0x16c76f0_0 .net "b", 0 0, L_0x1829e80;  1 drivers
v0x16c77c0_0 .net "carryIn", 0 0, L_0x1827aa0;  1 drivers
v0x16c7860_0 .net "carryOut", 0 0, L_0x1828490;  1 drivers
v0x16c7930_0 .net "initialResult", 0 0, L_0x1829930;  1 drivers
v0x16c79d0_0 .net "isAdd", 0 0, L_0x1828a60;  1 drivers
v0x16c7a70_0 .net "isAnd", 0 0, L_0x18291d0;  1 drivers
v0x16c7ba0_0 .net "isNand", 0 0, L_0x18293b0;  1 drivers
v0x16c7c40_0 .net "isNor", 0 0, L_0x1829160;  1 drivers
v0x16c7ce0_0 .net "isOr", 0 0, L_0x1829790;  1 drivers
v0x16c7da0_0 .net "isSLT", 0 0, L_0x1829000;  1 drivers
v0x16c7e60_0 .net "isSub", 0 0, L_0x1828c10;  1 drivers
v0x16c7f20_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16c7fc0_0 .net "isXor", 0 0, L_0x1828e20;  1 drivers
v0x16c8080_0 .net "nandRes", 0 0, L_0x1826b30;  1 drivers
v0x16c8230_0 .net "norRes", 0 0, L_0x1827b70;  1 drivers
v0x16c82d0_0 .net "orRes", 0 0, L_0x18250a0;  1 drivers
v0x16c8370_0 .net "s0", 0 0, L_0x1827650;  1 drivers
v0x16c8410_0 .net "s0inv", 0 0, L_0x1828690;  1 drivers
v0x16c84d0_0 .net "s1", 0 0, L_0x18276f0;  1 drivers
v0x16c8590_0 .net "s1inv", 0 0, L_0x18287f0;  1 drivers
v0x16c8650_0 .net "s2", 0 0, L_0x1827790;  1 drivers
v0x16c8710_0 .net "s2inv", 0 0, L_0x18288b0;  1 drivers
v0x16c87d0_0 .net "xorRes", 0 0, L_0x1827c30;  1 drivers
S_0x16c6890 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16c6590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1827d90/d .functor XOR 1, L_0x1829e80, L_0x1840120, C4<0>, C4<0>;
L_0x1827d90 .delay 1 (40,40,40) L_0x1827d90/d;
L_0x1827e50/d .functor XOR 1, L_0x1829d20, L_0x1827d90, C4<0>, C4<0>;
L_0x1827e50 .delay 1 (40,40,40) L_0x1827e50/d;
L_0x1827fb0/d .functor XOR 1, L_0x1827e50, L_0x1827aa0, C4<0>, C4<0>;
L_0x1827fb0 .delay 1 (40,40,40) L_0x1827fb0/d;
L_0x18281b0/d .functor AND 1, L_0x1829d20, L_0x1827d90, C4<1>, C4<1>;
L_0x18281b0 .delay 1 (40,40,40) L_0x18281b0/d;
L_0x1828420/d .functor AND 1, L_0x1827e50, L_0x1827aa0, C4<1>, C4<1>;
L_0x1828420 .delay 1 (40,40,40) L_0x1828420/d;
L_0x1828490/d .functor OR 1, L_0x18281b0, L_0x1828420, C4<0>, C4<0>;
L_0x1828490 .delay 1 (40,40,40) L_0x1828490/d;
v0x16c6b20_0 .net "AandB", 0 0, L_0x18281b0;  1 drivers
v0x16c6c00_0 .net "BxorSub", 0 0, L_0x1827d90;  1 drivers
v0x16c6cc0_0 .net "a", 0 0, L_0x1829d20;  alias, 1 drivers
v0x16c6d90_0 .net "b", 0 0, L_0x1829e80;  alias, 1 drivers
v0x16c6e50_0 .net "carryin", 0 0, L_0x1827aa0;  alias, 1 drivers
v0x16c6f60_0 .net "carryout", 0 0, L_0x1828490;  alias, 1 drivers
v0x16c7020_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16c70c0_0 .net "res", 0 0, L_0x1827fb0;  alias, 1 drivers
v0x16c7180_0 .net "xAorB", 0 0, L_0x1827e50;  1 drivers
v0x16c72d0_0 .net "xAorBandCin", 0 0, L_0x1828420;  1 drivers
S_0x16c89b0 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16c8b70 .param/l "i" 0 4 165, +C4<011001>;
S_0x16c8c30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16c89b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1829dc0/d .functor AND 1, L_0x182c730, L_0x18019f0, C4<1>, C4<1>;
L_0x1829dc0 .delay 1 (40,40,40) L_0x1829dc0/d;
L_0x18295a0/d .functor NAND 1, L_0x182c730, L_0x18019f0, C4<1>, C4<1>;
L_0x18295a0 .delay 1 (20,20,20) L_0x18295a0/d;
L_0x1827920/d .functor OR 1, L_0x182c730, L_0x18019f0, C4<0>, C4<0>;
L_0x1827920 .delay 1 (40,40,40) L_0x1827920/d;
L_0x182a5d0/d .functor NOR 1, L_0x182c730, L_0x18019f0, C4<0>, C4<0>;
L_0x182a5d0 .delay 1 (20,20,20) L_0x182a5d0/d;
L_0x182a690/d .functor XOR 1, L_0x182c730, L_0x18019f0, C4<0>, C4<0>;
L_0x182a690 .delay 1 (40,40,40) L_0x182a690/d;
L_0x182b0f0/d .functor NOT 1, L_0x182a0d0, C4<0>, C4<0>, C4<0>;
L_0x182b0f0 .delay 1 (10,10,10) L_0x182b0f0/d;
L_0x182b250/d .functor NOT 1, L_0x182a170, C4<0>, C4<0>, C4<0>;
L_0x182b250 .delay 1 (10,10,10) L_0x182b250/d;
L_0x182b310/d .functor NOT 1, L_0x182a210, C4<0>, C4<0>, C4<0>;
L_0x182b310 .delay 1 (10,10,10) L_0x182b310/d;
L_0x182b4c0/d .functor AND 1, L_0x182aa10, L_0x182b0f0, L_0x182b250, L_0x182b310;
L_0x182b4c0 .delay 1 (80,80,80) L_0x182b4c0/d;
L_0x182b670/d .functor AND 1, L_0x182aa10, L_0x182a0d0, L_0x182b250, L_0x182b310;
L_0x182b670 .delay 1 (80,80,80) L_0x182b670/d;
L_0x182b880/d .functor AND 1, L_0x182a690, L_0x182b0f0, L_0x182a170, L_0x182b310;
L_0x182b880 .delay 1 (80,80,80) L_0x182b880/d;
L_0x182ba60/d .functor AND 1, L_0x182aa10, L_0x182a0d0, L_0x182a170, L_0x182b310;
L_0x182ba60 .delay 1 (80,80,80) L_0x182ba60/d;
L_0x182bc30/d .functor AND 1, L_0x1829dc0, L_0x182b0f0, L_0x182b250, L_0x182a210;
L_0x182bc30 .delay 1 (80,80,80) L_0x182bc30/d;
L_0x182be10/d .functor AND 1, L_0x18295a0, L_0x182a0d0, L_0x182b250, L_0x182a210;
L_0x182be10 .delay 1 (80,80,80) L_0x182be10/d;
L_0x182bbc0/d .functor AND 1, L_0x182a5d0, L_0x182b0f0, L_0x182a170, L_0x182a210;
L_0x182bbc0 .delay 1 (80,80,80) L_0x182bbc0/d;
L_0x182c1a0/d .functor AND 1, L_0x1827920, L_0x182a0d0, L_0x182a170, L_0x182a210;
L_0x182c1a0 .delay 1 (80,80,80) L_0x182c1a0/d;
L_0x182c340/0/0 .functor OR 1, L_0x182b4c0, L_0x182b670, L_0x182b880, L_0x182bc30;
L_0x182c340/0/4 .functor OR 1, L_0x182be10, L_0x182bbc0, L_0x182c1a0, L_0x182ba60;
L_0x182c340/d .functor OR 1, L_0x182c340/0/0, L_0x182c340/0/4, C4<0>, C4<0>;
L_0x182c340 .delay 1 (160,160,160) L_0x182c340/d;
v0x16c9b30_0 .net "a", 0 0, L_0x182c730;  1 drivers
v0x16c9bf0_0 .net "addSub", 0 0, L_0x182aa10;  1 drivers
v0x16c9cc0_0 .net "andRes", 0 0, L_0x1829dc0;  1 drivers
v0x16c9d90_0 .net "b", 0 0, L_0x18019f0;  1 drivers
v0x16c9e60_0 .net "carryIn", 0 0, L_0x182a030;  1 drivers
v0x16c9f00_0 .net "carryOut", 0 0, L_0x182aef0;  1 drivers
v0x16c9fd0_0 .net "initialResult", 0 0, L_0x182c340;  1 drivers
v0x16ca070_0 .net "isAdd", 0 0, L_0x182b4c0;  1 drivers
v0x16ca110_0 .net "isAnd", 0 0, L_0x182bc30;  1 drivers
v0x16ca240_0 .net "isNand", 0 0, L_0x182be10;  1 drivers
v0x16ca2e0_0 .net "isNor", 0 0, L_0x182bbc0;  1 drivers
v0x16ca380_0 .net "isOr", 0 0, L_0x182c1a0;  1 drivers
v0x16ca440_0 .net "isSLT", 0 0, L_0x182ba60;  1 drivers
v0x16ca500_0 .net "isSub", 0 0, L_0x182b670;  1 drivers
v0x16ca5c0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16ca660_0 .net "isXor", 0 0, L_0x182b880;  1 drivers
v0x16ca720_0 .net "nandRes", 0 0, L_0x18295a0;  1 drivers
v0x16ca8d0_0 .net "norRes", 0 0, L_0x182a5d0;  1 drivers
v0x16ca970_0 .net "orRes", 0 0, L_0x1827920;  1 drivers
v0x16caa10_0 .net "s0", 0 0, L_0x182a0d0;  1 drivers
v0x16caab0_0 .net "s0inv", 0 0, L_0x182b0f0;  1 drivers
v0x16cab70_0 .net "s1", 0 0, L_0x182a170;  1 drivers
v0x16cac30_0 .net "s1inv", 0 0, L_0x182b250;  1 drivers
v0x16cacf0_0 .net "s2", 0 0, L_0x182a210;  1 drivers
v0x16cadb0_0 .net "s2inv", 0 0, L_0x182b310;  1 drivers
v0x16cae70_0 .net "xorRes", 0 0, L_0x182a690;  1 drivers
S_0x16c8f30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16c8c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x182a7f0/d .functor XOR 1, L_0x18019f0, L_0x1840120, C4<0>, C4<0>;
L_0x182a7f0 .delay 1 (40,40,40) L_0x182a7f0/d;
L_0x182a8b0/d .functor XOR 1, L_0x182c730, L_0x182a7f0, C4<0>, C4<0>;
L_0x182a8b0 .delay 1 (40,40,40) L_0x182a8b0/d;
L_0x182aa10/d .functor XOR 1, L_0x182a8b0, L_0x182a030, C4<0>, C4<0>;
L_0x182aa10 .delay 1 (40,40,40) L_0x182aa10/d;
L_0x182ac10/d .functor AND 1, L_0x182c730, L_0x182a7f0, C4<1>, C4<1>;
L_0x182ac10 .delay 1 (40,40,40) L_0x182ac10/d;
L_0x182ae80/d .functor AND 1, L_0x182a8b0, L_0x182a030, C4<1>, C4<1>;
L_0x182ae80 .delay 1 (40,40,40) L_0x182ae80/d;
L_0x182aef0/d .functor OR 1, L_0x182ac10, L_0x182ae80, C4<0>, C4<0>;
L_0x182aef0 .delay 1 (40,40,40) L_0x182aef0/d;
v0x16c91c0_0 .net "AandB", 0 0, L_0x182ac10;  1 drivers
v0x16c92a0_0 .net "BxorSub", 0 0, L_0x182a7f0;  1 drivers
v0x16c9360_0 .net "a", 0 0, L_0x182c730;  alias, 1 drivers
v0x16c9430_0 .net "b", 0 0, L_0x18019f0;  alias, 1 drivers
v0x16c94f0_0 .net "carryin", 0 0, L_0x182a030;  alias, 1 drivers
v0x16c9600_0 .net "carryout", 0 0, L_0x182aef0;  alias, 1 drivers
v0x16c96c0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16c9760_0 .net "res", 0 0, L_0x182aa10;  alias, 1 drivers
v0x16c9820_0 .net "xAorB", 0 0, L_0x182a8b0;  1 drivers
v0x16c9970_0 .net "xAorBandCin", 0 0, L_0x182ae80;  1 drivers
S_0x16cb050 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16cb210 .param/l "i" 0 4 165, +C4<011010>;
S_0x16cb2d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16cb050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x182c7d0/d .functor AND 1, L_0x182f340, L_0x182f4a0, C4<1>, C4<1>;
L_0x182c7d0 .delay 1 (40,40,40) L_0x182c7d0/d;
L_0x18279e0/d .functor NAND 1, L_0x182f340, L_0x182f4a0, C4<1>, C4<1>;
L_0x18279e0 .delay 1 (20,20,20) L_0x18279e0/d;
L_0x182a350/d .functor OR 1, L_0x182f340, L_0x182f4a0, C4<0>, C4<0>;
L_0x182a350 .delay 1 (40,40,40) L_0x182a350/d;
L_0x182d220/d .functor NOR 1, L_0x182f340, L_0x182f4a0, C4<0>, C4<0>;
L_0x182d220 .delay 1 (20,20,20) L_0x182d220/d;
L_0x182d2e0/d .functor XOR 1, L_0x182f340, L_0x182f4a0, C4<0>, C4<0>;
L_0x182d2e0 .delay 1 (40,40,40) L_0x182d2e0/d;
L_0x182dd70/d .functor NOT 1, L_0x182f780, C4<0>, C4<0>, C4<0>;
L_0x182dd70 .delay 1 (10,10,10) L_0x182dd70/d;
L_0x16cc870/d .functor NOT 1, L_0x182cca0, C4<0>, C4<0>, C4<0>;
L_0x16cc870 .delay 1 (10,10,10) L_0x16cc870/d;
L_0x182df20/d .functor NOT 1, L_0x182cd40, C4<0>, C4<0>, C4<0>;
L_0x182df20 .delay 1 (10,10,10) L_0x182df20/d;
L_0x182e0d0/d .functor AND 1, L_0x182d6b0, L_0x182dd70, L_0x16cc870, L_0x182df20;
L_0x182e0d0 .delay 1 (80,80,80) L_0x182e0d0/d;
L_0x182e280/d .functor AND 1, L_0x182d6b0, L_0x182f780, L_0x16cc870, L_0x182df20;
L_0x182e280 .delay 1 (80,80,80) L_0x182e280/d;
L_0x182e490/d .functor AND 1, L_0x182d2e0, L_0x182dd70, L_0x182cca0, L_0x182df20;
L_0x182e490 .delay 1 (80,80,80) L_0x182e490/d;
L_0x182e670/d .functor AND 1, L_0x182d6b0, L_0x182f780, L_0x182cca0, L_0x182df20;
L_0x182e670 .delay 1 (80,80,80) L_0x182e670/d;
L_0x182e840/d .functor AND 1, L_0x182c7d0, L_0x182dd70, L_0x16cc870, L_0x182cd40;
L_0x182e840 .delay 1 (80,80,80) L_0x182e840/d;
L_0x182ea20/d .functor AND 1, L_0x18279e0, L_0x182f780, L_0x16cc870, L_0x182cd40;
L_0x182ea20 .delay 1 (80,80,80) L_0x182ea20/d;
L_0x182e7d0/d .functor AND 1, L_0x182d220, L_0x182dd70, L_0x182cca0, L_0x182cd40;
L_0x182e7d0 .delay 1 (80,80,80) L_0x182e7d0/d;
L_0x182edb0/d .functor AND 1, L_0x182a350, L_0x182f780, L_0x182cca0, L_0x182cd40;
L_0x182edb0 .delay 1 (80,80,80) L_0x182edb0/d;
L_0x182ef50/0/0 .functor OR 1, L_0x182e0d0, L_0x182e280, L_0x182e490, L_0x182e840;
L_0x182ef50/0/4 .functor OR 1, L_0x182ea20, L_0x182e7d0, L_0x182edb0, L_0x182e670;
L_0x182ef50/d .functor OR 1, L_0x182ef50/0/0, L_0x182ef50/0/4, C4<0>, C4<0>;
L_0x182ef50 .delay 1 (160,160,160) L_0x182ef50/d;
v0x16cc1d0_0 .net "a", 0 0, L_0x182f340;  1 drivers
v0x16cc290_0 .net "addSub", 0 0, L_0x182d6b0;  1 drivers
v0x16cc360_0 .net "andRes", 0 0, L_0x182c7d0;  1 drivers
v0x16cc430_0 .net "b", 0 0, L_0x182f4a0;  1 drivers
v0x16cc500_0 .net "carryIn", 0 0, L_0x182f650;  1 drivers
v0x16cc5a0_0 .net "carryOut", 0 0, L_0x182db70;  1 drivers
v0x16cc670_0 .net "initialResult", 0 0, L_0x182ef50;  1 drivers
v0x16cc710_0 .net "isAdd", 0 0, L_0x182e0d0;  1 drivers
v0x16cc7b0_0 .net "isAnd", 0 0, L_0x182e840;  1 drivers
v0x16cc8e0_0 .net "isNand", 0 0, L_0x182ea20;  1 drivers
v0x16cc980_0 .net "isNor", 0 0, L_0x182e7d0;  1 drivers
v0x16cca20_0 .net "isOr", 0 0, L_0x182edb0;  1 drivers
v0x16ccae0_0 .net "isSLT", 0 0, L_0x182e670;  1 drivers
v0x16ccba0_0 .net "isSub", 0 0, L_0x182e280;  1 drivers
v0x16ccc60_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16ccd00_0 .net "isXor", 0 0, L_0x182e490;  1 drivers
v0x16ccdc0_0 .net "nandRes", 0 0, L_0x18279e0;  1 drivers
v0x16ccf70_0 .net "norRes", 0 0, L_0x182d220;  1 drivers
v0x16cd010_0 .net "orRes", 0 0, L_0x182a350;  1 drivers
v0x16cd0b0_0 .net "s0", 0 0, L_0x182f780;  1 drivers
v0x16cd150_0 .net "s0inv", 0 0, L_0x182dd70;  1 drivers
v0x16cd210_0 .net "s1", 0 0, L_0x182cca0;  1 drivers
v0x16cd2d0_0 .net "s1inv", 0 0, L_0x16cc870;  1 drivers
v0x16cd390_0 .net "s2", 0 0, L_0x182cd40;  1 drivers
v0x16cd450_0 .net "s2inv", 0 0, L_0x182df20;  1 drivers
v0x16cd510_0 .net "xorRes", 0 0, L_0x182d2e0;  1 drivers
S_0x16cb5d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16cb2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x182d440/d .functor XOR 1, L_0x182f4a0, L_0x1840120, C4<0>, C4<0>;
L_0x182d440 .delay 1 (40,40,40) L_0x182d440/d;
L_0x182d500/d .functor XOR 1, L_0x182f340, L_0x182d440, C4<0>, C4<0>;
L_0x182d500 .delay 1 (40,40,40) L_0x182d500/d;
L_0x182d6b0/d .functor XOR 1, L_0x182d500, L_0x182f650, C4<0>, C4<0>;
L_0x182d6b0 .delay 1 (40,40,40) L_0x182d6b0/d;
L_0x182d8b0/d .functor AND 1, L_0x182f340, L_0x182d440, C4<1>, C4<1>;
L_0x182d8b0 .delay 1 (40,40,40) L_0x182d8b0/d;
L_0x182a3c0/d .functor AND 1, L_0x182d500, L_0x182f650, C4<1>, C4<1>;
L_0x182a3c0 .delay 1 (40,40,40) L_0x182a3c0/d;
L_0x182db70/d .functor OR 1, L_0x182d8b0, L_0x182a3c0, C4<0>, C4<0>;
L_0x182db70 .delay 1 (40,40,40) L_0x182db70/d;
v0x16cb860_0 .net "AandB", 0 0, L_0x182d8b0;  1 drivers
v0x16cb940_0 .net "BxorSub", 0 0, L_0x182d440;  1 drivers
v0x16cba00_0 .net "a", 0 0, L_0x182f340;  alias, 1 drivers
v0x16cbad0_0 .net "b", 0 0, L_0x182f4a0;  alias, 1 drivers
v0x16cbb90_0 .net "carryin", 0 0, L_0x182f650;  alias, 1 drivers
v0x16cbca0_0 .net "carryout", 0 0, L_0x182db70;  alias, 1 drivers
v0x16cbd60_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16cbe00_0 .net "res", 0 0, L_0x182d6b0;  alias, 1 drivers
v0x16cbec0_0 .net "xAorB", 0 0, L_0x182d500;  1 drivers
v0x16cc010_0 .net "xAorBandCin", 0 0, L_0x182a3c0;  1 drivers
S_0x16cd6f0 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16cd8b0 .param/l "i" 0 4 165, +C4<011011>;
S_0x16cd970 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x182f3e0/d .functor AND 1, L_0x1831dc0, L_0x1831f20, C4<1>, C4<1>;
L_0x182f3e0 .delay 1 (40,40,40) L_0x182f3e0/d;
L_0x182ec10/d .functor NAND 1, L_0x1831dc0, L_0x1831f20, C4<1>, C4<1>;
L_0x182ec10 .delay 1 (20,20,20) L_0x182ec10/d;
L_0x182ced0/d .functor OR 1, L_0x1831dc0, L_0x1831f20, C4<0>, C4<0>;
L_0x182ced0 .delay 1 (40,40,40) L_0x182ced0/d;
L_0x182d070/d .functor NOR 1, L_0x1831dc0, L_0x1831f20, C4<0>, C4<0>;
L_0x182d070 .delay 1 (20,20,20) L_0x182d070/d;
L_0x182fd40/d .functor XOR 1, L_0x1831dc0, L_0x1831f20, C4<0>, C4<0>;
L_0x182fd40 .delay 1 (40,40,40) L_0x182fd40/d;
L_0x18307f0/d .functor NOT 1, L_0x182f8c0, C4<0>, C4<0>, C4<0>;
L_0x18307f0 .delay 1 (10,10,10) L_0x18307f0/d;
L_0x16cef10/d .functor NOT 1, L_0x182f960, C4<0>, C4<0>, C4<0>;
L_0x16cef10 .delay 1 (10,10,10) L_0x16cef10/d;
L_0x18309a0/d .functor NOT 1, L_0x182fa00, C4<0>, C4<0>, C4<0>;
L_0x18309a0 .delay 1 (10,10,10) L_0x18309a0/d;
L_0x1830b50/d .functor AND 1, L_0x1830110, L_0x18307f0, L_0x16cef10, L_0x18309a0;
L_0x1830b50 .delay 1 (80,80,80) L_0x1830b50/d;
L_0x1830d00/d .functor AND 1, L_0x1830110, L_0x182f8c0, L_0x16cef10, L_0x18309a0;
L_0x1830d00 .delay 1 (80,80,80) L_0x1830d00/d;
L_0x1830f10/d .functor AND 1, L_0x182fd40, L_0x18307f0, L_0x182f960, L_0x18309a0;
L_0x1830f10 .delay 1 (80,80,80) L_0x1830f10/d;
L_0x18310f0/d .functor AND 1, L_0x1830110, L_0x182f8c0, L_0x182f960, L_0x18309a0;
L_0x18310f0 .delay 1 (80,80,80) L_0x18310f0/d;
L_0x18312c0/d .functor AND 1, L_0x182f3e0, L_0x18307f0, L_0x16cef10, L_0x182fa00;
L_0x18312c0 .delay 1 (80,80,80) L_0x18312c0/d;
L_0x18314a0/d .functor AND 1, L_0x182ec10, L_0x182f8c0, L_0x16cef10, L_0x182fa00;
L_0x18314a0 .delay 1 (80,80,80) L_0x18314a0/d;
L_0x1831250/d .functor AND 1, L_0x182d070, L_0x18307f0, L_0x182f960, L_0x182fa00;
L_0x1831250 .delay 1 (80,80,80) L_0x1831250/d;
L_0x1831830/d .functor AND 1, L_0x182ced0, L_0x182f8c0, L_0x182f960, L_0x182fa00;
L_0x1831830 .delay 1 (80,80,80) L_0x1831830/d;
L_0x18319d0/0/0 .functor OR 1, L_0x1830b50, L_0x1830d00, L_0x1830f10, L_0x18312c0;
L_0x18319d0/0/4 .functor OR 1, L_0x18314a0, L_0x1831250, L_0x1831830, L_0x18310f0;
L_0x18319d0/d .functor OR 1, L_0x18319d0/0/0, L_0x18319d0/0/4, C4<0>, C4<0>;
L_0x18319d0 .delay 1 (160,160,160) L_0x18319d0/d;
v0x16ce870_0 .net "a", 0 0, L_0x1831dc0;  1 drivers
v0x16ce930_0 .net "addSub", 0 0, L_0x1830110;  1 drivers
v0x16cea00_0 .net "andRes", 0 0, L_0x182f3e0;  1 drivers
v0x16cead0_0 .net "b", 0 0, L_0x1831f20;  1 drivers
v0x16ceba0_0 .net "carryIn", 0 0, L_0x182f820;  1 drivers
v0x16cec40_0 .net "carryOut", 0 0, L_0x18305f0;  1 drivers
v0x16ced10_0 .net "initialResult", 0 0, L_0x18319d0;  1 drivers
v0x16cedb0_0 .net "isAdd", 0 0, L_0x1830b50;  1 drivers
v0x16cee50_0 .net "isAnd", 0 0, L_0x18312c0;  1 drivers
v0x16cef80_0 .net "isNand", 0 0, L_0x18314a0;  1 drivers
v0x16cf020_0 .net "isNor", 0 0, L_0x1831250;  1 drivers
v0x16cf0c0_0 .net "isOr", 0 0, L_0x1831830;  1 drivers
v0x16cf180_0 .net "isSLT", 0 0, L_0x18310f0;  1 drivers
v0x16cf240_0 .net "isSub", 0 0, L_0x1830d00;  1 drivers
v0x16cf300_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16cf3a0_0 .net "isXor", 0 0, L_0x1830f10;  1 drivers
v0x16cf460_0 .net "nandRes", 0 0, L_0x182ec10;  1 drivers
v0x16cf610_0 .net "norRes", 0 0, L_0x182d070;  1 drivers
v0x16cf6b0_0 .net "orRes", 0 0, L_0x182ced0;  1 drivers
v0x16cf750_0 .net "s0", 0 0, L_0x182f8c0;  1 drivers
v0x16cf7f0_0 .net "s0inv", 0 0, L_0x18307f0;  1 drivers
v0x16cf8b0_0 .net "s1", 0 0, L_0x182f960;  1 drivers
v0x16cf970_0 .net "s1inv", 0 0, L_0x16cef10;  1 drivers
v0x16cfa30_0 .net "s2", 0 0, L_0x182fa00;  1 drivers
v0x16cfaf0_0 .net "s2inv", 0 0, L_0x18309a0;  1 drivers
v0x16cfbb0_0 .net "xorRes", 0 0, L_0x182fd40;  1 drivers
S_0x16cdc70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16cd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x182fe00/d .functor XOR 1, L_0x1831f20, L_0x1840120, C4<0>, C4<0>;
L_0x182fe00 .delay 1 (40,40,40) L_0x182fe00/d;
L_0x182ff60/d .functor XOR 1, L_0x1831dc0, L_0x182fe00, C4<0>, C4<0>;
L_0x182ff60 .delay 1 (40,40,40) L_0x182ff60/d;
L_0x1830110/d .functor XOR 1, L_0x182ff60, L_0x182f820, C4<0>, C4<0>;
L_0x1830110 .delay 1 (40,40,40) L_0x1830110/d;
L_0x1830310/d .functor AND 1, L_0x1831dc0, L_0x182fe00, C4<1>, C4<1>;
L_0x1830310 .delay 1 (40,40,40) L_0x1830310/d;
L_0x1830580/d .functor AND 1, L_0x182ff60, L_0x182f820, C4<1>, C4<1>;
L_0x1830580 .delay 1 (40,40,40) L_0x1830580/d;
L_0x18305f0/d .functor OR 1, L_0x1830310, L_0x1830580, C4<0>, C4<0>;
L_0x18305f0 .delay 1 (40,40,40) L_0x18305f0/d;
v0x16cdf00_0 .net "AandB", 0 0, L_0x1830310;  1 drivers
v0x16cdfe0_0 .net "BxorSub", 0 0, L_0x182fe00;  1 drivers
v0x16ce0a0_0 .net "a", 0 0, L_0x1831dc0;  alias, 1 drivers
v0x16ce170_0 .net "b", 0 0, L_0x1831f20;  alias, 1 drivers
v0x16ce230_0 .net "carryin", 0 0, L_0x182f820;  alias, 1 drivers
v0x16ce340_0 .net "carryout", 0 0, L_0x18305f0;  alias, 1 drivers
v0x16ce400_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16ce4a0_0 .net "res", 0 0, L_0x1830110;  alias, 1 drivers
v0x16ce560_0 .net "xAorB", 0 0, L_0x182ff60;  1 drivers
v0x16ce6b0_0 .net "xAorBandCin", 0 0, L_0x1830580;  1 drivers
S_0x16cfd90 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16cff50 .param/l "i" 0 4 165, +C4<011100>;
S_0x16d0010 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16cfd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1831e60/d .functor AND 1, L_0x18347d0, L_0x1834930, C4<1>, C4<1>;
L_0x1831e60 .delay 1 (40,40,40) L_0x1831e60/d;
L_0x1831690/d .functor NAND 1, L_0x18347d0, L_0x1834930, C4<1>, C4<1>;
L_0x1831690 .delay 1 (20,20,20) L_0x1831690/d;
L_0x182fb40/d .functor OR 1, L_0x18347d0, L_0x1834930, C4<0>, C4<0>;
L_0x182fb40 .delay 1 (40,40,40) L_0x182fb40/d;
L_0x18326b0/d .functor NOR 1, L_0x18347d0, L_0x1834930, C4<0>, C4<0>;
L_0x18326b0 .delay 1 (20,20,20) L_0x18326b0/d;
L_0x1832770/d .functor XOR 1, L_0x18347d0, L_0x1834930, C4<0>, C4<0>;
L_0x1832770 .delay 1 (40,40,40) L_0x1832770/d;
L_0x1833200/d .functor NOT 1, L_0x1834c10, C4<0>, C4<0>, C4<0>;
L_0x1833200 .delay 1 (10,10,10) L_0x1833200/d;
L_0x16d15b0/d .functor NOT 1, L_0x18320d0, C4<0>, C4<0>, C4<0>;
L_0x16d15b0 .delay 1 (10,10,10) L_0x16d15b0/d;
L_0x18333b0/d .functor NOT 1, L_0x1832170, C4<0>, C4<0>, C4<0>;
L_0x18333b0 .delay 1 (10,10,10) L_0x18333b0/d;
L_0x1833560/d .functor AND 1, L_0x1832b40, L_0x1833200, L_0x16d15b0, L_0x18333b0;
L_0x1833560 .delay 1 (80,80,80) L_0x1833560/d;
L_0x1833710/d .functor AND 1, L_0x1832b40, L_0x1834c10, L_0x16d15b0, L_0x18333b0;
L_0x1833710 .delay 1 (80,80,80) L_0x1833710/d;
L_0x1833920/d .functor AND 1, L_0x1832770, L_0x1833200, L_0x18320d0, L_0x18333b0;
L_0x1833920 .delay 1 (80,80,80) L_0x1833920/d;
L_0x1833b00/d .functor AND 1, L_0x1832b40, L_0x1834c10, L_0x18320d0, L_0x18333b0;
L_0x1833b00 .delay 1 (80,80,80) L_0x1833b00/d;
L_0x1833cd0/d .functor AND 1, L_0x1831e60, L_0x1833200, L_0x16d15b0, L_0x1832170;
L_0x1833cd0 .delay 1 (80,80,80) L_0x1833cd0/d;
L_0x1833eb0/d .functor AND 1, L_0x1831690, L_0x1834c10, L_0x16d15b0, L_0x1832170;
L_0x1833eb0 .delay 1 (80,80,80) L_0x1833eb0/d;
L_0x1833c60/d .functor AND 1, L_0x18326b0, L_0x1833200, L_0x18320d0, L_0x1832170;
L_0x1833c60 .delay 1 (80,80,80) L_0x1833c60/d;
L_0x1834240/d .functor AND 1, L_0x182fb40, L_0x1834c10, L_0x18320d0, L_0x1832170;
L_0x1834240 .delay 1 (80,80,80) L_0x1834240/d;
L_0x18343e0/0/0 .functor OR 1, L_0x1833560, L_0x1833710, L_0x1833920, L_0x1833cd0;
L_0x18343e0/0/4 .functor OR 1, L_0x1833eb0, L_0x1833c60, L_0x1834240, L_0x1833b00;
L_0x18343e0/d .functor OR 1, L_0x18343e0/0/0, L_0x18343e0/0/4, C4<0>, C4<0>;
L_0x18343e0 .delay 1 (160,160,160) L_0x18343e0/d;
v0x16d0f10_0 .net "a", 0 0, L_0x18347d0;  1 drivers
v0x16d0fd0_0 .net "addSub", 0 0, L_0x1832b40;  1 drivers
v0x16d10a0_0 .net "andRes", 0 0, L_0x1831e60;  1 drivers
v0x16d1170_0 .net "b", 0 0, L_0x1834930;  1 drivers
v0x16d1240_0 .net "carryIn", 0 0, L_0x1834ae0;  1 drivers
v0x16d12e0_0 .net "carryOut", 0 0, L_0x1833000;  1 drivers
v0x16d13b0_0 .net "initialResult", 0 0, L_0x18343e0;  1 drivers
v0x16d1450_0 .net "isAdd", 0 0, L_0x1833560;  1 drivers
v0x16d14f0_0 .net "isAnd", 0 0, L_0x1833cd0;  1 drivers
v0x16d1620_0 .net "isNand", 0 0, L_0x1833eb0;  1 drivers
v0x16d16c0_0 .net "isNor", 0 0, L_0x1833c60;  1 drivers
v0x16d1760_0 .net "isOr", 0 0, L_0x1834240;  1 drivers
v0x16d1820_0 .net "isSLT", 0 0, L_0x1833b00;  1 drivers
v0x16d18e0_0 .net "isSub", 0 0, L_0x1833710;  1 drivers
v0x16d19a0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16d1a40_0 .net "isXor", 0 0, L_0x1833920;  1 drivers
v0x16d1b00_0 .net "nandRes", 0 0, L_0x1831690;  1 drivers
v0x16d1cb0_0 .net "norRes", 0 0, L_0x18326b0;  1 drivers
v0x16d1d50_0 .net "orRes", 0 0, L_0x182fb40;  1 drivers
v0x16d1df0_0 .net "s0", 0 0, L_0x1834c10;  1 drivers
v0x16d1e90_0 .net "s0inv", 0 0, L_0x1833200;  1 drivers
v0x16d1f50_0 .net "s1", 0 0, L_0x18320d0;  1 drivers
v0x16d2010_0 .net "s1inv", 0 0, L_0x16d15b0;  1 drivers
v0x16d20d0_0 .net "s2", 0 0, L_0x1832170;  1 drivers
v0x16d2190_0 .net "s2inv", 0 0, L_0x18333b0;  1 drivers
v0x16d2250_0 .net "xorRes", 0 0, L_0x1832770;  1 drivers
S_0x16d0310 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16d0010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18328d0/d .functor XOR 1, L_0x1834930, L_0x1840120, C4<0>, C4<0>;
L_0x18328d0 .delay 1 (40,40,40) L_0x18328d0/d;
L_0x1832990/d .functor XOR 1, L_0x18347d0, L_0x18328d0, C4<0>, C4<0>;
L_0x1832990 .delay 1 (40,40,40) L_0x1832990/d;
L_0x1832b40/d .functor XOR 1, L_0x1832990, L_0x1834ae0, C4<0>, C4<0>;
L_0x1832b40 .delay 1 (40,40,40) L_0x1832b40/d;
L_0x1832d40/d .functor AND 1, L_0x18347d0, L_0x18328d0, C4<1>, C4<1>;
L_0x1832d40 .delay 1 (40,40,40) L_0x1832d40/d;
L_0x182fbb0/d .functor AND 1, L_0x1832990, L_0x1834ae0, C4<1>, C4<1>;
L_0x182fbb0 .delay 1 (40,40,40) L_0x182fbb0/d;
L_0x1833000/d .functor OR 1, L_0x1832d40, L_0x182fbb0, C4<0>, C4<0>;
L_0x1833000 .delay 1 (40,40,40) L_0x1833000/d;
v0x16d05a0_0 .net "AandB", 0 0, L_0x1832d40;  1 drivers
v0x16d0680_0 .net "BxorSub", 0 0, L_0x18328d0;  1 drivers
v0x16d0740_0 .net "a", 0 0, L_0x18347d0;  alias, 1 drivers
v0x16d0810_0 .net "b", 0 0, L_0x1834930;  alias, 1 drivers
v0x16d08d0_0 .net "carryin", 0 0, L_0x1834ae0;  alias, 1 drivers
v0x16d09e0_0 .net "carryout", 0 0, L_0x1833000;  alias, 1 drivers
v0x16d0aa0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16d0b40_0 .net "res", 0 0, L_0x1832b40;  alias, 1 drivers
v0x16d0c00_0 .net "xAorB", 0 0, L_0x1832990;  1 drivers
v0x16d0d50_0 .net "xAorBandCin", 0 0, L_0x182fbb0;  1 drivers
S_0x16d2430 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16d25f0 .param/l "i" 0 4 165, +C4<011101>;
S_0x16d26b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16d2430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1834870/d .functor AND 1, L_0x1837260, L_0x18373c0, C4<1>, C4<1>;
L_0x1834870 .delay 1 (40,40,40) L_0x1834870/d;
L_0x18340a0/d .functor NAND 1, L_0x1837260, L_0x18373c0, C4<1>, C4<1>;
L_0x18340a0 .delay 1 (20,20,20) L_0x18340a0/d;
L_0x1832300/d .functor OR 1, L_0x1837260, L_0x18373c0, C4<0>, C4<0>;
L_0x1832300 .delay 1 (40,40,40) L_0x1832300/d;
L_0x18324a0/d .functor NOR 1, L_0x1837260, L_0x18373c0, C4<0>, C4<0>;
L_0x18324a0 .delay 1 (20,20,20) L_0x18324a0/d;
L_0x1835230/d .functor XOR 1, L_0x1837260, L_0x18373c0, C4<0>, C4<0>;
L_0x1835230 .delay 1 (40,40,40) L_0x1835230/d;
L_0x1835c90/d .functor NOT 1, L_0x180c7b0, C4<0>, C4<0>, C4<0>;
L_0x1835c90 .delay 1 (10,10,10) L_0x1835c90/d;
L_0x16d3c50/d .functor NOT 1, L_0x180c850, C4<0>, C4<0>, C4<0>;
L_0x16d3c50 .delay 1 (10,10,10) L_0x16d3c50/d;
L_0x1835e40/d .functor NOT 1, L_0x1834cb0, C4<0>, C4<0>, C4<0>;
L_0x1835e40 .delay 1 (10,10,10) L_0x1835e40/d;
L_0x1835ff0/d .functor AND 1, L_0x18355b0, L_0x1835c90, L_0x16d3c50, L_0x1835e40;
L_0x1835ff0 .delay 1 (80,80,80) L_0x1835ff0/d;
L_0x18361a0/d .functor AND 1, L_0x18355b0, L_0x180c7b0, L_0x16d3c50, L_0x1835e40;
L_0x18361a0 .delay 1 (80,80,80) L_0x18361a0/d;
L_0x18363b0/d .functor AND 1, L_0x1835230, L_0x1835c90, L_0x180c850, L_0x1835e40;
L_0x18363b0 .delay 1 (80,80,80) L_0x18363b0/d;
L_0x1836590/d .functor AND 1, L_0x18355b0, L_0x180c7b0, L_0x180c850, L_0x1835e40;
L_0x1836590 .delay 1 (80,80,80) L_0x1836590/d;
L_0x1836760/d .functor AND 1, L_0x1834870, L_0x1835c90, L_0x16d3c50, L_0x1834cb0;
L_0x1836760 .delay 1 (80,80,80) L_0x1836760/d;
L_0x1836940/d .functor AND 1, L_0x18340a0, L_0x180c7b0, L_0x16d3c50, L_0x1834cb0;
L_0x1836940 .delay 1 (80,80,80) L_0x1836940/d;
L_0x18366f0/d .functor AND 1, L_0x18324a0, L_0x1835c90, L_0x180c850, L_0x1834cb0;
L_0x18366f0 .delay 1 (80,80,80) L_0x18366f0/d;
L_0x1836cd0/d .functor AND 1, L_0x1832300, L_0x180c7b0, L_0x180c850, L_0x1834cb0;
L_0x1836cd0 .delay 1 (80,80,80) L_0x1836cd0/d;
L_0x1836e70/0/0 .functor OR 1, L_0x1835ff0, L_0x18361a0, L_0x18363b0, L_0x1836760;
L_0x1836e70/0/4 .functor OR 1, L_0x1836940, L_0x18366f0, L_0x1836cd0, L_0x1836590;
L_0x1836e70/d .functor OR 1, L_0x1836e70/0/0, L_0x1836e70/0/4, C4<0>, C4<0>;
L_0x1836e70 .delay 1 (160,160,160) L_0x1836e70/d;
v0x16d35b0_0 .net "a", 0 0, L_0x1837260;  1 drivers
v0x16d3670_0 .net "addSub", 0 0, L_0x18355b0;  1 drivers
v0x16d3740_0 .net "andRes", 0 0, L_0x1834870;  1 drivers
v0x16d3810_0 .net "b", 0 0, L_0x18373c0;  1 drivers
v0x16d38e0_0 .net "carryIn", 0 0, L_0x180c710;  1 drivers
v0x16d3980_0 .net "carryOut", 0 0, L_0x1835a90;  1 drivers
v0x16d3a50_0 .net "initialResult", 0 0, L_0x1836e70;  1 drivers
v0x16d3af0_0 .net "isAdd", 0 0, L_0x1835ff0;  1 drivers
v0x16d3b90_0 .net "isAnd", 0 0, L_0x1836760;  1 drivers
v0x16d3cc0_0 .net "isNand", 0 0, L_0x1836940;  1 drivers
v0x16d3d60_0 .net "isNor", 0 0, L_0x18366f0;  1 drivers
v0x16d3e00_0 .net "isOr", 0 0, L_0x1836cd0;  1 drivers
v0x16d3ec0_0 .net "isSLT", 0 0, L_0x1836590;  1 drivers
v0x16d3f80_0 .net "isSub", 0 0, L_0x18361a0;  1 drivers
v0x16d4040_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16d40e0_0 .net "isXor", 0 0, L_0x18363b0;  1 drivers
v0x16d41a0_0 .net "nandRes", 0 0, L_0x18340a0;  1 drivers
v0x16d4350_0 .net "norRes", 0 0, L_0x18324a0;  1 drivers
v0x16d43f0_0 .net "orRes", 0 0, L_0x1832300;  1 drivers
v0x16d4490_0 .net "s0", 0 0, L_0x180c7b0;  1 drivers
v0x16d4530_0 .net "s0inv", 0 0, L_0x1835c90;  1 drivers
v0x16d45f0_0 .net "s1", 0 0, L_0x180c850;  1 drivers
v0x16d46b0_0 .net "s1inv", 0 0, L_0x16d3c50;  1 drivers
v0x16d4770_0 .net "s2", 0 0, L_0x1834cb0;  1 drivers
v0x16d4830_0 .net "s2inv", 0 0, L_0x1835e40;  1 drivers
v0x16d48f0_0 .net "xorRes", 0 0, L_0x1835230;  1 drivers
S_0x16d29b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16d26b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18352a0/d .functor XOR 1, L_0x18373c0, L_0x1840120, C4<0>, C4<0>;
L_0x18352a0 .delay 1 (40,40,40) L_0x18352a0/d;
L_0x1835400/d .functor XOR 1, L_0x1837260, L_0x18352a0, C4<0>, C4<0>;
L_0x1835400 .delay 1 (40,40,40) L_0x1835400/d;
L_0x18355b0/d .functor XOR 1, L_0x1835400, L_0x180c710, C4<0>, C4<0>;
L_0x18355b0 .delay 1 (40,40,40) L_0x18355b0/d;
L_0x18357b0/d .functor AND 1, L_0x1837260, L_0x18352a0, C4<1>, C4<1>;
L_0x18357b0 .delay 1 (40,40,40) L_0x18357b0/d;
L_0x1835a20/d .functor AND 1, L_0x1835400, L_0x180c710, C4<1>, C4<1>;
L_0x1835a20 .delay 1 (40,40,40) L_0x1835a20/d;
L_0x1835a90/d .functor OR 1, L_0x18357b0, L_0x1835a20, C4<0>, C4<0>;
L_0x1835a90 .delay 1 (40,40,40) L_0x1835a90/d;
v0x16d2c40_0 .net "AandB", 0 0, L_0x18357b0;  1 drivers
v0x16d2d20_0 .net "BxorSub", 0 0, L_0x18352a0;  1 drivers
v0x16d2de0_0 .net "a", 0 0, L_0x1837260;  alias, 1 drivers
v0x16d2eb0_0 .net "b", 0 0, L_0x18373c0;  alias, 1 drivers
v0x16d2f70_0 .net "carryin", 0 0, L_0x180c710;  alias, 1 drivers
v0x16d3080_0 .net "carryout", 0 0, L_0x1835a90;  alias, 1 drivers
v0x16d3140_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16d31e0_0 .net "res", 0 0, L_0x18355b0;  alias, 1 drivers
v0x16d32a0_0 .net "xAorB", 0 0, L_0x1835400;  1 drivers
v0x16d33f0_0 .net "xAorBandCin", 0 0, L_0x1835a20;  1 drivers
S_0x16d4ad0 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16d4c90 .param/l "i" 0 4 165, +C4<011110>;
S_0x16d4d50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16d4ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1837300/d .functor AND 1, L_0x1839ea0, L_0x183a000, C4<1>, C4<1>;
L_0x1837300 .delay 1 (40,40,40) L_0x1837300/d;
L_0x1836b30/d .functor NAND 1, L_0x1839ea0, L_0x183a000, C4<1>, C4<1>;
L_0x1836b30 .delay 1 (20,20,20) L_0x1836b30/d;
L_0x1834e40/d .functor OR 1, L_0x1839ea0, L_0x183a000, C4<0>, C4<0>;
L_0x1834e40 .delay 1 (40,40,40) L_0x1834e40/d;
L_0x1834fe0/d .functor NOR 1, L_0x1839ea0, L_0x183a000, C4<0>, C4<0>;
L_0x1834fe0 .delay 1 (20,20,20) L_0x1834fe0/d;
L_0x1835190/d .functor XOR 1, L_0x1839ea0, L_0x183a000, C4<0>, C4<0>;
L_0x1835190 .delay 1 (40,40,40) L_0x1835190/d;
L_0x18388d0/d .functor NOT 1, L_0x1837a20, C4<0>, C4<0>, C4<0>;
L_0x18388d0 .delay 1 (10,10,10) L_0x18388d0/d;
L_0x16d62f0/d .functor NOT 1, L_0x1837ac0, C4<0>, C4<0>, C4<0>;
L_0x16d62f0 .delay 1 (10,10,10) L_0x16d62f0/d;
L_0x1838a80/d .functor NOT 1, L_0x1837b60, C4<0>, C4<0>, C4<0>;
L_0x1838a80 .delay 1 (10,10,10) L_0x1838a80/d;
L_0x1838c30/d .functor AND 1, L_0x18381f0, L_0x18388d0, L_0x16d62f0, L_0x1838a80;
L_0x1838c30 .delay 1 (80,80,80) L_0x1838c30/d;
L_0x1838de0/d .functor AND 1, L_0x18381f0, L_0x1837a20, L_0x16d62f0, L_0x1838a80;
L_0x1838de0 .delay 1 (80,80,80) L_0x1838de0/d;
L_0x1838ff0/d .functor AND 1, L_0x1835190, L_0x18388d0, L_0x1837ac0, L_0x1838a80;
L_0x1838ff0 .delay 1 (80,80,80) L_0x1838ff0/d;
L_0x18391d0/d .functor AND 1, L_0x18381f0, L_0x1837a20, L_0x1837ac0, L_0x1838a80;
L_0x18391d0 .delay 1 (80,80,80) L_0x18391d0/d;
L_0x18393a0/d .functor AND 1, L_0x1837300, L_0x18388d0, L_0x16d62f0, L_0x1837b60;
L_0x18393a0 .delay 1 (80,80,80) L_0x18393a0/d;
L_0x1839580/d .functor AND 1, L_0x1836b30, L_0x1837a20, L_0x16d62f0, L_0x1837b60;
L_0x1839580 .delay 1 (80,80,80) L_0x1839580/d;
L_0x1839330/d .functor AND 1, L_0x1834fe0, L_0x18388d0, L_0x1837ac0, L_0x1837b60;
L_0x1839330 .delay 1 (80,80,80) L_0x1839330/d;
L_0x1839910/d .functor AND 1, L_0x1834e40, L_0x1837a20, L_0x1837ac0, L_0x1837b60;
L_0x1839910 .delay 1 (80,80,80) L_0x1839910/d;
L_0x1839ab0/0/0 .functor OR 1, L_0x1838c30, L_0x1838de0, L_0x1838ff0, L_0x18393a0;
L_0x1839ab0/0/4 .functor OR 1, L_0x1839580, L_0x1839330, L_0x1839910, L_0x18391d0;
L_0x1839ab0/d .functor OR 1, L_0x1839ab0/0/0, L_0x1839ab0/0/4, C4<0>, C4<0>;
L_0x1839ab0 .delay 1 (160,160,160) L_0x1839ab0/d;
v0x16d5c50_0 .net "a", 0 0, L_0x1839ea0;  1 drivers
v0x16d5d10_0 .net "addSub", 0 0, L_0x18381f0;  1 drivers
v0x16d5de0_0 .net "andRes", 0 0, L_0x1837300;  1 drivers
v0x16d5eb0_0 .net "b", 0 0, L_0x183a000;  1 drivers
v0x16d5f80_0 .net "carryIn", 0 0, L_0x1837980;  1 drivers
v0x16d6020_0 .net "carryOut", 0 0, L_0x18386d0;  1 drivers
v0x16d60f0_0 .net "initialResult", 0 0, L_0x1839ab0;  1 drivers
v0x16d6190_0 .net "isAdd", 0 0, L_0x1838c30;  1 drivers
v0x16d6230_0 .net "isAnd", 0 0, L_0x18393a0;  1 drivers
v0x16d6360_0 .net "isNand", 0 0, L_0x1839580;  1 drivers
v0x16d6400_0 .net "isNor", 0 0, L_0x1839330;  1 drivers
v0x16d64a0_0 .net "isOr", 0 0, L_0x1839910;  1 drivers
v0x16d6560_0 .net "isSLT", 0 0, L_0x18391d0;  1 drivers
v0x16d6620_0 .net "isSub", 0 0, L_0x1838de0;  1 drivers
v0x16d66e0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16d6780_0 .net "isXor", 0 0, L_0x1838ff0;  1 drivers
v0x16d6840_0 .net "nandRes", 0 0, L_0x1836b30;  1 drivers
v0x16d69f0_0 .net "norRes", 0 0, L_0x1834fe0;  1 drivers
v0x16d6a90_0 .net "orRes", 0 0, L_0x1834e40;  1 drivers
v0x16d6b30_0 .net "s0", 0 0, L_0x1837a20;  1 drivers
v0x16d6bd0_0 .net "s0inv", 0 0, L_0x18388d0;  1 drivers
v0x16d6c90_0 .net "s1", 0 0, L_0x1837ac0;  1 drivers
v0x16d6d50_0 .net "s1inv", 0 0, L_0x16d62f0;  1 drivers
v0x16d6e10_0 .net "s2", 0 0, L_0x1837b60;  1 drivers
v0x16d6ed0_0 .net "s2inv", 0 0, L_0x1838a80;  1 drivers
v0x16d6f90_0 .net "xorRes", 0 0, L_0x1835190;  1 drivers
S_0x16d5050 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16d4d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1837f80/d .functor XOR 1, L_0x183a000, L_0x1840120, C4<0>, C4<0>;
L_0x1837f80 .delay 1 (40,40,40) L_0x1837f80/d;
L_0x18380e0/d .functor XOR 1, L_0x1839ea0, L_0x1837f80, C4<0>, C4<0>;
L_0x18380e0 .delay 1 (40,40,40) L_0x18380e0/d;
L_0x18381f0/d .functor XOR 1, L_0x18380e0, L_0x1837980, C4<0>, C4<0>;
L_0x18381f0 .delay 1 (40,40,40) L_0x18381f0/d;
L_0x18383f0/d .functor AND 1, L_0x1839ea0, L_0x1837f80, C4<1>, C4<1>;
L_0x18383f0 .delay 1 (40,40,40) L_0x18383f0/d;
L_0x1838660/d .functor AND 1, L_0x18380e0, L_0x1837980, C4<1>, C4<1>;
L_0x1838660 .delay 1 (40,40,40) L_0x1838660/d;
L_0x18386d0/d .functor OR 1, L_0x18383f0, L_0x1838660, C4<0>, C4<0>;
L_0x18386d0 .delay 1 (40,40,40) L_0x18386d0/d;
v0x16d52e0_0 .net "AandB", 0 0, L_0x18383f0;  1 drivers
v0x16d53c0_0 .net "BxorSub", 0 0, L_0x1837f80;  1 drivers
v0x16d5480_0 .net "a", 0 0, L_0x1839ea0;  alias, 1 drivers
v0x16d5550_0 .net "b", 0 0, L_0x183a000;  alias, 1 drivers
v0x16d5610_0 .net "carryin", 0 0, L_0x1837980;  alias, 1 drivers
v0x16d5720_0 .net "carryout", 0 0, L_0x18386d0;  alias, 1 drivers
v0x16d57e0_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16d5880_0 .net "res", 0 0, L_0x18381f0;  alias, 1 drivers
v0x16d5940_0 .net "xAorB", 0 0, L_0x18380e0;  1 drivers
v0x16d5a90_0 .net "xAorBandCin", 0 0, L_0x1838660;  1 drivers
S_0x16d7170 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x166bb80;
 .timescale 0 0;
P_0x16d7330 .param/l "i" 0 4 165, +C4<011111>;
S_0x16d73f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x16d7170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1839f40/d .functor AND 1, L_0x183d590, L_0x183a1b0, C4<1>, C4<1>;
L_0x1839f40 .delay 1 (40,40,40) L_0x1839f40/d;
L_0x1839770/d .functor NAND 1, L_0x183d590, L_0x183a1b0, C4<1>, C4<1>;
L_0x1839770 .delay 1 (20,20,20) L_0x1839770/d;
L_0x1837d40/d .functor OR 1, L_0x183d590, L_0x183a1b0, C4<0>, C4<0>;
L_0x1837d40 .delay 1 (40,40,40) L_0x1837d40/d;
L_0x183a790/d .functor NOR 1, L_0x183d590, L_0x183a1b0, C4<0>, C4<0>;
L_0x183a790 .delay 1 (20,20,20) L_0x183a790/d;
L_0x183a850/d .functor XOR 1, L_0x183d590, L_0x183a1b0, C4<0>, C4<0>;
L_0x183a850 .delay 1 (40,40,40) L_0x183a850/d;
L_0x183b300/d .functor NOT 1, L_0x180f320, C4<0>, C4<0>, C4<0>;
L_0x183b300 .delay 1 (10,10,10) L_0x183b300/d;
L_0x16d8990/d .functor NOT 1, L_0x180f3c0, C4<0>, C4<0>, C4<0>;
L_0x16d8990 .delay 1 (10,10,10) L_0x16d8990/d;
L_0x183b4b0/d .functor NOT 1, L_0x180f460, C4<0>, C4<0>, C4<0>;
L_0x183b4b0 .delay 1 (10,10,10) L_0x183b4b0/d;
L_0x183b660/d .functor AND 1, L_0x183ac20, L_0x183b300, L_0x16d8990, L_0x183b4b0;
L_0x183b660 .delay 1 (80,80,80) L_0x183b660/d;
L_0x183b860/d .functor AND 1, L_0x183ac20, L_0x180f320, L_0x16d8990, L_0x183b4b0;
L_0x183b860 .delay 1 (80,80,80) L_0x183b860/d;
L_0x183ba70/d .functor AND 1, L_0x183a850, L_0x183b300, L_0x180f3c0, L_0x183b4b0;
L_0x183ba70 .delay 1 (80,80,80) L_0x183ba70/d;
L_0x183bc50/d .functor AND 1, L_0x183ac20, L_0x180f320, L_0x180f3c0, L_0x183b4b0;
L_0x183bc50 .delay 1 (80,80,80) L_0x183bc50/d;
L_0x183be20/d .functor AND 1, L_0x1839f40, L_0x183b300, L_0x16d8990, L_0x180f460;
L_0x183be20 .delay 1 (80,80,80) L_0x183be20/d;
L_0x183c000/d .functor AND 1, L_0x1839770, L_0x180f320, L_0x16d8990, L_0x180f460;
L_0x183c000 .delay 1 (80,80,80) L_0x183c000/d;
L_0x183bdb0/d .functor AND 1, L_0x183a790, L_0x183b300, L_0x180f3c0, L_0x180f460;
L_0x183bdb0 .delay 1 (80,80,80) L_0x183bdb0/d;
L_0x183c3e0/d .functor AND 1, L_0x1837d40, L_0x180f320, L_0x180f3c0, L_0x180f460;
L_0x183c3e0 .delay 1 (80,80,80) L_0x183c3e0/d;
L_0x183c580/0/0 .functor OR 1, L_0x183b660, L_0x183b860, L_0x183ba70, L_0x183be20;
L_0x183c580/0/4 .functor OR 1, L_0x183c000, L_0x183bdb0, L_0x183c3e0, L_0x183bc50;
L_0x183c580/d .functor OR 1, L_0x183c580/0/0, L_0x183c580/0/4, C4<0>, C4<0>;
L_0x183c580 .delay 1 (160,160,160) L_0x183c580/d;
v0x16d82f0_0 .net "a", 0 0, L_0x183d590;  1 drivers
v0x16d83b0_0 .net "addSub", 0 0, L_0x183ac20;  1 drivers
v0x16d8480_0 .net "andRes", 0 0, L_0x1839f40;  1 drivers
v0x16d8550_0 .net "b", 0 0, L_0x183a1b0;  1 drivers
v0x16d8620_0 .net "carryIn", 0 0, L_0x1837e50;  1 drivers
v0x16d86c0_0 .net "carryOut", 0 0, L_0x183b100;  1 drivers
v0x16d8790_0 .net "initialResult", 0 0, L_0x183c580;  1 drivers
v0x16d8830_0 .net "isAdd", 0 0, L_0x183b660;  1 drivers
v0x16d88d0_0 .net "isAnd", 0 0, L_0x183be20;  1 drivers
v0x16d8a00_0 .net "isNand", 0 0, L_0x183c000;  1 drivers
v0x16d8aa0_0 .net "isNor", 0 0, L_0x183bdb0;  1 drivers
v0x16d8b40_0 .net "isOr", 0 0, L_0x183c3e0;  1 drivers
v0x16d8c00_0 .net "isSLT", 0 0, L_0x183bc50;  1 drivers
v0x16d8cc0_0 .net "isSub", 0 0, L_0x183b860;  1 drivers
v0x16d8d80_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16d8e20_0 .net "isXor", 0 0, L_0x183ba70;  1 drivers
v0x16d8ee0_0 .net "nandRes", 0 0, L_0x1839770;  1 drivers
v0x16d9090_0 .net "norRes", 0 0, L_0x183a790;  1 drivers
v0x16d9130_0 .net "orRes", 0 0, L_0x1837d40;  1 drivers
v0x16d91d0_0 .net "s0", 0 0, L_0x180f320;  1 drivers
v0x16d9270_0 .net "s0inv", 0 0, L_0x183b300;  1 drivers
v0x16d9330_0 .net "s1", 0 0, L_0x180f3c0;  1 drivers
v0x16d93f0_0 .net "s1inv", 0 0, L_0x16d8990;  1 drivers
v0x16d94b0_0 .net "s2", 0 0, L_0x180f460;  1 drivers
v0x16d9570_0 .net "s2inv", 0 0, L_0x183b4b0;  1 drivers
v0x16d9630_0 .net "xorRes", 0 0, L_0x183a850;  1 drivers
S_0x16d76f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x16d73f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x183a9b0/d .functor XOR 1, L_0x183a1b0, L_0x1840120, C4<0>, C4<0>;
L_0x183a9b0 .delay 1 (40,40,40) L_0x183a9b0/d;
L_0x183aa70/d .functor XOR 1, L_0x183d590, L_0x183a9b0, C4<0>, C4<0>;
L_0x183aa70 .delay 1 (40,40,40) L_0x183aa70/d;
L_0x183ac20/d .functor XOR 1, L_0x183aa70, L_0x1837e50, C4<0>, C4<0>;
L_0x183ac20 .delay 1 (40,40,40) L_0x183ac20/d;
L_0x183ae20/d .functor AND 1, L_0x183d590, L_0x183a9b0, C4<1>, C4<1>;
L_0x183ae20 .delay 1 (40,40,40) L_0x183ae20/d;
L_0x183b090/d .functor AND 1, L_0x183aa70, L_0x1837e50, C4<1>, C4<1>;
L_0x183b090 .delay 1 (40,40,40) L_0x183b090/d;
L_0x183b100/d .functor OR 1, L_0x183ae20, L_0x183b090, C4<0>, C4<0>;
L_0x183b100 .delay 1 (40,40,40) L_0x183b100/d;
v0x16d7980_0 .net "AandB", 0 0, L_0x183ae20;  1 drivers
v0x16d7a60_0 .net "BxorSub", 0 0, L_0x183a9b0;  1 drivers
v0x16d7b20_0 .net "a", 0 0, L_0x183d590;  alias, 1 drivers
v0x16d7bf0_0 .net "b", 0 0, L_0x183a1b0;  alias, 1 drivers
v0x16d7cb0_0 .net "carryin", 0 0, L_0x1837e50;  alias, 1 drivers
v0x16d7dc0_0 .net "carryout", 0 0, L_0x183b100;  alias, 1 drivers
v0x16d7e80_0 .net "isSubtract", 0 0, L_0x1840120;  alias, 1 drivers
v0x16d7f20_0 .net "res", 0 0, L_0x183ac20;  alias, 1 drivers
v0x16d7fe0_0 .net "xAorB", 0 0, L_0x183aa70;  1 drivers
v0x16d8130_0 .net "xAorBandCin", 0 0, L_0x183b090;  1 drivers
S_0x16d9810 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x1692d30 .param/l "j" 0 4 207, +C4<00>;
L_0x183c1f0/d .functor AND 1, L_0x183a3f0, L_0x18454a0, C4<1>, C4<1>;
L_0x183c1f0 .delay 1 (40,40,40) L_0x183c1f0/d;
v0x16d9be0_0 .net *"_s1", 0 0, L_0x183a3f0;  1 drivers
S_0x16d9c80 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16d9e90 .param/l "j" 0 4 207, +C4<01>;
L_0x183a530/d .functor AND 1, L_0x183a640, L_0x18454a0, C4<1>, C4<1>;
L_0x183a530 .delay 1 (40,40,40) L_0x183a530/d;
v0x16d9f50_0 .net *"_s1", 0 0, L_0x183a640;  1 drivers
S_0x16da030 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16da240 .param/l "j" 0 4 207, +C4<010>;
L_0x183d630/d .functor AND 1, L_0x183d6f0, L_0x18454a0, C4<1>, C4<1>;
L_0x183d630 .delay 1 (40,40,40) L_0x183d630/d;
v0x16da300_0 .net *"_s1", 0 0, L_0x183d6f0;  1 drivers
S_0x16da3e0 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16da5f0 .param/l "j" 0 4 207, +C4<011>;
L_0x183d790/d .functor AND 1, L_0x183d970, L_0x18454a0, C4<1>, C4<1>;
L_0x183d790 .delay 1 (40,40,40) L_0x183d790/d;
v0x16da6b0_0 .net *"_s1", 0 0, L_0x183d970;  1 drivers
S_0x16da790 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16da9a0 .param/l "j" 0 4 207, +C4<0100>;
L_0x183da60/d .functor AND 1, L_0x183db70, L_0x18454a0, C4<1>, C4<1>;
L_0x183da60 .delay 1 (40,40,40) L_0x183da60/d;
v0x16daa60_0 .net *"_s1", 0 0, L_0x183db70;  1 drivers
S_0x16dab40 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dad50 .param/l "j" 0 4 207, +C4<0101>;
L_0x183e030/d .functor AND 1, L_0x183e0f0, L_0x18454a0, C4<1>, C4<1>;
L_0x183e030 .delay 1 (40,40,40) L_0x183e030/d;
v0x16dae10_0 .net *"_s1", 0 0, L_0x183e0f0;  1 drivers
S_0x16daef0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16db100 .param/l "j" 0 4 207, +C4<0110>;
L_0x183e250/d .functor AND 1, L_0x183e310, L_0x18454a0, C4<1>, C4<1>;
L_0x183e250 .delay 1 (40,40,40) L_0x183e250/d;
v0x16db1c0_0 .net *"_s1", 0 0, L_0x183e310;  1 drivers
S_0x16db2a0 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16db4b0 .param/l "j" 0 4 207, +C4<0111>;
L_0x183d850/d .functor AND 1, L_0x183e580, L_0x18454a0, C4<1>, C4<1>;
L_0x183d850 .delay 1 (40,40,40) L_0x183d850/d;
v0x16db570_0 .net *"_s1", 0 0, L_0x183e580;  1 drivers
S_0x16db650 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16db860 .param/l "j" 0 4 207, +C4<01000>;
L_0x183ee60/d .functor AND 1, L_0x183ef20, L_0x18454a0, C4<1>, C4<1>;
L_0x183ee60 .delay 1 (40,40,40) L_0x183ee60/d;
v0x16db920_0 .net *"_s1", 0 0, L_0x183ef20;  1 drivers
S_0x16dba00 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dbc10 .param/l "j" 0 4 207, +C4<01001>;
L_0x183e6b0/d .functor AND 1, L_0x183e770, L_0x18454a0, C4<1>, C4<1>;
L_0x183e6b0 .delay 1 (40,40,40) L_0x183e6b0/d;
v0x16dbcd0_0 .net *"_s1", 0 0, L_0x183e770;  1 drivers
S_0x16dbdb0 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dbfc0 .param/l "j" 0 4 207, +C4<01010>;
L_0x183e8d0/d .functor AND 1, L_0x183e990, L_0x18454a0, C4<1>, C4<1>;
L_0x183e8d0 .delay 1 (40,40,40) L_0x183e8d0/d;
v0x16dc080_0 .net *"_s1", 0 0, L_0x183e990;  1 drivers
S_0x16dc160 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dc370 .param/l "j" 0 4 207, +C4<01011>;
L_0x183eaf0/d .functor AND 1, L_0x183ebb0, L_0x18454a0, C4<1>, C4<1>;
L_0x183eaf0 .delay 1 (40,40,40) L_0x183eaf0/d;
v0x16dc430_0 .net *"_s1", 0 0, L_0x183ebb0;  1 drivers
S_0x16dc510 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dc720 .param/l "j" 0 4 207, +C4<01100>;
L_0x183f740/d .functor AND 1, L_0x183f7b0, L_0x18454a0, C4<1>, C4<1>;
L_0x183f740 .delay 1 (40,40,40) L_0x183f740/d;
v0x16dc7e0_0 .net *"_s1", 0 0, L_0x183f7b0;  1 drivers
S_0x16dc8c0 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dcad0 .param/l "j" 0 4 207, +C4<01101>;
L_0x183f080/d .functor AND 1, L_0x183f140, L_0x18454a0, C4<1>, C4<1>;
L_0x183f080 .delay 1 (40,40,40) L_0x183f080/d;
v0x16dcb90_0 .net *"_s1", 0 0, L_0x183f140;  1 drivers
S_0x16dcc70 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dce80 .param/l "j" 0 4 207, +C4<01110>;
L_0x183f2a0/d .functor AND 1, L_0x183f360, L_0x18454a0, C4<1>, C4<1>;
L_0x183f2a0 .delay 1 (40,40,40) L_0x183f2a0/d;
v0x16dcf40_0 .net *"_s1", 0 0, L_0x183f360;  1 drivers
S_0x16dd020 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dd230 .param/l "j" 0 4 207, +C4<01111>;
L_0x183e470/d .functor AND 1, L_0x183ed00, L_0x18454a0, C4<1>, C4<1>;
L_0x183e470 .delay 1 (40,40,40) L_0x183e470/d;
v0x16dd2f0_0 .net *"_s1", 0 0, L_0x183ed00;  1 drivers
S_0x16dd3d0 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dd5e0 .param/l "j" 0 4 207, +C4<010000>;
L_0x18401b0/d .functor AND 1, L_0x1840270, L_0x18454a0, C4<1>, C4<1>;
L_0x18401b0 .delay 1 (40,40,40) L_0x18401b0/d;
v0x16dd6a0_0 .net *"_s1", 0 0, L_0x1840270;  1 drivers
S_0x16dd780 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dd990 .param/l "j" 0 4 207, +C4<010001>;
L_0x183f910/d .functor AND 1, L_0x183f9d0, L_0x18454a0, C4<1>, C4<1>;
L_0x183f910 .delay 1 (40,40,40) L_0x183f910/d;
v0x16dda50_0 .net *"_s1", 0 0, L_0x183f9d0;  1 drivers
S_0x16ddb30 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16ddd40 .param/l "j" 0 4 207, +C4<010010>;
L_0x183fb30/d .functor AND 1, L_0x183fbf0, L_0x18454a0, C4<1>, C4<1>;
L_0x183fb30 .delay 1 (40,40,40) L_0x183fb30/d;
v0x16dde00_0 .net *"_s1", 0 0, L_0x183fbf0;  1 drivers
S_0x16ddee0 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16de0f0 .param/l "j" 0 4 207, +C4<010011>;
L_0x183fd50/d .functor AND 1, L_0x183fe10, L_0x18454a0, C4<1>, C4<1>;
L_0x183fd50 .delay 1 (40,40,40) L_0x183fd50/d;
v0x16de1b0_0 .net *"_s1", 0 0, L_0x183fe10;  1 drivers
S_0x16de290 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16de4a0 .param/l "j" 0 4 207, +C4<010100>;
L_0x1840a80/d .functor AND 1, L_0x1840b40, L_0x18454a0, C4<1>, C4<1>;
L_0x1840a80 .delay 1 (40,40,40) L_0x1840a80/d;
v0x16de560_0 .net *"_s1", 0 0, L_0x1840b40;  1 drivers
S_0x16de640 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16de850 .param/l "j" 0 4 207, +C4<010101>;
L_0x18403d0/d .functor AND 1, L_0x1840490, L_0x18454a0, C4<1>, C4<1>;
L_0x18403d0 .delay 1 (40,40,40) L_0x18403d0/d;
v0x16de910_0 .net *"_s1", 0 0, L_0x1840490;  1 drivers
S_0x16de9f0 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dec00 .param/l "j" 0 4 207, +C4<010110>;
L_0x18405f0/d .functor AND 1, L_0x18406b0, L_0x18454a0, C4<1>, C4<1>;
L_0x18405f0 .delay 1 (40,40,40) L_0x18405f0/d;
v0x16decc0_0 .net *"_s1", 0 0, L_0x18406b0;  1 drivers
S_0x16deda0 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16defb0 .param/l "j" 0 4 207, +C4<010111>;
L_0x1840810/d .functor AND 1, L_0x18408d0, L_0x18454a0, C4<1>, C4<1>;
L_0x1840810 .delay 1 (40,40,40) L_0x1840810/d;
v0x16df070_0 .net *"_s1", 0 0, L_0x18408d0;  1 drivers
S_0x16df150 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16df360 .param/l "j" 0 4 207, +C4<011000>;
L_0x1840970/d .functor AND 1, L_0x18413c0, L_0x18454a0, C4<1>, C4<1>;
L_0x1840970 .delay 1 (40,40,40) L_0x1840970/d;
v0x16df420_0 .net *"_s1", 0 0, L_0x18413c0;  1 drivers
S_0x16df500 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16df710 .param/l "j" 0 4 207, +C4<011001>;
L_0x1840ca0/d .functor AND 1, L_0x1840d60, L_0x18454a0, C4<1>, C4<1>;
L_0x1840ca0 .delay 1 (40,40,40) L_0x1840ca0/d;
v0x16df7d0_0 .net *"_s1", 0 0, L_0x1840d60;  1 drivers
S_0x16df8b0 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dfac0 .param/l "j" 0 4 207, +C4<011010>;
L_0x1840ec0/d .functor AND 1, L_0x1840f80, L_0x18454a0, C4<1>, C4<1>;
L_0x1840ec0 .delay 1 (40,40,40) L_0x1840ec0/d;
v0x16dfb80_0 .net *"_s1", 0 0, L_0x1840f80;  1 drivers
S_0x16dfc60 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16dfe70 .param/l "j" 0 4 207, +C4<011011>;
L_0x18410e0/d .functor AND 1, L_0x18411a0, L_0x18454a0, C4<1>, C4<1>;
L_0x18410e0 .delay 1 (40,40,40) L_0x18410e0/d;
v0x16dff30_0 .net *"_s1", 0 0, L_0x18411a0;  1 drivers
S_0x16e0010 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16e0220 .param/l "j" 0 4 207, +C4<011100>;
L_0x1841240/d .functor AND 1, L_0x1841c60, L_0x18454a0, C4<1>, C4<1>;
L_0x1841240 .delay 1 (40,40,40) L_0x1841240/d;
v0x16e02e0_0 .net *"_s1", 0 0, L_0x1841c60;  1 drivers
S_0x16e03c0 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16e05d0 .param/l "j" 0 4 207, +C4<011101>;
L_0x1841520/d .functor AND 1, L_0x18415e0, L_0x18454a0, C4<1>, C4<1>;
L_0x1841520 .delay 1 (40,40,40) L_0x1841520/d;
v0x16e0690_0 .net *"_s1", 0 0, L_0x18415e0;  1 drivers
S_0x16e0770 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16e0980 .param/l "j" 0 4 207, +C4<011110>;
L_0x1841740/d .functor AND 1, L_0x1841800, L_0x18454a0, C4<1>, C4<1>;
L_0x1841740 .delay 1 (40,40,40) L_0x1841740/d;
v0x16e0a40_0 .net *"_s1", 0 0, L_0x1841800;  1 drivers
S_0x16e0b20 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x166bb80;
 .timescale 0 0;
P_0x16e0d30 .param/l "j" 0 4 207, +C4<011111>;
L_0x1842fe0/d .functor AND 1, L_0x183ffc0, L_0x18454a0, C4<1>, C4<1>;
L_0x1842fe0 .delay 1 (40,40,40) L_0x1842fe0/d;
v0x16e0df0_0 .net *"_s1", 0 0, L_0x183ffc0;  1 drivers
S_0x16e0ed0 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x166bb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x18435a0/d .functor XOR 1, L_0x1843d40, L_0x1840120, C4<0>, C4<0>;
L_0x18435a0 .delay 1 (40,40,40) L_0x18435a0/d;
L_0x1843660/d .functor NOT 1, L_0x1844b30, C4<0>, C4<0>, C4<0>;
L_0x1843660 .delay 1 (10,10,10) L_0x1843660/d;
L_0x18437c0/d .functor NOT 1, L_0x18435a0, C4<0>, C4<0>, C4<0>;
L_0x18437c0 .delay 1 (10,10,10) L_0x18437c0/d;
L_0x18438d0/d .functor NOT 1, L_0x1843e30, C4<0>, C4<0>, C4<0>;
L_0x18438d0 .delay 1 (10,10,10) L_0x18438d0/d;
L_0x1843a30/d .functor AND 1, L_0x1844b30, L_0x18435a0, C4<1>, C4<1>;
L_0x1843a30 .delay 1 (40,40,40) L_0x1843a30/d;
L_0x1844480/d .functor AND 1, L_0x1843660, L_0x18437c0, C4<1>, C4<1>;
L_0x1844480 .delay 1 (40,40,40) L_0x1844480/d;
L_0x1844590/d .functor AND 1, L_0x1843a30, L_0x18438d0, C4<1>, C4<1>;
L_0x1844590 .delay 1 (40,40,40) L_0x1844590/d;
L_0x1844740/d .functor AND 1, L_0x1844480, L_0x1843e30, C4<1>, C4<1>;
L_0x1844740 .delay 1 (40,40,40) L_0x1844740/d;
L_0x1844940/d .functor OR 1, L_0x1844590, L_0x1844740, C4<0>, C4<0>;
L_0x1844940 .delay 1 (40,40,40) L_0x1844940/d;
v0x16d9a50_0 .net "BxorSub", 0 0, L_0x18435a0;  1 drivers
v0x16d9b30_0 .net "a", 0 0, L_0x1844b30;  1 drivers
v0x16e14d0_0 .net "aAndB", 0 0, L_0x1843a30;  1 drivers
v0x16e15a0_0 .net "b", 0 0, L_0x1843d40;  1 drivers
v0x16e1660_0 .net "negToPos", 0 0, L_0x1844590;  1 drivers
v0x16e1770_0 .net "notA", 0 0, L_0x1843660;  1 drivers
v0x16e1830_0 .net "notB", 0 0, L_0x18437c0;  1 drivers
v0x16e18f0_0 .net "notS", 0 0, L_0x18438d0;  1 drivers
v0x16e19b0_0 .net "notaAndNotb", 0 0, L_0x1844480;  1 drivers
v0x16e1b00_0 .net "overflow", 0 0, L_0x1844940;  alias, 1 drivers
v0x16e1bc0_0 .net "posToNeg", 0 0, L_0x1844740;  1 drivers
v0x16e1c80_0 .net "s", 0 0, L_0x1843e30;  1 drivers
v0x16e1d40_0 .net "sub", 0 0, L_0x1840120;  alias, 1 drivers
S_0x1693a00 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x166bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x1844ff0/0/0 .functor OR 1, L_0x1845360, L_0x1845250, L_0x18461b0, L_0x1846250;
L_0x1844ff0/0/4 .functor OR 1, L_0x1846340, L_0x1846430, L_0x1846520, L_0x1846610;
L_0x1844ff0/0/8 .functor OR 1, L_0x1846750, L_0x1846840, L_0x1846100, L_0x1846b40;
L_0x1844ff0/0/12 .functor OR 1, L_0x1846ca0, L_0x1846d90, L_0x1846f00, L_0x1846ff0;
L_0x1844ff0/0/16 .functor OR 1, L_0x1847170, L_0x1847260, L_0x18473f0, L_0x1847490;
L_0x1844ff0/0/20 .functor OR 1, L_0x1847350, L_0x1847680, L_0x1847580, L_0x1847880;
L_0x1844ff0/0/24 .functor OR 1, L_0x1847770, L_0x1847a90, L_0x1847970, L_0x1846a10;
L_0x1844ff0/0/28 .functor OR 1, L_0x1846930, L_0x1848080, L_0x1847f90, L_0x1848220;
L_0x1844ff0/1/0 .functor OR 1, L_0x1844ff0/0/0, L_0x1844ff0/0/4, L_0x1844ff0/0/8, L_0x1844ff0/0/12;
L_0x1844ff0/1/4 .functor OR 1, L_0x1844ff0/0/16, L_0x1844ff0/0/20, L_0x1844ff0/0/24, L_0x1844ff0/0/28;
L_0x1844ff0/d .functor NOR 1, L_0x1844ff0/1/0, L_0x1844ff0/1/4, C4<0>, C4<0>;
L_0x1844ff0 .delay 1 (320,320,320) L_0x1844ff0/d;
v0x1693bf0_0 .net *"_s10", 0 0, L_0x1846340;  1 drivers
v0x1693cf0_0 .net *"_s12", 0 0, L_0x1846430;  1 drivers
v0x16e2610_0 .net *"_s14", 0 0, L_0x1846520;  1 drivers
v0x16e2700_0 .net *"_s16", 0 0, L_0x1846610;  1 drivers
v0x16e27e0_0 .net *"_s18", 0 0, L_0x1846750;  1 drivers
v0x16e2910_0 .net *"_s2", 0 0, L_0x1845360;  1 drivers
v0x16e29f0_0 .net *"_s20", 0 0, L_0x1846840;  1 drivers
v0x16e2ad0_0 .net *"_s22", 0 0, L_0x1846100;  1 drivers
v0x16e2bb0_0 .net *"_s24", 0 0, L_0x1846b40;  1 drivers
v0x16e2d20_0 .net *"_s26", 0 0, L_0x1846ca0;  1 drivers
v0x16e2e00_0 .net *"_s28", 0 0, L_0x1846d90;  1 drivers
v0x16e2ee0_0 .net *"_s30", 0 0, L_0x1846f00;  1 drivers
v0x16e2fc0_0 .net *"_s32", 0 0, L_0x1846ff0;  1 drivers
v0x16e30a0_0 .net *"_s34", 0 0, L_0x1847170;  1 drivers
v0x16e3180_0 .net *"_s36", 0 0, L_0x1847260;  1 drivers
v0x16e3260_0 .net *"_s38", 0 0, L_0x18473f0;  1 drivers
v0x16e3340_0 .net *"_s4", 0 0, L_0x1845250;  1 drivers
v0x16e34f0_0 .net *"_s40", 0 0, L_0x1847490;  1 drivers
v0x16e3590_0 .net *"_s42", 0 0, L_0x1847350;  1 drivers
v0x16e3670_0 .net *"_s44", 0 0, L_0x1847680;  1 drivers
v0x16e3750_0 .net *"_s46", 0 0, L_0x1847580;  1 drivers
v0x16e3830_0 .net *"_s48", 0 0, L_0x1847880;  1 drivers
v0x16e3910_0 .net *"_s50", 0 0, L_0x1847770;  1 drivers
v0x16e39f0_0 .net *"_s52", 0 0, L_0x1847a90;  1 drivers
v0x16e3ad0_0 .net *"_s54", 0 0, L_0x1847970;  1 drivers
v0x16e3bb0_0 .net *"_s56", 0 0, L_0x1846a10;  1 drivers
v0x16e3c90_0 .net *"_s58", 0 0, L_0x1846930;  1 drivers
v0x16e3d70_0 .net *"_s6", 0 0, L_0x18461b0;  1 drivers
v0x16e3e50_0 .net *"_s60", 0 0, L_0x1848080;  1 drivers
v0x16e3f30_0 .net *"_s62", 0 0, L_0x1847f90;  1 drivers
v0x16e3ff0_0 .net *"_s64", 0 0, L_0x1848220;  1 drivers
v0x16e4090_0 .net *"_s8", 0 0, L_0x1846250;  1 drivers
v0x16e4170_0 .net8 "bitt", 31 0, RS_0x7f5687f9fe68;  alias, 2 drivers
v0x16e3420_0 .net "out", 0 0, L_0x1844ff0;  alias, 1 drivers
L_0x1845360 .part RS_0x7f5687f9fe68, 0, 1;
L_0x1845250 .part RS_0x7f5687f9fe68, 1, 1;
L_0x18461b0 .part RS_0x7f5687f9fe68, 2, 1;
L_0x1846250 .part RS_0x7f5687f9fe68, 3, 1;
L_0x1846340 .part RS_0x7f5687f9fe68, 4, 1;
L_0x1846430 .part RS_0x7f5687f9fe68, 5, 1;
L_0x1846520 .part RS_0x7f5687f9fe68, 6, 1;
L_0x1846610 .part RS_0x7f5687f9fe68, 7, 1;
L_0x1846750 .part RS_0x7f5687f9fe68, 8, 1;
L_0x1846840 .part RS_0x7f5687f9fe68, 9, 1;
L_0x1846100 .part RS_0x7f5687f9fe68, 10, 1;
L_0x1846b40 .part RS_0x7f5687f9fe68, 11, 1;
L_0x1846ca0 .part RS_0x7f5687f9fe68, 12, 1;
L_0x1846d90 .part RS_0x7f5687f9fe68, 13, 1;
L_0x1846f00 .part RS_0x7f5687f9fe68, 14, 1;
L_0x1846ff0 .part RS_0x7f5687f9fe68, 15, 1;
L_0x1847170 .part RS_0x7f5687f9fe68, 16, 1;
L_0x1847260 .part RS_0x7f5687f9fe68, 17, 1;
L_0x18473f0 .part RS_0x7f5687f9fe68, 18, 1;
L_0x1847490 .part RS_0x7f5687f9fe68, 19, 1;
L_0x1847350 .part RS_0x7f5687f9fe68, 20, 1;
L_0x1847680 .part RS_0x7f5687f9fe68, 21, 1;
L_0x1847580 .part RS_0x7f5687f9fe68, 22, 1;
L_0x1847880 .part RS_0x7f5687f9fe68, 23, 1;
L_0x1847770 .part RS_0x7f5687f9fe68, 24, 1;
L_0x1847a90 .part RS_0x7f5687f9fe68, 25, 1;
L_0x1847970 .part RS_0x7f5687f9fe68, 26, 1;
L_0x1846a10 .part RS_0x7f5687f9fe68, 27, 1;
L_0x1846930 .part RS_0x7f5687f9fe68, 28, 1;
L_0x1848080 .part RS_0x7f5687f9fe68, 29, 1;
L_0x1847f90 .part RS_0x7f5687f9fe68, 30, 1;
L_0x1848220 .part RS_0x7f5687f9fe68, 31, 1;
S_0x16e7970 .scope module, "datamem" "datamemory" 3 151, 5 8 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 32 "dataIn"
P_0x16e7af0 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x16e7b30 .param/l "depth" 0 5 11, +C4<00000000000000000000000000100000>;
P_0x16e7b70 .param/l "width" 0 5 12, +C4<00000000000000000000000000100000>;
v0x16e7e10_0 .net8 "address", 31 0, RS_0x7f5687f9fe68;  alias, 2 drivers
v0x16e7f40_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16e8000_0 .net "dataIn", 31 0, L_0x17e7ac0;  alias, 1 drivers
v0x16e80c0_0 .var "dataOut", 31 0;
v0x16e81a0 .array "memory", 0 31, 31 0;
v0x16e82b0_0 .net "writeEnable", 0 0, v0x16eaae0_0;  alias, 1 drivers
E_0x16e7ce0 .event posedge, v0x16e7f40_0;
S_0x16e8410 .scope module, "decoder" "instructiondecoder" 3 39, 6 1 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /OUTPUT 32 "INSTRUCT"
    .port_info 9 /INPUT 32 "readAddress"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 1 "Clk"
    .port_info 12 /INPUT 32 "DataIn"
L_0x170ee10 .functor BUFZ 32, L_0x170e630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x16e91c0_0 .net "Clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16e92d0_0 .net "DataIn", 31 0, o0x7f5687fa0c48;  alias, 0 drivers
v0x16e9390_0 .net "FUNCT", 5 0, L_0x170ed70;  alias, 1 drivers
v0x16e9430_0 .net "IMM16", 15 0, L_0x170ea80;  alias, 1 drivers
v0x16e9510_0 .net "INSTRUCT", 31 0, L_0x170ee10;  alias, 1 drivers
v0x16e9640_0 .net "OP", 5 0, L_0x170e6c0;  alias, 1 drivers
v0x16e9720_0 .net "RD", 4 0, L_0x170e9e0;  alias, 1 drivers
v0x16e9800_0 .net "RS", 4 0, L_0x170e8b0;  alias, 1 drivers
v0x16e98e0_0 .net "RT", 4 0, L_0x170e780;  alias, 1 drivers
v0x16e9a50_0 .net "RegWrite", 0 0, v0x16ead80_0;  alias, 1 drivers
v0x16e9af0_0 .net "SHAMT", 4 0, L_0x170ecd0;  alias, 1 drivers
v0x16e9bb0_0 .net "TA", 25 0, L_0x170eb20;  alias, 1 drivers
v0x16e9c90_0 .net "instructions", 31 0, L_0x170e630;  1 drivers
v0x16e9d80_0 .net "readAddress", 31 0, v0x16ef690_0;  alias, 1 drivers
L_0x170e6c0 .part L_0x170e630, 26, 6;
L_0x170e780 .part L_0x170e630, 16, 5;
L_0x170e8b0 .part L_0x170e630, 21, 5;
L_0x170e9e0 .part L_0x170e630, 11, 5;
L_0x170ea80 .part L_0x170e630, 0, 16;
L_0x170eb20 .part L_0x170e630, 0, 26;
L_0x170ecd0 .part L_0x170e630, 6, 5;
L_0x170ed70 .part L_0x170e630, 0, 6;
S_0x16e87e0 .scope module, "instructionMem" "memory" 6 20, 6 33 0, S_0x16e8410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x170e630 .functor BUFZ 32, L_0x170e570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x16e8a50_0 .net "Addr", 31 0, v0x16ef690_0;  alias, 1 drivers
v0x16e8b30_0 .net "DataIn", 31 0, o0x7f5687fa0c48;  alias, 0 drivers
v0x16e8bf0_0 .net "DataOut", 31 0, L_0x170e630;  alias, 1 drivers
v0x16e8ce0_0 .net *"_s0", 31 0, L_0x170e570;  1 drivers
v0x16e8dc0_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16e8eb0_0 .var "index", 31 0;
v0x16e8f70 .array "mem", 0 2048, 31 0;
v0x16e9030_0 .net "regWE", 0 0, v0x16ead80_0;  alias, 1 drivers
L_0x170e570 .array/port v0x16e8f70, v0x16ef690_0;
S_0x16ea030 .scope module, "lut" "instructionLUT" 3 53, 7 19 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x16ea440_0 .var "ALUctrl", 2 0;
v0x16ea550_0 .var "ALUsrc", 0 0;
v0x16ea5f0_0 .net "FUNCT", 5 0, L_0x170ed70;  alias, 1 drivers
v0x16ea6f0_0 .var "IsBranch", 0 0;
v0x16ea790_0 .var "IsJAL", 0 0;
v0x16ea8a0_0 .var "IsJR", 0 0;
v0x16ea960_0 .var "IsJump", 0 0;
v0x16eaa20_0 .var "MemToReg", 0 0;
v0x16eaae0_0 .var "MemWr", 0 0;
v0x16eac10_0 .net "OP", 5 0, L_0x170e6c0;  alias, 1 drivers
v0x16eace0_0 .var "RegDst", 0 0;
v0x16ead80_0 .var "RegWr", 0 0;
v0x16eae20_0 .net "overflow", 0 0, L_0x1844940;  alias, 1 drivers
v0x16eaf10_0 .net "zero", 0 0, L_0x1844ff0;  alias, 1 drivers
E_0x16ea3e0 .event edge, v0x16e1b00_0, v0x16e3420_0, v0x16e9390_0, v0x16e9640_0;
S_0x16eb240 .scope module, "muxalusrc" "mux2" 3 146, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x16eb410 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x16eb4b0_0 .net "in0", 31 0, L_0x17e7ac0;  alias, 1 drivers
v0x16eb550_0 .net "in1", 31 0, L_0x1848550;  alias, 1 drivers
v0x16eb610_0 .net "out", 31 0, L_0x1848900;  alias, 1 drivers
v0x16eb6e0_0 .net "sel", 0 0, v0x16ea550_0;  alias, 1 drivers
L_0x1848900 .functor MUXZ 32, L_0x17e7ac0, L_0x1848550, v0x16ea550_0, C4<>;
S_0x16eb820 .scope module, "muxisbranch" "mux2" 3 97, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x16eb9f0 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x16ebb30_0 .net8 "in0", 31 0, RS_0x7f5687fdd198;  alias, 2 drivers
v0x16ebc10_0 .net8 "in1", 31 0, RS_0x7f5687fdc778;  alias, 2 drivers
v0x16ebd20_0 .net "out", 31 0, L_0x17e1d00;  alias, 1 drivers
v0x16ebde0_0 .net "sel", 0 0, v0x16ea6f0_0;  alias, 1 drivers
L_0x17e1d00 .functor MUXZ 32, RS_0x7f5687fdd198, RS_0x7f5687fdc778, v0x16ea6f0_0, C4<>;
S_0x16ebf40 .scope module, "muxisjaldin" "mux2" 3 122, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x16e85e0 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x16ec290_0 .net "in0", 31 0, L_0x18489a0;  alias, 1 drivers
v0x16ec390_0 .net8 "in1", 31 0, RS_0x7f5687fdd198;  alias, 2 drivers
v0x16ec4e0_0 .net "out", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16ec5d0_0 .net "sel", 0 0, v0x16ea790_0;  alias, 1 drivers
L_0x17e25e0 .functor MUXZ 32, L_0x18489a0, RS_0x7f5687fdd198, v0x16ea790_0, C4<>;
S_0x16ec730 .scope module, "muxisjr" "mux2" 3 107, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x16ec8b0 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x16ec9f0_0 .net "in0", 31 0, L_0x17e2000;  alias, 1 drivers
v0x16ecaf0_0 .net "in1", 31 0, L_0x17e6770;  alias, 1 drivers
v0x16ecbe0_0 .net "out", 31 0, L_0x17e2130;  alias, 1 drivers
v0x16eccb0_0 .net "sel", 0 0, v0x16ea8a0_0;  alias, 1 drivers
L_0x17e2130 .functor MUXZ 32, L_0x17e2000, L_0x17e6770, v0x16ea8a0_0, C4<>;
S_0x16ece10 .scope module, "muxisjump" "mux2" 3 102, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x16ecfe0 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x16ed120_0 .net "in0", 31 0, L_0x17e1d00;  alias, 1 drivers
v0x16ed230_0 .net "in1", 31 0, L_0x17809f0;  alias, 1 drivers
v0x16ed300_0 .net "out", 31 0, L_0x17e2000;  alias, 1 drivers
v0x16ed400_0 .net "sel", 0 0, v0x16ea960_0;  alias, 1 drivers
L_0x17e2000 .functor MUXZ 32, L_0x17e1d00, L_0x17809f0, v0x16ea960_0, C4<>;
S_0x16ed520 .scope module, "muxixjalaw" "mux2" 3 117, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x16ed6f0 .param/l "W" 0 8 22, +C4<00000000000000000000000000000101>;
v0x16ed830_0 .net "in0", 4 0, L_0x17e2260;  alias, 1 drivers
L_0x7f5687f511c8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x16ed930_0 .net "in1", 4 0, L_0x7f5687f511c8;  1 drivers
v0x16eda10_0 .net "out", 4 0, L_0x17e2390;  alias, 1 drivers
v0x16edb00_0 .net "sel", 0 0, v0x16ea790_0;  alias, 1 drivers
L_0x17e2390 .functor MUXZ 5, L_0x17e2260, L_0x7f5687f511c8, v0x16ea790_0, C4<>;
S_0x16edc70 .scope module, "muxmem2reg" "mux2" 3 157, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x16ede40 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x16edf80_0 .net8 "in0", 31 0, RS_0x7f5687f9fe68;  alias, 2 drivers
v0x16ee060_0 .net "in1", 31 0, v0x16e80c0_0;  alias, 1 drivers
v0x16ee150_0 .net "out", 31 0, L_0x18489a0;  alias, 1 drivers
v0x16ee250_0 .net "sel", 0 0, v0x16eaa20_0;  alias, 1 drivers
L_0x18489a0 .functor MUXZ 32, RS_0x7f5687f9fe68, v0x16e80c0_0, v0x16eaa20_0, C4<>;
S_0x16ee370 .scope module, "muxregdst" "mux2" 3 112, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x16ee540 .param/l "W" 0 8 22, +C4<00000000000000000000000000000101>;
v0x16ee680_0 .net "in0", 4 0, L_0x170e780;  alias, 1 drivers
v0x16ee790_0 .net "in1", 4 0, L_0x170e9e0;  alias, 1 drivers
v0x16ee860_0 .net "out", 4 0, L_0x17e2260;  alias, 1 drivers
v0x16ee960_0 .net "sel", 0 0, v0x16eace0_0;  alias, 1 drivers
L_0x17e2260 .functor MUXZ 5, L_0x170e780, L_0x170e9e0, v0x16eace0_0, C4<>;
S_0x16eea80 .scope module, "muxshift2" "mux2" 3 84, 8 22 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x16eec50 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x16eed90_0 .net "in0", 31 0, L_0x1780380;  alias, 1 drivers
v0x16eee90_0 .net "in1", 31 0, L_0x1780870;  alias, 1 drivers
v0x16eef70_0 .net "out", 31 0, L_0x17809f0;  alias, 1 drivers
v0x16ef090_0 .net "sel", 0 0, v0x16ea6f0_0;  alias, 1 drivers
L_0x17809f0 .functor MUXZ 32, L_0x1780380, L_0x1780870, v0x16ea6f0_0, C4<>;
S_0x16ef200 .scope module, "pccounter" "dff" 3 68, 8 7 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x16ef3d0 .param/l "W" 0 8 7, +C4<00000000000000000000000000100000>;
v0x16ef4e0_0 .net "d", 31 0, L_0x17e2130;  alias, 1 drivers
L_0x7f5687f51018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x16ef5f0_0 .net "enable", 0 0, L_0x7f5687f51018;  1 drivers
v0x16ef690_0 .var "q", 31 0;
v0x16ef760_0 .net "trigger", 0 0, v0x170e370_0;  alias, 1 drivers
S_0x16ef8b0 .scope module, "register" "regfile" 3 127, 9 12 0, S_0x15db1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x170a7e0_0 .net "Clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x170a880_0 .net "DecoderOutput", 31 0, L_0x17e3220;  1 drivers
v0x170a920_0 .net "ReadData1", 31 0, L_0x17e6770;  alias, 1 drivers
v0x170a9c0_0 .net "ReadData2", 31 0, L_0x17e7ac0;  alias, 1 drivers
v0x170aa60_0 .net "ReadRegister1", 4 0, L_0x170e8b0;  alias, 1 drivers
v0x170ab50_0 .net "ReadRegister2", 4 0, L_0x170e780;  alias, 1 drivers
v0x170abf0_0 .net "RegWrite", 0 0, v0x16ead80_0;  alias, 1 drivers
v0x170ac90 .array "RegisterOutput", 0 31;
v0x170ac90_0 .net v0x170ac90 0, 31 0, v0x170a610_0; 1 drivers
v0x170ac90_1 .net v0x170ac90 1, 31 0, v0x16f0b60_0; 1 drivers
v0x170ac90_2 .net v0x170ac90 2, 31 0, v0x16f1530_0; 1 drivers
v0x170ac90_3 .net v0x170ac90 3, 31 0, v0x16f1ea0_0; 1 drivers
v0x170ac90_4 .net v0x170ac90 4, 31 0, v0x16f2910_0; 1 drivers
v0x170ac90_5 .net v0x170ac90 5, 31 0, v0x16f3370_0; 1 drivers
v0x170ac90_6 .net v0x170ac90 6, 31 0, v0x16f3cc0_0; 1 drivers
v0x170ac90_7 .net v0x170ac90 7, 31 0, v0x16f4680_0; 1 drivers
v0x170ac90_8 .net v0x170ac90 8, 31 0, v0x16f5190_0; 1 drivers
v0x170ac90_9 .net v0x170ac90 9, 31 0, v0x16f5ac0_0; 1 drivers
v0x170ac90_10 .net v0x170ac90 10, 31 0, v0x16f6480_0; 1 drivers
v0x170ac90_11 .net v0x170ac90 11, 31 0, v0x16f6e40_0; 1 drivers
v0x170ac90_12 .net v0x170ac90 12, 31 0, v0x16f7800_0; 1 drivers
v0x170ac90_13 .net v0x170ac90 13, 31 0, v0x16f8310_0; 1 drivers
v0x170ac90_14 .net v0x170ac90 14, 31 0, v0x16f8c80_0; 1 drivers
v0x170ac90_15 .net v0x170ac90 15, 31 0, v0x16f9640_0; 1 drivers
v0x170ac90_16 .net v0x170ac90 16, 31 0, v0x16f5080_0; 1 drivers
v0x170ac90_17 .net v0x170ac90 17, 31 0, v0x16fab40_0; 1 drivers
v0x170ac90_18 .net v0x170ac90 18, 31 0, v0x16fb500_0; 1 drivers
v0x170ac90_19 .net v0x170ac90 19, 31 0, v0x16fbec0_0; 1 drivers
v0x170ac90_20 .net v0x170ac90 20, 31 0, v0x16fc880_0; 1 drivers
v0x170ac90_21 .net v0x170ac90 21, 31 0, v0x16fd240_0; 1 drivers
v0x170ac90_22 .net v0x170ac90 22, 31 0, v0x16fdc00_0; 1 drivers
v0x170ac90_23 .net v0x170ac90 23, 31 0, v0x16fe5c0_0; 1 drivers
v0x170ac90_24 .net v0x170ac90 24, 31 0, v0x16fef80_0; 1 drivers
v0x170ac90_25 .net v0x170ac90 25, 31 0, v0x16ff940_0; 1 drivers
v0x170ac90_26 .net v0x170ac90 26, 31 0, v0x1700300_0; 1 drivers
v0x170ac90_27 .net v0x170ac90 27, 31 0, v0x1700cc0_0; 1 drivers
v0x170ac90_28 .net v0x170ac90 28, 31 0, v0x1701680_0; 1 drivers
v0x170ac90_29 .net v0x170ac90 29, 31 0, v0x16f81c0_0; 1 drivers
v0x170ac90_30 .net v0x170ac90 30, 31 0, v0x1702c10_0; 1 drivers
v0x170ac90_31 .net v0x170ac90 31, 31 0, v0x17035d0_0; 1 drivers
v0x170ae40_0 .net "WriteData", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fa080_0 .net "WriteRegister", 4 0, L_0x17e2390;  alias, 1 drivers
L_0x17e2680 .part L_0x17e3220, 1, 1;
L_0x17e2720 .part L_0x17e3220, 2, 1;
L_0x17e27c0 .part L_0x17e3220, 3, 1;
L_0x17e28f0 .part L_0x17e3220, 4, 1;
L_0x17e2990 .part L_0x17e3220, 5, 1;
L_0x17e2a30 .part L_0x17e3220, 6, 1;
L_0x17e2ad0 .part L_0x17e3220, 7, 1;
L_0x17e2c80 .part L_0x17e3220, 8, 1;
L_0x17e2d20 .part L_0x17e3220, 9, 1;
L_0x17e2dc0 .part L_0x17e3220, 10, 1;
L_0x17e2e60 .part L_0x17e3220, 11, 1;
L_0x17e2f00 .part L_0x17e3220, 12, 1;
L_0x17e2fa0 .part L_0x17e3220, 13, 1;
L_0x17e3040 .part L_0x17e3220, 14, 1;
L_0x17e30e0 .part L_0x17e3220, 15, 1;
L_0x17e2b70 .part L_0x17e3220, 16, 1;
L_0x17e3390 .part L_0x17e3220, 17, 1;
L_0x17e3430 .part L_0x17e3220, 18, 1;
L_0x17e3570 .part L_0x17e3220, 19, 1;
L_0x17e3610 .part L_0x17e3220, 20, 1;
L_0x17e34d0 .part L_0x17e3220, 21, 1;
L_0x17e3760 .part L_0x17e3220, 22, 1;
L_0x17e36b0 .part L_0x17e3220, 23, 1;
L_0x17e38c0 .part L_0x17e3220, 24, 1;
L_0x17e3800 .part L_0x17e3220, 25, 1;
L_0x17e3a30 .part L_0x17e3220, 26, 1;
L_0x17e3960 .part L_0x17e3220, 27, 1;
L_0x17e3bb0 .part L_0x17e3220, 28, 1;
L_0x17e3ad0 .part L_0x17e3220, 29, 1;
L_0x17e3d40 .part L_0x17e3220, 30, 1;
L_0x17e3c50 .part L_0x17e3220, 31, 1;
S_0x16efc60 .scope module, "decoder" "decoder1to32" 9 27, 8 36 0, S_0x16ef8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x16efe80_0 .net *"_s0", 31 0, L_0x17e3180;  1 drivers
L_0x7f5687f51210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16eff80_0 .net *"_s3", 30 0, L_0x7f5687f51210;  1 drivers
v0x16f0060_0 .net "address", 4 0, L_0x17e2390;  alias, 1 drivers
v0x16f0130_0 .net "enable", 0 0, v0x16ead80_0;  alias, 1 drivers
v0x16f01d0_0 .net "out", 31 0, L_0x17e3220;  alias, 1 drivers
L_0x17e3180 .concat [ 1 31 0 0], v0x16ead80_0, L_0x7f5687f51210;
L_0x17e3220 .shift/l 32, L_0x17e3180, L_0x17e2390;
S_0x16f0360 .scope generate, "genblk1[1]" "genblk1[1]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f0550 .param/l "i" 0 9 31, +C4<01>;
S_0x16f0610 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f0360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f07e0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f0920_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f0a70_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f0b60_0 .var "q", 31 0;
v0x16f0c30_0 .net "wrenable", 0 0, L_0x17e2680;  1 drivers
S_0x16f0da0 .scope generate, "genblk1[2]" "genblk1[2]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f0f60 .param/l "i" 0 9 31, +C4<010>;
S_0x16f1000 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f11d0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f13a0_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f1440_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f1530_0 .var "q", 31 0;
v0x16f15d0_0 .net "wrenable", 0 0, L_0x17e2720;  1 drivers
S_0x16f1740 .scope generate, "genblk1[3]" "genblk1[3]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f1950 .param/l "i" 0 9 31, +C4<011>;
S_0x16f1a10 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f1740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f1be0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f1d20_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f1de0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f1ea0_0 .var "q", 31 0;
v0x16f1f90_0 .net "wrenable", 0 0, L_0x17e27c0;  1 drivers
S_0x16f2100 .scope generate, "genblk1[4]" "genblk1[4]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f2360 .param/l "i" 0 9 31, +C4<0100>;
S_0x16f2420 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f2100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f25f0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f2700_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f27c0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f2910_0 .var "q", 31 0;
v0x16f2a00_0 .net "wrenable", 0 0, L_0x17e28f0;  1 drivers
S_0x16f2b70 .scope generate, "genblk1[5]" "genblk1[5]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f2d30 .param/l "i" 0 9 31, +C4<0101>;
S_0x16f2df0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f2b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f2fc0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f3100_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f32d0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f3370_0 .var "q", 31 0;
v0x16f3410_0 .net "wrenable", 0 0, L_0x17e2990;  1 drivers
S_0x16f3560 .scope generate, "genblk1[6]" "genblk1[6]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f3770 .param/l "i" 0 9 31, +C4<0110>;
S_0x16f3830 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f3560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f3a00 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f3b40_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f3c00_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f3cc0_0 .var "q", 31 0;
v0x16f3db0_0 .net "wrenable", 0 0, L_0x17e2a30;  1 drivers
S_0x16f3f20 .scope generate, "genblk1[7]" "genblk1[7]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f4130 .param/l "i" 0 9 31, +C4<0111>;
S_0x16f41f0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f3f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f43c0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f4500_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f45c0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f4680_0 .var "q", 31 0;
v0x16f4770_0 .net "wrenable", 0 0, L_0x17e2ad0;  1 drivers
S_0x16f48e0 .scope generate, "genblk1[8]" "genblk1[8]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f2310 .param/l "i" 0 9 31, +C4<01000>;
S_0x16f4bf0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f48e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f4dc0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f4f00_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f4fc0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f5190_0 .var "q", 31 0;
v0x16f5230_0 .net "wrenable", 0 0, L_0x17e2c80;  1 drivers
S_0x16f5360 .scope generate, "genblk1[9]" "genblk1[9]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f5570 .param/l "i" 0 9 31, +C4<01001>;
S_0x16f5630 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f5360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f5800 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f5940_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f5a00_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f5ac0_0 .var "q", 31 0;
v0x16f5bb0_0 .net "wrenable", 0 0, L_0x17e2d20;  1 drivers
S_0x16f5d20 .scope generate, "genblk1[10]" "genblk1[10]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f5f30 .param/l "i" 0 9 31, +C4<01010>;
S_0x16f5ff0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f5d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f61c0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f6300_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f63c0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f6480_0 .var "q", 31 0;
v0x16f6570_0 .net "wrenable", 0 0, L_0x17e2dc0;  1 drivers
S_0x16f66e0 .scope generate, "genblk1[11]" "genblk1[11]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f68f0 .param/l "i" 0 9 31, +C4<01011>;
S_0x16f69b0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f66e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f6b80 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f6cc0_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f6d80_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f6e40_0 .var "q", 31 0;
v0x16f6f30_0 .net "wrenable", 0 0, L_0x17e2e60;  1 drivers
S_0x16f70a0 .scope generate, "genblk1[12]" "genblk1[12]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f72b0 .param/l "i" 0 9 31, +C4<01100>;
S_0x16f7370 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f70a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f7540 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f7680_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f7740_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f7800_0 .var "q", 31 0;
v0x16f78f0_0 .net "wrenable", 0 0, L_0x17e2f00;  1 drivers
S_0x16f7a60 .scope generate, "genblk1[13]" "genblk1[13]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f7c70 .param/l "i" 0 9 31, +C4<01101>;
S_0x16f7d30 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f7a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f7f00 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f8040_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f31c0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f8310_0 .var "q", 31 0;
v0x16f83b0_0 .net "wrenable", 0 0, L_0x17e2fa0;  1 drivers
S_0x16f8520 .scope generate, "genblk1[14]" "genblk1[14]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f8730 .param/l "i" 0 9 31, +C4<01110>;
S_0x16f87f0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f8520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f89c0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f8b00_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f8bc0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f8c80_0 .var "q", 31 0;
v0x16f8d70_0 .net "wrenable", 0 0, L_0x17e3040;  1 drivers
S_0x16f8ee0 .scope generate, "genblk1[15]" "genblk1[15]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f90f0 .param/l "i" 0 9 31, +C4<01111>;
S_0x16f91b0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f8ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f9380 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f94c0_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f9580_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f9640_0 .var "q", 31 0;
v0x16f9730_0 .net "wrenable", 0 0, L_0x17e30e0;  1 drivers
S_0x16f98a0 .scope generate, "genblk1[16]" "genblk1[16]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16f4af0 .param/l "i" 0 9 31, +C4<010000>;
S_0x16f9c10 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16f98a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16f9de0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16f9f20_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f9fc0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f5080_0 .var "q", 31 0;
v0x16fa290_0 .net "wrenable", 0 0, L_0x17e2b70;  1 drivers
S_0x16fa3e0 .scope generate, "genblk1[17]" "genblk1[17]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16fa5f0 .param/l "i" 0 9 31, +C4<010001>;
S_0x16fa6b0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16fa3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16fa880 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16fa9c0_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16faa80_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fab40_0 .var "q", 31 0;
v0x16fac30_0 .net "wrenable", 0 0, L_0x17e3390;  1 drivers
S_0x16fada0 .scope generate, "genblk1[18]" "genblk1[18]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16fafb0 .param/l "i" 0 9 31, +C4<010010>;
S_0x16fb070 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16fada0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16fb240 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16fb380_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16fb440_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fb500_0 .var "q", 31 0;
v0x16fb5f0_0 .net "wrenable", 0 0, L_0x17e3430;  1 drivers
S_0x16fb760 .scope generate, "genblk1[19]" "genblk1[19]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16fb970 .param/l "i" 0 9 31, +C4<010011>;
S_0x16fba30 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16fb760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16fbc00 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16fbd40_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16fbe00_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fbec0_0 .var "q", 31 0;
v0x16fbfb0_0 .net "wrenable", 0 0, L_0x17e3570;  1 drivers
S_0x16fc120 .scope generate, "genblk1[20]" "genblk1[20]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16fc330 .param/l "i" 0 9 31, +C4<010100>;
S_0x16fc3f0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16fc120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16fc5c0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16fc700_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16fc7c0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fc880_0 .var "q", 31 0;
v0x16fc970_0 .net "wrenable", 0 0, L_0x17e3610;  1 drivers
S_0x16fcae0 .scope generate, "genblk1[21]" "genblk1[21]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16fccf0 .param/l "i" 0 9 31, +C4<010101>;
S_0x16fcdb0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16fcae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16fcf80 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16fd0c0_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16fd180_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fd240_0 .var "q", 31 0;
v0x16fd330_0 .net "wrenable", 0 0, L_0x17e34d0;  1 drivers
S_0x16fd4a0 .scope generate, "genblk1[22]" "genblk1[22]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16fd6b0 .param/l "i" 0 9 31, +C4<010110>;
S_0x16fd770 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16fd4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16fd940 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16fda80_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16fdb40_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fdc00_0 .var "q", 31 0;
v0x16fdcf0_0 .net "wrenable", 0 0, L_0x17e3760;  1 drivers
S_0x16fde60 .scope generate, "genblk1[23]" "genblk1[23]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16fe070 .param/l "i" 0 9 31, +C4<010111>;
S_0x16fe130 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16fde60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16fe300 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16fe440_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16fe500_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fe5c0_0 .var "q", 31 0;
v0x16fe6b0_0 .net "wrenable", 0 0, L_0x17e36b0;  1 drivers
S_0x16fe820 .scope generate, "genblk1[24]" "genblk1[24]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16fea30 .param/l "i" 0 9 31, +C4<011000>;
S_0x16feaf0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16fe820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16fecc0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16fee00_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16feec0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16fef80_0 .var "q", 31 0;
v0x16ff070_0 .net "wrenable", 0 0, L_0x17e38c0;  1 drivers
S_0x16ff1e0 .scope generate, "genblk1[25]" "genblk1[25]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16ff3f0 .param/l "i" 0 9 31, +C4<011001>;
S_0x16ff4b0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16ff1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x16ff680 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x16ff7c0_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16ff880_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16ff940_0 .var "q", 31 0;
v0x16ffa30_0 .net "wrenable", 0 0, L_0x17e3800;  1 drivers
S_0x16ffba0 .scope generate, "genblk1[26]" "genblk1[26]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x16ffdb0 .param/l "i" 0 9 31, +C4<011010>;
S_0x16ffe70 .scope module, "register" "register32" 9 32, 10 20 0, S_0x16ffba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1700040 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x1700180_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x1700240_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x1700300_0 .var "q", 31 0;
v0x17003f0_0 .net "wrenable", 0 0, L_0x17e3a30;  1 drivers
S_0x1700560 .scope generate, "genblk1[27]" "genblk1[27]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x1700770 .param/l "i" 0 9 31, +C4<011011>;
S_0x1700830 .scope module, "register" "register32" 9 32, 10 20 0, S_0x1700560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1700a00 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x1700b40_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x1700c00_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x1700cc0_0 .var "q", 31 0;
v0x1700db0_0 .net "wrenable", 0 0, L_0x17e3960;  1 drivers
S_0x1700f20 .scope generate, "genblk1[28]" "genblk1[28]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x1701130 .param/l "i" 0 9 31, +C4<011100>;
S_0x17011f0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x1700f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x17013c0 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x1701500_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x17015c0_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x1701680_0 .var "q", 31 0;
v0x1701770_0 .net "wrenable", 0 0, L_0x17e3bb0;  1 drivers
S_0x17018e0 .scope generate, "genblk1[29]" "genblk1[29]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x1701af0 .param/l "i" 0 9 31, +C4<011101>;
S_0x1701bb0 .scope module, "register" "register32" 9 32, 10 20 0, S_0x17018e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1701d80 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x1701ec0_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x16f8100_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x16f81c0_0 .var "q", 31 0;
v0x1702390_0 .net "wrenable", 0 0, L_0x17e3ad0;  1 drivers
S_0x17024b0 .scope generate, "genblk1[30]" "genblk1[30]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x17026c0 .param/l "i" 0 9 31, +C4<011110>;
S_0x1702780 .scope module, "register" "register32" 9 32, 10 20 0, S_0x17024b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1702950 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x1702a90_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x1702b50_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x1702c10_0 .var "q", 31 0;
v0x1702d00_0 .net "wrenable", 0 0, L_0x17e3d40;  1 drivers
S_0x1702e70 .scope generate, "genblk1[31]" "genblk1[31]" 9 31, 9 31 0, S_0x16ef8b0;
 .timescale 0 0;
P_0x1703080 .param/l "i" 0 9 31, +C4<011111>;
S_0x1703140 .scope module, "register" "register32" 9 32, 10 20 0, S_0x1702e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1703310 .param/l "W" 0 10 20, +C4<00000000000000000000000000100000>;
v0x1703450_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x1703510_0 .net "d", 31 0, L_0x17e25e0;  alias, 1 drivers
v0x17035d0_0 .var "q", 31 0;
v0x17036c0_0 .net "wrenable", 0 0, L_0x17e3c50;  1 drivers
S_0x1703830 .scope module, "multiplexer1" "mux32to1by32" 9 36, 8 60 0, S_0x16ef8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x17e2c10 .functor BUFZ 32, v0x170a610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e32c0 .functor BUFZ 32, v0x16f0b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4380 .functor BUFZ 32, v0x16f1530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4480 .functor BUFZ 32, v0x16f1ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4580 .functor BUFZ 32, v0x16f2910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4680 .functor BUFZ 32, v0x16f3370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4780 .functor BUFZ 32, v0x16f3cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4880 .functor BUFZ 32, v0x16f4680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4980 .functor BUFZ 32, v0x16f5190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4a80 .functor BUFZ 32, v0x16f5ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4b80 .functor BUFZ 32, v0x16f6480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4c80 .functor BUFZ 32, v0x16f6e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4df0 .functor BUFZ 32, v0x16f7800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4ef0 .functor BUFZ 32, v0x16f8310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e4d80 .functor BUFZ 32, v0x16f8c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5100 .functor BUFZ 32, v0x16f9640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5290 .functor BUFZ 32, v0x16f5080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5390 .functor BUFZ 32, v0x16fab40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5200 .functor BUFZ 32, v0x16fb500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e55c0 .functor BUFZ 32, v0x16fbec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5490 .functor BUFZ 32, v0x16fc880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5800 .functor BUFZ 32, v0x16fd240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e56c0 .functor BUFZ 32, v0x16fdc00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5a50 .functor BUFZ 32, v0x16fe5c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5900 .functor BUFZ 32, v0x16fef80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5cb0 .functor BUFZ 32, v0x16ff940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5b50 .functor BUFZ 32, v0x1700300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5f20 .functor BUFZ 32, v0x1700cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e5db0 .functor BUFZ 32, v0x1701680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e61a0 .functor BUFZ 32, v0x16f81c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6020 .functor BUFZ 32, v0x1702c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6430 .functor BUFZ 32, v0x17035d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6770 .functor BUFZ 32, L_0x17e62a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5687f51258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x16f9ab0_0 .net *"_s101", 1 0, L_0x7f5687f51258;  1 drivers
v0x1704070_0 .net *"_s96", 31 0, L_0x17e62a0;  1 drivers
v0x1704150_0 .net *"_s98", 6 0, L_0x17e6640;  1 drivers
v0x1704210_0 .net "address", 4 0, L_0x170e8b0;  alias, 1 drivers
v0x1704300_0 .net "input0", 31 0, v0x170a610_0;  alias, 1 drivers
v0x1704410_0 .net "input1", 31 0, v0x16f0b60_0;  alias, 1 drivers
v0x17044d0_0 .net "input10", 31 0, v0x16f6480_0;  alias, 1 drivers
v0x17045a0_0 .net "input11", 31 0, v0x16f6e40_0;  alias, 1 drivers
v0x1704670_0 .net "input12", 31 0, v0x16f7800_0;  alias, 1 drivers
v0x17047d0_0 .net "input13", 31 0, v0x16f8310_0;  alias, 1 drivers
v0x17048a0_0 .net "input14", 31 0, v0x16f8c80_0;  alias, 1 drivers
v0x1704970_0 .net "input15", 31 0, v0x16f9640_0;  alias, 1 drivers
v0x1704a40_0 .net "input16", 31 0, v0x16f5080_0;  alias, 1 drivers
v0x1704b10_0 .net "input17", 31 0, v0x16fab40_0;  alias, 1 drivers
v0x1704be0_0 .net "input18", 31 0, v0x16fb500_0;  alias, 1 drivers
v0x1704cb0_0 .net "input19", 31 0, v0x16fbec0_0;  alias, 1 drivers
v0x1704d80_0 .net "input2", 31 0, v0x16f1530_0;  alias, 1 drivers
v0x1704f30_0 .net "input20", 31 0, v0x16fc880_0;  alias, 1 drivers
v0x1704fd0_0 .net "input21", 31 0, v0x16fd240_0;  alias, 1 drivers
v0x1705070_0 .net "input22", 31 0, v0x16fdc00_0;  alias, 1 drivers
v0x1705110_0 .net "input23", 31 0, v0x16fe5c0_0;  alias, 1 drivers
v0x17051e0_0 .net "input24", 31 0, v0x16fef80_0;  alias, 1 drivers
v0x17052b0_0 .net "input25", 31 0, v0x16ff940_0;  alias, 1 drivers
v0x1705380_0 .net "input26", 31 0, v0x1700300_0;  alias, 1 drivers
v0x1705450_0 .net "input27", 31 0, v0x1700cc0_0;  alias, 1 drivers
v0x1705520_0 .net "input28", 31 0, v0x1701680_0;  alias, 1 drivers
v0x17055f0_0 .net "input29", 31 0, v0x16f81c0_0;  alias, 1 drivers
v0x17056c0_0 .net "input3", 31 0, v0x16f1ea0_0;  alias, 1 drivers
v0x1705790_0 .net "input30", 31 0, v0x1702c10_0;  alias, 1 drivers
v0x1705860_0 .net "input31", 31 0, v0x17035d0_0;  alias, 1 drivers
v0x1705930_0 .net "input4", 31 0, v0x16f2910_0;  alias, 1 drivers
v0x1705a00_0 .net "input5", 31 0, v0x16f3370_0;  alias, 1 drivers
v0x1705ad0_0 .net "input6", 31 0, v0x16f3cc0_0;  alias, 1 drivers
v0x1704e50_0 .net "input7", 31 0, v0x16f4680_0;  alias, 1 drivers
v0x1705d80_0 .net "input8", 31 0, v0x16f5190_0;  alias, 1 drivers
v0x1705e50_0 .net "input9", 31 0, v0x16f5ac0_0;  alias, 1 drivers
v0x1705f20 .array "mux", 0 31;
v0x1705f20_0 .net v0x1705f20 0, 31 0, L_0x17e2c10; 1 drivers
v0x1705f20_1 .net v0x1705f20 1, 31 0, L_0x17e32c0; 1 drivers
v0x1705f20_2 .net v0x1705f20 2, 31 0, L_0x17e4380; 1 drivers
v0x1705f20_3 .net v0x1705f20 3, 31 0, L_0x17e4480; 1 drivers
v0x1705f20_4 .net v0x1705f20 4, 31 0, L_0x17e4580; 1 drivers
v0x1705f20_5 .net v0x1705f20 5, 31 0, L_0x17e4680; 1 drivers
v0x1705f20_6 .net v0x1705f20 6, 31 0, L_0x17e4780; 1 drivers
v0x1705f20_7 .net v0x1705f20 7, 31 0, L_0x17e4880; 1 drivers
v0x1705f20_8 .net v0x1705f20 8, 31 0, L_0x17e4980; 1 drivers
v0x1705f20_9 .net v0x1705f20 9, 31 0, L_0x17e4a80; 1 drivers
v0x1705f20_10 .net v0x1705f20 10, 31 0, L_0x17e4b80; 1 drivers
v0x1705f20_11 .net v0x1705f20 11, 31 0, L_0x17e4c80; 1 drivers
v0x1705f20_12 .net v0x1705f20 12, 31 0, L_0x17e4df0; 1 drivers
v0x1705f20_13 .net v0x1705f20 13, 31 0, L_0x17e4ef0; 1 drivers
v0x1705f20_14 .net v0x1705f20 14, 31 0, L_0x17e4d80; 1 drivers
v0x1705f20_15 .net v0x1705f20 15, 31 0, L_0x17e5100; 1 drivers
v0x1705f20_16 .net v0x1705f20 16, 31 0, L_0x17e5290; 1 drivers
v0x1705f20_17 .net v0x1705f20 17, 31 0, L_0x17e5390; 1 drivers
v0x1705f20_18 .net v0x1705f20 18, 31 0, L_0x17e5200; 1 drivers
v0x1705f20_19 .net v0x1705f20 19, 31 0, L_0x17e55c0; 1 drivers
v0x1705f20_20 .net v0x1705f20 20, 31 0, L_0x17e5490; 1 drivers
v0x1705f20_21 .net v0x1705f20 21, 31 0, L_0x17e5800; 1 drivers
v0x1705f20_22 .net v0x1705f20 22, 31 0, L_0x17e56c0; 1 drivers
v0x1705f20_23 .net v0x1705f20 23, 31 0, L_0x17e5a50; 1 drivers
v0x1705f20_24 .net v0x1705f20 24, 31 0, L_0x17e5900; 1 drivers
v0x1705f20_25 .net v0x1705f20 25, 31 0, L_0x17e5cb0; 1 drivers
v0x1705f20_26 .net v0x1705f20 26, 31 0, L_0x17e5b50; 1 drivers
v0x1705f20_27 .net v0x1705f20 27, 31 0, L_0x17e5f20; 1 drivers
v0x1705f20_28 .net v0x1705f20 28, 31 0, L_0x17e5db0; 1 drivers
v0x1705f20_29 .net v0x1705f20 29, 31 0, L_0x17e61a0; 1 drivers
v0x1705f20_30 .net v0x1705f20 30, 31 0, L_0x17e6020; 1 drivers
v0x1705f20_31 .net v0x1705f20 31, 31 0, L_0x17e6430; 1 drivers
v0x17064b0_0 .net "out", 31 0, L_0x17e6770;  alias, 1 drivers
L_0x17e62a0 .array/port v0x1705f20, L_0x17e6640;
L_0x17e6640 .concat [ 5 2 0 0], L_0x170e8b0, L_0x7f5687f51258;
S_0x1706b20 .scope module, "multiplexer2" "mux32to1by32" 9 42, 8 60 0, S_0x16ef8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x17e67e0 .functor BUFZ 32, v0x170a610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6850 .functor BUFZ 32, v0x16f0b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e68c0 .functor BUFZ 32, v0x16f1530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6930 .functor BUFZ 32, v0x16f1ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e69a0 .functor BUFZ 32, v0x16f2910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6a10 .functor BUFZ 32, v0x16f3370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6a80 .functor BUFZ 32, v0x16f3cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6af0 .functor BUFZ 32, v0x16f4680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6b60 .functor BUFZ 32, v0x16f5190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6bd0 .functor BUFZ 32, v0x16f5ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6c40 .functor BUFZ 32, v0x16f6480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6cb0 .functor BUFZ 32, v0x16f6e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6d90 .functor BUFZ 32, v0x16f7800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6e00 .functor BUFZ 32, v0x16f8310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6d20 .functor BUFZ 32, v0x16f8c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6e70 .functor BUFZ 32, v0x16f9640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6f70 .functor BUFZ 32, v0x16f5080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6fe0 .functor BUFZ 32, v0x16fab40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e6ee0 .functor BUFZ 32, v0x16fb500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e70f0 .functor BUFZ 32, v0x16fbec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7050 .functor BUFZ 32, v0x16fc880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7210 .functor BUFZ 32, v0x16fd240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7160 .functor BUFZ 32, v0x16fdc00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7340 .functor BUFZ 32, v0x16fe5c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7280 .functor BUFZ 32, v0x16fef80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7480 .functor BUFZ 32, v0x16ff940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e73b0 .functor BUFZ 32, v0x1700300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e75d0 .functor BUFZ 32, v0x1700cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e74f0 .functor BUFZ 32, v0x1701680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7730 .functor BUFZ 32, v0x16f81c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7640 .functor BUFZ 32, v0x1702c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e78a0 .functor BUFZ 32, v0x17035d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17e7ac0 .functor BUFZ 32, L_0x17e77a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5687f512a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1703c60_0 .net *"_s101", 1 0, L_0x7f5687f512a0;  1 drivers
v0x1707140_0 .net *"_s96", 31 0, L_0x17e77a0;  1 drivers
v0x1707240_0 .net *"_s98", 6 0, L_0x17e7a20;  1 drivers
v0x1707300_0 .net "address", 4 0, L_0x170e780;  alias, 1 drivers
v0x1707410_0 .net "input0", 31 0, v0x170a610_0;  alias, 1 drivers
v0x1707520_0 .net "input1", 31 0, v0x16f0b60_0;  alias, 1 drivers
v0x1707610_0 .net "input10", 31 0, v0x16f6480_0;  alias, 1 drivers
v0x1707720_0 .net "input11", 31 0, v0x16f6e40_0;  alias, 1 drivers
v0x1707830_0 .net "input12", 31 0, v0x16f7800_0;  alias, 1 drivers
v0x1707980_0 .net "input13", 31 0, v0x16f8310_0;  alias, 1 drivers
v0x1707a90_0 .net "input14", 31 0, v0x16f8c80_0;  alias, 1 drivers
v0x1707ba0_0 .net "input15", 31 0, v0x16f9640_0;  alias, 1 drivers
v0x1707cb0_0 .net "input16", 31 0, v0x16f5080_0;  alias, 1 drivers
v0x1707dc0_0 .net "input17", 31 0, v0x16fab40_0;  alias, 1 drivers
v0x1707ed0_0 .net "input18", 31 0, v0x16fb500_0;  alias, 1 drivers
v0x1707fe0_0 .net "input19", 31 0, v0x16fbec0_0;  alias, 1 drivers
v0x17080f0_0 .net "input2", 31 0, v0x16f1530_0;  alias, 1 drivers
v0x17082a0_0 .net "input20", 31 0, v0x16fc880_0;  alias, 1 drivers
v0x1708390_0 .net "input21", 31 0, v0x16fd240_0;  alias, 1 drivers
v0x17084a0_0 .net "input22", 31 0, v0x16fdc00_0;  alias, 1 drivers
v0x17085b0_0 .net "input23", 31 0, v0x16fe5c0_0;  alias, 1 drivers
v0x17086c0_0 .net "input24", 31 0, v0x16fef80_0;  alias, 1 drivers
v0x17087d0_0 .net "input25", 31 0, v0x16ff940_0;  alias, 1 drivers
v0x17088e0_0 .net "input26", 31 0, v0x1700300_0;  alias, 1 drivers
v0x17089f0_0 .net "input27", 31 0, v0x1700cc0_0;  alias, 1 drivers
v0x1708b00_0 .net "input28", 31 0, v0x1701680_0;  alias, 1 drivers
v0x1708c10_0 .net "input29", 31 0, v0x16f81c0_0;  alias, 1 drivers
v0x1708d20_0 .net "input3", 31 0, v0x16f1ea0_0;  alias, 1 drivers
v0x1708e30_0 .net "input30", 31 0, v0x1702c10_0;  alias, 1 drivers
v0x1708f40_0 .net "input31", 31 0, v0x17035d0_0;  alias, 1 drivers
v0x1709050_0 .net "input4", 31 0, v0x16f2910_0;  alias, 1 drivers
v0x1709160_0 .net "input5", 31 0, v0x16f3370_0;  alias, 1 drivers
v0x1709270_0 .net "input6", 31 0, v0x16f3cc0_0;  alias, 1 drivers
v0x1708200_0 .net "input7", 31 0, v0x16f4680_0;  alias, 1 drivers
v0x1709590_0 .net "input8", 31 0, v0x16f5190_0;  alias, 1 drivers
v0x17096a0_0 .net "input9", 31 0, v0x16f5ac0_0;  alias, 1 drivers
v0x17097b0 .array "mux", 0 31;
v0x17097b0_0 .net v0x17097b0 0, 31 0, L_0x17e67e0; 1 drivers
v0x17097b0_1 .net v0x17097b0 1, 31 0, L_0x17e6850; 1 drivers
v0x17097b0_2 .net v0x17097b0 2, 31 0, L_0x17e68c0; 1 drivers
v0x17097b0_3 .net v0x17097b0 3, 31 0, L_0x17e6930; 1 drivers
v0x17097b0_4 .net v0x17097b0 4, 31 0, L_0x17e69a0; 1 drivers
v0x17097b0_5 .net v0x17097b0 5, 31 0, L_0x17e6a10; 1 drivers
v0x17097b0_6 .net v0x17097b0 6, 31 0, L_0x17e6a80; 1 drivers
v0x17097b0_7 .net v0x17097b0 7, 31 0, L_0x17e6af0; 1 drivers
v0x17097b0_8 .net v0x17097b0 8, 31 0, L_0x17e6b60; 1 drivers
v0x17097b0_9 .net v0x17097b0 9, 31 0, L_0x17e6bd0; 1 drivers
v0x17097b0_10 .net v0x17097b0 10, 31 0, L_0x17e6c40; 1 drivers
v0x17097b0_11 .net v0x17097b0 11, 31 0, L_0x17e6cb0; 1 drivers
v0x17097b0_12 .net v0x17097b0 12, 31 0, L_0x17e6d90; 1 drivers
v0x17097b0_13 .net v0x17097b0 13, 31 0, L_0x17e6e00; 1 drivers
v0x17097b0_14 .net v0x17097b0 14, 31 0, L_0x17e6d20; 1 drivers
v0x17097b0_15 .net v0x17097b0 15, 31 0, L_0x17e6e70; 1 drivers
v0x17097b0_16 .net v0x17097b0 16, 31 0, L_0x17e6f70; 1 drivers
v0x17097b0_17 .net v0x17097b0 17, 31 0, L_0x17e6fe0; 1 drivers
v0x17097b0_18 .net v0x17097b0 18, 31 0, L_0x17e6ee0; 1 drivers
v0x17097b0_19 .net v0x17097b0 19, 31 0, L_0x17e70f0; 1 drivers
v0x17097b0_20 .net v0x17097b0 20, 31 0, L_0x17e7050; 1 drivers
v0x17097b0_21 .net v0x17097b0 21, 31 0, L_0x17e7210; 1 drivers
v0x17097b0_22 .net v0x17097b0 22, 31 0, L_0x17e7160; 1 drivers
v0x17097b0_23 .net v0x17097b0 23, 31 0, L_0x17e7340; 1 drivers
v0x17097b0_24 .net v0x17097b0 24, 31 0, L_0x17e7280; 1 drivers
v0x17097b0_25 .net v0x17097b0 25, 31 0, L_0x17e7480; 1 drivers
v0x17097b0_26 .net v0x17097b0 26, 31 0, L_0x17e73b0; 1 drivers
v0x17097b0_27 .net v0x17097b0 27, 31 0, L_0x17e75d0; 1 drivers
v0x17097b0_28 .net v0x17097b0 28, 31 0, L_0x17e74f0; 1 drivers
v0x17097b0_29 .net v0x17097b0 29, 31 0, L_0x17e7730; 1 drivers
v0x17097b0_30 .net v0x17097b0 30, 31 0, L_0x17e7640; 1 drivers
v0x17097b0_31 .net v0x17097b0 31, 31 0, L_0x17e78a0; 1 drivers
v0x1709d80_0 .net "out", 31 0, L_0x17e7ac0;  alias, 1 drivers
L_0x17e77a0 .array/port v0x17097b0, L_0x17e7a20;
L_0x17e7a20 .concat [ 5 2 0 0], L_0x170e780, L_0x7f5687f512a0;
S_0x170a3f0 .scope module, "register0" "register32zero" 9 28, 10 37 0, S_0x16ef8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x1706cf0 .param/l "W" 0 10 37, +C4<00000000000000000000000000100000>;
v0x170a570_0 .net "clk", 0 0, v0x170e370_0;  alias, 1 drivers
v0x170a610_0 .var "q", 31 0;
v0x170a6b0_0 .net "wrenable", 0 0, v0x16ead80_0;  alias, 1 drivers
    .scope S_0x16e87e0;
T_0 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16e8a50_0;
    %parti/s 1, 31, 6;
    %replicate 2;
    %load/vec4 v0x16e8a50_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16e8eb0_0, 0;
    %load/vec4 v0x16e9030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x16e8b30_0;
    %ix/getv 3, v0x16e8eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16e8f70, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x16e87e0;
T_1 ;
    %vpi_call 6 51 "$readmemh", "mem.dat", v0x16e8f70, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x16ea030;
T_2 ;
    %wait E_0x16ea3e0;
    %load/vec4 v0x16eac10_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %vpi_call 7 197 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %load/vec4 v0x16eaf10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x16eae20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
T_2.12 ;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %load/vec4 v0x16eaf10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x16eae20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
T_2.14 ;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x16ea5f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %vpi_call 7 192 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16ead80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eaa20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x16ea440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ea6f0_0, 0, 1;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x16ef200;
T_3 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16ef5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x16ef4e0_0;
    %assign/vec4 v0x16ef690_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x16f0610;
T_4 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f0c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x16f0a70_0;
    %assign/vec4 v0x16f0b60_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16f1000;
T_5 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f15d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x16f1440_0;
    %assign/vec4 v0x16f1530_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x16f1a10;
T_6 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f1f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x16f1de0_0;
    %assign/vec4 v0x16f1ea0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x16f2420;
T_7 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x16f27c0_0;
    %assign/vec4 v0x16f2910_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x16f2df0;
T_8 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f3410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x16f32d0_0;
    %assign/vec4 v0x16f3370_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x16f3830;
T_9 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f3db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x16f3c00_0;
    %assign/vec4 v0x16f3cc0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x16f41f0;
T_10 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f4770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16f45c0_0;
    %assign/vec4 v0x16f4680_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x16f4bf0;
T_11 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f5230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x16f4fc0_0;
    %assign/vec4 v0x16f5190_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x16f5630;
T_12 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f5bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x16f5a00_0;
    %assign/vec4 v0x16f5ac0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x16f5ff0;
T_13 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f6570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x16f63c0_0;
    %assign/vec4 v0x16f6480_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x16f69b0;
T_14 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x16f6d80_0;
    %assign/vec4 v0x16f6e40_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x16f7370;
T_15 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x16f7740_0;
    %assign/vec4 v0x16f7800_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x16f7d30;
T_16 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f83b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x16f31c0_0;
    %assign/vec4 v0x16f8310_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x16f87f0;
T_17 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x16f8bc0_0;
    %assign/vec4 v0x16f8c80_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x16f91b0;
T_18 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16f9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x16f9580_0;
    %assign/vec4 v0x16f9640_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x16f9c10;
T_19 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16fa290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x16f9fc0_0;
    %assign/vec4 v0x16f5080_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x16fa6b0;
T_20 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16fac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x16faa80_0;
    %assign/vec4 v0x16fab40_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x16fb070;
T_21 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16fb5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x16fb440_0;
    %assign/vec4 v0x16fb500_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x16fba30;
T_22 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16fbfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x16fbe00_0;
    %assign/vec4 v0x16fbec0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x16fc3f0;
T_23 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16fc970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x16fc7c0_0;
    %assign/vec4 v0x16fc880_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x16fcdb0;
T_24 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16fd330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x16fd180_0;
    %assign/vec4 v0x16fd240_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x16fd770;
T_25 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16fdcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x16fdb40_0;
    %assign/vec4 v0x16fdc00_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x16fe130;
T_26 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16fe6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x16fe500_0;
    %assign/vec4 v0x16fe5c0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x16feaf0;
T_27 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16ff070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x16feec0_0;
    %assign/vec4 v0x16fef80_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x16ff4b0;
T_28 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16ffa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x16ff880_0;
    %assign/vec4 v0x16ff940_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x16ffe70;
T_29 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x17003f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1700240_0;
    %assign/vec4 v0x1700300_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1700830;
T_30 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x1700db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1700c00_0;
    %assign/vec4 v0x1700cc0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x17011f0;
T_31 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x1701770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x17015c0_0;
    %assign/vec4 v0x1701680_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1701bb0;
T_32 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x1702390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x16f8100_0;
    %assign/vec4 v0x16f81c0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1702780;
T_33 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x1702d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1702b50_0;
    %assign/vec4 v0x1702c10_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1703140;
T_34 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x17036c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1703510_0;
    %assign/vec4 v0x17035d0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x170a3f0;
T_35 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x170a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x170a610_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x16e7970;
T_36 ;
    %wait E_0x16e7ce0;
    %load/vec4 v0x16e82b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x16e8000_0;
    %ix/getv 3, v0x16e7e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16e81a0, 0, 4;
T_36.0 ;
    %ix/getv 4, v0x16e7e10_0;
    %load/vec4a v0x16e81a0, 4;
    %assign/vec4 v0x16e80c0_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x15db5b0;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x170e410_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x15db5b0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x170e370_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x15db5b0;
T_39 ;
    %delay 10, 0;
    %load/vec4 v0x170e370_0;
    %nor/r;
    %store/vec4 v0x170e370_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x15db5b0;
T_40 ;
    %vpi_call 2 57 "$dumpfile", "cputest.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x170e4d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x170e4d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x170e4d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "Time | PC       | Instruction" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_40.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_40.1, 5;
    %jmp/1 T_40.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 71 "$display", "%4t | %h | %h", $time, v0x170bdc0_0, v0x170b6a0_0 {0 0 0};
    %delay 20, 0;
    %jmp T_40.0;
T_40.1 ;
    %pop/vec4 1;
    %vpi_call 2 73 "$display", "... more execution (see waveform)" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "execution.t.v";
    "./execution.v";
    "./alu.v";
    "./datamemory.v";
    "./instructiondecoder.v";
    "./lut.v";
    "./basicbuildingblocks.v";
    "./regfile.v";
    "./registers.v";
