#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jul  1 18:29:27 2021
# Process ID: 144893
# Current directory: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/scripts
# Command line: vivado -mode tcl -source run_all.tcl
# Log file: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/scripts/vivado.log
# Journal file: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/scripts/vivado.jou
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2021.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2021.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_2.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDS2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_3.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_4.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_5.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_6.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
Sourcing tcl script '/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl'
invalid command name "internal::enable_all_devices"
    while executing
"internal::enable_all_devices"
    (file "/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl" line 1)
source run_all.tcl
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project -force bdc_dfx_ports_match ../vivado_prj -part xcvc1902-vsva2197-2MP-e-S
#    set_property BOARD_PART xilinx.com:vck190:part0:2.2 [current_project]
# }
# source create_top_bd.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2021.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project -force bdc_dfx_ports_match bdc_dfx_ports_match -part xcvc1902-vsva2197-2MP-e-S
##    set_property BOARD_PART xilinx.com:vck190:part0:2.2 [current_project]
## }
## variable design_name
## set design_name design_1
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <design_1> in project, so creating one...
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD::TCL 103-2004] Making design <design_1> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_bram_ctrl:4.1\
## xilinx.com:ip:emb_mem_gen:1.0\
## xilinx.com:ip:axi_gpio:2.0\
## xilinx.com:ip:axi_noc:1.0\
## xilinx.com:ip:dfx_decoupler:1.0\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:smartconnect:1.0\
## xilinx.com:ip:versal_cips:3.0\
## xilinx.com:ip:xlconstant:1.1\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_bram_ctrl:4.1 xilinx.com:ip:emb_mem_gen:1.0 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axi_noc:1.0 xilinx.com:ip:dfx_decoupler:1.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:versal_cips:3.0 xilinx.com:ip:xlconstant:1.1  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set ddr4_dimm1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_dimm1 ]
## 
##   set ddr4_dimm1_sma_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ddr4_dimm1_sma_clk ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {200000000} \
##    ] $ddr4_dimm1_sma_clk
## 
## 
##   # Create ports
## 
##   # Create instance: axi_bram_ctrl_0, and set properties
##   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
## 
##   # Create instance: axi_bram_ctrl_0_bram, and set properties
##   set axi_bram_ctrl_0_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:emb_mem_gen:1.0 axi_bram_ctrl_0_bram ]
##   set_property -dict [ list \
##    CONFIG.MEMORY_TYPE {True_Dual_Port_RAM} \
##  ] $axi_bram_ctrl_0_bram
## 
##   # Create instance: axi_gpio_0, and set properties
##   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS {1} \
##  ] $axi_gpio_0
## 
##   # Create instance: axi_noc_0, and set properties
##   set axi_noc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.0 axi_noc_0 ]
##   set_property -dict [ list \
##    CONFIG.CH0_DDR4_0_BOARD_INTERFACE {ddr4_dimm1} \
##    CONFIG.CONTROLLERTYPE {DDR4_SDRAM} \
##    CONFIG.MC_CHAN_REGION1 {DDR_LOW1} \
##    CONFIG.MC_COMPONENT_WIDTH {x8} \
##    CONFIG.MC_DATAWIDTH {64} \
##    CONFIG.MC_INPUTCLK0_PERIOD {5000} \
##    CONFIG.MC_INTERLEAVE_SIZE {128} \
##    CONFIG.MC_MEMORY_DEVICETYPE {UDIMMs} \
##    CONFIG.MC_MEMORY_SPEEDGRADE {DDR4-3200AA(22-22-22)} \
##    CONFIG.MC_NO_CHANNELS {Single} \
##    CONFIG.MC_RANK {1} \
##    CONFIG.MC_ROWADDRESSWIDTH {16} \
##    CONFIG.MC_STACKHEIGHT {1} \
##    CONFIG.MC_SYSTEM_CLOCK {Differential} \
##    CONFIG.NUM_CLKS {6} \
##    CONFIG.NUM_MC {1} \
##    CONFIG.NUM_MCP {4} \
##    CONFIG.NUM_MI {0} \
##    CONFIG.NUM_SI {6} \
##    CONFIG.sys_clk0_BOARD_INTERFACE {ddr4_dimm1_sma_clk} \
##  ] $axi_noc_0
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S00_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_1 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S01_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_2 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S02_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_3 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_cci} \
##  ] [get_bd_intf_pins /axi_noc_0/S03_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_rpu} \
##  ] [get_bd_intf_pins /axi_noc_0/S04_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.DATA_WIDTH {128} \
##    CONFIG.REGION {0} \
##    CONFIG.CONNECTIONS {MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
##    CONFIG.CATEGORY {ps_pmc} \
##  ] [get_bd_intf_pins /axi_noc_0/S05_AXI]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S00_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk0]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S01_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk1]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S02_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk2]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S03_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk3]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S04_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk4]
## 
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S05_AXI} \
##  ] [get_bd_pins /axi_noc_0/aclk5]
## 
##   # Create instance: dfx_decoupler_0, and set properties
##   set dfx_decoupler_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:dfx_decoupler:1.0 dfx_decoupler_0 ]
##   set_property -dict [ list \
##    CONFIG.ALL_PARAMS {HAS_AXI_LITE 1 HAS_SIGNAL_CONTROL 0 HAS_SIGNAL_STATUS 0 INTF {intf_0 {ID 0 VLNV\
## xilinx.com:interface:aximm_rtl:1.0 MODE slave SIGNALS {ARVALID {PRESENT 1 WIDTH\
## 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1\
## WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT\
## 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY\
## {PRESENT 1 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWADDR {PRESENT 1 WIDTH 13} AWLEN\
## {PRESENT 1 WIDTH 8} AWSIZE {PRESENT 1 WIDTH 3} AWBURST {PRESENT 1 WIDTH 2}\
## AWLOCK {PRESENT 1 WIDTH 1} AWCACHE {PRESENT 1 WIDTH 4} AWPROT {PRESENT 1 WIDTH\
## 3} AWREGION {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0\
## WIDTH 0} WID {PRESENT 0 WIDTH 0} WDATA {PRESENT 1 WIDTH 32} WSTRB {PRESENT 1\
## WIDTH 4} WLAST {PRESENT 1 WIDTH 1} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0\
## WIDTH 0} BRESP {PRESENT 1 WIDTH 2} BUSER {PRESENT 0 WIDTH 0} ARID {PRESENT 0\
## WIDTH 0} ARADDR {PRESENT 1 WIDTH 13} ARLEN {PRESENT 1 WIDTH 8} ARSIZE {PRESENT\
## 1 WIDTH 3} ARBURST {PRESENT 1 WIDTH 2} ARLOCK {PRESENT 1 WIDTH 1} ARCACHE\
## {PRESENT 1 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} ARREGION {PRESENT 1 WIDTH 4}\
## ARQOS {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0}\
## RDATA {PRESENT 1 WIDTH 32} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 1 WIDTH 1}\
## RUSER {PRESENT 0 WIDTH 0}}} intf_1 {ID 1 MODE slave VLNV\
## xilinx.com:interface:aximm_rtl:1.0 PROTOCOL axi4lite SIGNALS {ARVALID {PRESENT\
## 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY\
## {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1}\
## RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH\
## 1} WREADY {PRESENT 1 WIDTH 1} AWADDR {PRESENT 1 WIDTH 9} AWLEN {PRESENT 0 WIDTH\
## 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0\
## WIDTH 1} AWCACHE {PRESENT 0 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} WDATA {PRESENT\
## 1 WIDTH 32} WSTRB {PRESENT 1 WIDTH 4} WLAST {PRESENT 0 WIDTH 1} BRESP {PRESENT\
## 1 WIDTH 2} ARADDR {PRESENT 1 WIDTH 9} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT\
## 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1} ARCACHE\
## {PRESENT 0 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} RDATA {PRESENT 1 WIDTH 32} RRESP\
## {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWREGION\
## {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID\
## {PRESENT 0 WIDTH 0} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BUSER\
## {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARREGION {PRESENT 1 WIDTH 4} ARQOS\
## {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RUSER\
## {PRESENT 0 WIDTH 0}}}} IPI_PROP_COUNT 1}\
##    CONFIG.GUI_HAS_AXI_LITE {true} \
##    CONFIG.GUI_HAS_SIGNAL_CONTROL {false} \
##    CONFIG.GUI_HAS_SIGNAL_STATUS {false} \
##    CONFIG.GUI_INTERFACE_NAME {intf_0} \
##    CONFIG.GUI_INTERFACE_PROTOCOL {axi4} \
##    CONFIG.GUI_SELECT_INTERFACE {0} \
##    CONFIG.GUI_SELECT_MODE {slave} \
##    CONFIG.GUI_SELECT_VLNV {xilinx.com:interface:aximm_rtl:1.0} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_0 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_1 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_2 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_3 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_4 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_5 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_6 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_7 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_8 {true} \
##    CONFIG.GUI_SIGNAL_DECOUPLED_9 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_0 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_1 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_2 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_3 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_4 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_5 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_6 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_7 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_8 {true} \
##    CONFIG.GUI_SIGNAL_PRESENT_9 {true} \
##    CONFIG.GUI_SIGNAL_SELECT_0 {ARVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_1 {ARREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_2 {AWVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_3 {AWREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_4 {BVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_5 {BREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_6 {RVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_7 {RREADY} \
##    CONFIG.GUI_SIGNAL_SELECT_8 {WVALID} \
##    CONFIG.GUI_SIGNAL_SELECT_9 {WREADY} \
##    CONFIG.GUI_SIGNAL_WIDTH_2 {1} \
##    CONFIG.GUI_SIGNAL_WIDTH_7 {1} \
##    CONFIG.GUI_SIGNAL_WIDTH_8 {1} \
##  ] $dfx_decoupler_0
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: smartconnect_0, and set properties
##   set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {3} \
##    CONFIG.NUM_SI {1} \
##  ] $smartconnect_0
## 
##   # Create instance: versal_cips_0, and set properties
##   set versal_cips_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.0 versal_cips_0 ]
##   set_property -dict [ list \
##    CONFIG.DDR_MEMORY_MODE {Enable} \
##    CONFIG.DEBUG_MODE {JTAG} \
##    CONFIG.DESIGN_MODE {1} \
##    CONFIG.PS_BOARD_INTERFACE {ps_pmc_fixed_io} \
##    CONFIG.PS_PL_CONNECTIVITY_MODE {Custom} \
##    CONFIG.PS_PMC_CONFIG {DDR_MEMORY_MODE {Connectivity to DDR via NOC} DEBUG_MODE JTAG DESIGN_MODE 1\
## PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 0\
## PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}}\
## PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}}\
## PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PMC_MIO37 {{AUX_IO\
## 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup}\
## {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO\
## {PMC_MIO 0 .. 11}} {MODE Single}} PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE\
## 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4\
## PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel}\
## PMC_REF_CLK_FREQMHZ 33.3333 PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}}\
## {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 1}}\
## {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0\
## PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26\
## .. 36}}} PMC_SD1_SLOT_TYPE {SD 3.0} PMC_USE_PMC_NOC_AXI0 1 PS_BOARD_INTERFACE\
## ps_pmc_fixed_io PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}}\
## PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE\
## 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 ..\
## 23}}} PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 1\
## PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI4_ENABLE 1\
## PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI6_ENABLE 1 PS_HSDP_EGRESS_TRAFFIC JTAG\
## PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE None PS_I2C1_PERIPHERAL {{ENABLE 1}\
## {IO {PMC_MIO 44 .. 45}}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH\
## 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE\
## Reserved}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA}\
## {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}\
## PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default}\
## {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO9 {{AUX_IO 0}\
## {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable}\
## {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_NUM_FABRIC_RESETS 1\
## PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_RESET\
## {{ENABLE 1} {IO {PMC_MIO 38 .. 39}}} PS_PL_CONNECTIVITY_MODE Custom\
## PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_USB3_PERIPHERAL\
## {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 1\
## PS_USE_M_AXI_FPD 1 PS_USE_NOC_LPD_AXI0 1 PS_USE_PMCPL_CLK0 1 SMON_ALARMS\
## Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 8}\
##    CONFIG.PS_PMC_CONFIG_APPLIED {1} \
##  ] $versal_cips_0
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0xFACEFEED} \
##    CONFIG.CONST_WIDTH {32} \
##  ] $xlconstant_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
##   connect_bd_intf_net -intf_net axi_noc_0_CH0_DDR4_0 [get_bd_intf_ports ddr4_dimm1] [get_bd_intf_pins axi_noc_0/CH0_DDR4_0]
##   connect_bd_intf_net -intf_net ddr4_dimm1_sma_clk_1 [get_bd_intf_ports ddr4_dimm1_sma_clk] [get_bd_intf_pins axi_noc_0/sys_clk0]
##   connect_bd_intf_net -intf_net dfx_decoupler_0_rp_intf_0 [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins dfx_decoupler_0/rp_intf_0]
##   connect_bd_intf_net -intf_net dfx_decoupler_0_rp_intf_1 [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins dfx_decoupler_0/rp_intf_1]
##   connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins dfx_decoupler_0/s_intf_0] [get_bd_intf_pins smartconnect_0/M00_AXI]
##   connect_bd_intf_net -intf_net smartconnect_0_M01_AXI [get_bd_intf_pins dfx_decoupler_0/s_intf_1] [get_bd_intf_pins smartconnect_0/M01_AXI]
##   connect_bd_intf_net -intf_net smartconnect_0_M02_AXI [get_bd_intf_pins dfx_decoupler_0/s_axi_reg] [get_bd_intf_pins smartconnect_0/M02_AXI]
##   connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_0 [get_bd_intf_pins axi_noc_0/S00_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_0]
##   connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_1 [get_bd_intf_pins axi_noc_0/S01_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_1]
##   connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_2 [get_bd_intf_pins axi_noc_0/S02_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_2]
##   connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_3 [get_bd_intf_pins axi_noc_0/S03_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_3]
##   connect_bd_intf_net -intf_net versal_cips_0_LPD_AXI_NOC_0 [get_bd_intf_pins axi_noc_0/S04_AXI] [get_bd_intf_pins versal_cips_0/LPD_AXI_NOC_0]
##   connect_bd_intf_net -intf_net versal_cips_0_M_AXI_FPD [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins versal_cips_0/M_AXI_FPD]
##   connect_bd_intf_net -intf_net versal_cips_0_PMC_NOC_AXI_0 [get_bd_intf_pins axi_noc_0/S05_AXI] [get_bd_intf_pins versal_cips_0/PMC_NOC_AXI_0]
## 
##   # Create port connections
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins dfx_decoupler_0/intf_0_arstn] [get_bd_pins dfx_decoupler_0/intf_1_arstn] [get_bd_pins dfx_decoupler_0/s_axi_reg_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins smartconnect_0/aresetn]
##   connect_bd_net -net versal_cips_0_fpd_cci_noc_axi0_clk [get_bd_pins axi_noc_0/aclk0] [get_bd_pins versal_cips_0/fpd_cci_noc_axi0_clk]
##   connect_bd_net -net versal_cips_0_fpd_cci_noc_axi1_clk [get_bd_pins axi_noc_0/aclk1] [get_bd_pins versal_cips_0/fpd_cci_noc_axi1_clk]
##   connect_bd_net -net versal_cips_0_fpd_cci_noc_axi2_clk [get_bd_pins axi_noc_0/aclk2] [get_bd_pins versal_cips_0/fpd_cci_noc_axi2_clk]
##   connect_bd_net -net versal_cips_0_fpd_cci_noc_axi3_clk [get_bd_pins axi_noc_0/aclk3] [get_bd_pins versal_cips_0/fpd_cci_noc_axi3_clk]
##   connect_bd_net -net versal_cips_0_lpd_axi_noc_clk [get_bd_pins axi_noc_0/aclk4] [get_bd_pins versal_cips_0/lpd_axi_noc_clk]
##   connect_bd_net -net versal_cips_0_pl0_ref_clk [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins dfx_decoupler_0/aclk] [get_bd_pins dfx_decoupler_0/intf_0_aclk] [get_bd_pins dfx_decoupler_0/intf_1_aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins smartconnect_0/aclk] [get_bd_pins versal_cips_0/m_axi_fpd_aclk] [get_bd_pins versal_cips_0/pl0_ref_clk]
##   connect_bd_net -net versal_cips_0_pl0_resetn [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins versal_cips_0/pl0_resetn]
##   connect_bd_net -net versal_cips_0_pmc_axi_noc_axi0_clk [get_bd_pins axi_noc_0/aclk5] [get_bd_pins versal_cips_0/pmc_axi_noc_axi0_clk]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins xlconstant_0/dout]
## 
##   # Create address segments
##   assign_bd_address -offset 0xA4000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
##   assign_bd_address -offset 0xA4020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_noc_0/S00_AXI/C0_DDR_LOW0] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S04_AXI/C0_DDR_LOW0] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_noc_0/S05_AXI/C0_DDR_LOW0] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_noc_0/S00_AXI/C0_DDR_LOW1] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S04_AXI/C0_DDR_LOW1] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_noc_0/S05_AXI/C0_DDR_LOW1] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_noc_0/S01_AXI/C1_DDR_LOW0] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_noc_0/S01_AXI/C1_DDR_LOW1] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_noc_0/S02_AXI/C2_DDR_LOW0] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_noc_0/S02_AXI/C2_DDR_LOW1] -force
##   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_noc_0/S03_AXI/C3_DDR_LOW0] -force
##   assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_noc_0/S03_AXI/C3_DDR_LOW1] -force
##   assign_bd_address -offset 0xA4010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs dfx_decoupler_0/s_axi_reg/Reg] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2878.375 ; gain = 83.910 ; free physical = 48009 ; free virtual = 146486
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3055.473 ; gain = 156.320 ; free physical = 45405 ; free virtual = 143866
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/versal_cips_0/M_AXI_FPD' at <0xA400_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/versal_cips_0/M_AXI_FPD' at <0xA402_0000 [ 64K ]>.
Slave segment '/axi_noc_0/S00_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S04_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/LPD_AXI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S05_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/PMC_NOC_AXI_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S00_AXI/C0_DDR_LOW1' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S04_AXI/C0_DDR_LOW1' is being assigned into address space '/versal_cips_0/LPD_AXI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S05_AXI/C0_DDR_LOW1' is being assigned into address space '/versal_cips_0/PMC_NOC_AXI_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S01_AXI/C1_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_1' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S01_AXI/C1_DDR_LOW1' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_1' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S02_AXI/C2_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_2' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S02_AXI/C2_DDR_LOW1' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_2' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/axi_noc_0/S03_AXI/C3_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_3' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S03_AXI/C3_DDR_LOW1' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_3' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/dfx_decoupler_0/s_axi_reg/Reg' is being assigned into address space '/versal_cips_0/M_AXI_FPD' at <0xA401_0000 [ 64K ]>.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 91251f3e
NoC Constraints | Checksum: bf5a286d
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 20e0c0b2
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /dfx_decoupler_0/s_intf_0(0) and /smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /dfx_decoupler_0/s_intf_0(0) and /smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S00_AXI(17) and /versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3223.812 ; gain = 145.559 ; free physical = 41815 ; free virtual = 140065
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
# source create_rp1_bdc.tcl
## group_bd_cells rp1 [get_bd_cells axi_bram_ctrl_0] [get_bd_cells xlconstant_0] [get_bd_cells axi_gpio_0] [get_bd_cells axi_bram_ctrl_0_bram]
## group_bd_cells static_region [get_bd_cells smartconnect_0] [get_bd_cells versal_cips_0] [get_bd_cells dfx_decoupler_0] [get_bd_cells axi_noc_0] [get_bd_cells proc_sys_reset_0]
## regenerate_bd_layout
## validate_bd_design
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3293.430 ; gain = 64.383 ; free physical = 44810 ; free virtual = 143125
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
## set curdesign [current_bd_design]
## create_bd_design -cell [get_bd_cells /rp1] rp1rm1
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm1/rp1rm1.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] rp1rm1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] rp1rm1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_AXI' at <0xA400_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI1' at <0xA402_0000 [ 64K ]>.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm1/rp1rm1.bd> 
## current_bd_design $curdesign
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] rp1rm1_inst_0_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] rp1rm1_inst_0_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_AXI' at <0xA400_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI1' at <0xA402_0000 [ 64K ]>.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/ui/bd_61fdcf3.ui> 
## set new_cell [create_bd_cell -type container -reference rp1rm1 rp1_temp]
## replace_bd_cell [get_bd_cells /rp1] $new_cell
## delete_bd_objs  [get_bd_cells /rp1]
## set_property name rp1 $new_cell
## current_bd_design [get_bd_designs rp1rm1]
## update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
## current_bd_design [get_bd_designs design_1]
## upgrade_bd_cells [get_bd_cells rp1]
INFO: [BD 41-1162] The cell '/rp1' is already at its latest version.
## validate_bd_design
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3429.488 ; gain = 0.000 ; free physical = 44654 ; free virtual = 143058
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
# source enable_dfx_bdc.tcl
## current_bd_design [get_bd_designs design_1]
## set_property -dict [list CONFIG.ENABLE_DFX {true}] [get_bd_cells rp1]
## set_property -dict [list CONFIG.LOCK_PROPAGATE {true}] [get_bd_cells rp1]
## validate_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI':
*  <0xA400_0000 [ 8K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI1':
*  <0xA402_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3429.488 ; gain = 0.000 ; free physical = 45871 ; free virtual = 144284
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
# source create_rp1rm2.tcl 
## set curdesign [current_bd_design]
## create_bd_design -boundary_from_container [get_bd_cells /rp1] rp1rm2
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm2/rp1rm2.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm2/rp1rm2.bd> 
## current_bd_design $curdesign
## set_property -dict [list CONFIG.LIST_SYNTH_BD {rp1rm1.bd:rp1rm2.bd} CONFIG.LIST_SIM_BD {rp1rm1.bd:rp1rm2.bd}] [get_bd_cells /rp1]
WARNING: [BD 41-2628] The file 'design_1' has not been generated for Synthesis and/or Implementation target(s). Any completed Synthesis run with 'design_1' as the top module will be set to Stale.
## current_bd_design [get_bd_designs rp1rm2]
## update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
## regenerate_bd_layout
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] rp1rm2_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] rp1rm2_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
## create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
## set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {0xC00100F}] [get_bd_cells xlconstant_0]
## set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
## connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
## connect_bd_intf_net [get_bd_intf_ports S_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
## connect_bd_intf_net [get_bd_intf_ports S_AXI1] [get_bd_intf_pins axi_gpio_0/S_AXI]
## connect_bd_net [get_bd_ports s_axi_aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
## connect_bd_net [get_bd_ports s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk]
## connect_bd_net [get_bd_ports s_axi_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
## connect_bd_net [get_bd_ports s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
## apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
## apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
## set_property APERTURES {0xA400_0000 8K} [get_bd_intf_ports /S_AXI]
## set_property APERTURES {0xA402_0000 64K} [get_bd_intf_ports /S_AXI1]
## assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_AXI' at <0xA400_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI1' at <0xA402_0000 [ 64K ]>.
## validate_bd_design
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm2/rp1rm2.bd> 
# source create_rp1rm3.tcl
## current_bd_design [get_bd_designs design_1]
## set curdesign [current_bd_design]
## create_bd_design -boundary_from_container [get_bd_cells /rp1] rp1rm3
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm3/rp1rm3.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm3/rp1rm3.bd> 
## current_bd_design $curdesign
## set_property -dict [list CONFIG.LIST_SYNTH_BD {rp1rm1.bd:rp1rm2.bd:rp1rm3.bd} CONFIG.LIST_SIM_BD {rp1rm1.bd:rp1rm2.bd:rp1rm3.bd}] [get_bd_cells /rp1]
WARNING: [BD 41-2628] The file 'design_1' has not been generated for Synthesis and/or Implementation target(s). Any completed Synthesis run with 'design_1' as the top module will be set to Stale.
## current_bd_design [get_bd_designs rp1rm3]
## update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
## regenerate_bd_layout
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] rp1rm3_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] rp1rm3_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
## create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
## set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {0xC00100F}] [get_bd_cells xlconstant_0]
## set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
## connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <GPIO>.
## connect_bd_intf_net [get_bd_intf_ports S_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
## connect_bd_intf_net [get_bd_intf_ports S_AXI1] [get_bd_intf_pins axi_gpio_0/S_AXI]
## connect_bd_net [get_bd_ports s_axi_aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
## connect_bd_net [get_bd_ports s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk]
## connect_bd_net [get_bd_ports s_axi_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
## connect_bd_net [get_bd_ports s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
## apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
## apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
## copy_bd_objs /  [get_bd_cells {axi_gpio_0 xlconstant_0}]
## set_property -dict [list CONFIG.CONST_VAL {0xFACEFEED}] [get_bd_cells xlconstant_1]
## connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axi_gpio_1/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_i> is being overridden by the user with net <xlconstant_1_dout>. This pin will not be connected as a part of interface connection <GPIO>.
## connect_bd_net [get_bd_ports s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk]
## connect_bd_net [get_bd_ports s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn]
## make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_1/S_AXI]
## set_property APERTURES {0xA400_0000 8K} [get_bd_intf_ports /S_AXI]
## set_property APERTURES {0xA402_0000 64K} [get_bd_intf_ports /S_AXI1]
## set_property APERTURES {{{0xA403_0000 64K}}} [get_bd_intf_ports /S_AXI_0]
## assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_AXI' at <0xA400_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI1' at <0xA402_0000 [ 64K ]>.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/S_AXI_0' at <0xA403_0000 [ 64K ]>.
## validate_bd_design
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm3/rp1rm3.bd> 
# source update_rm_boundary.tcl
## current_bd_design [get_bd_designs design_1]
## set_property -dict [list CONFIG.LOCK_PROPAGATE {false}] [get_bd_cells rp1]
## update_bd_boundaries [ get_bd_cells /rp1 ] -from_bd rp1rm3.bd	
INFO: [BD 41-2604] Updated the existing boundary port s_axi_araddr of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_arburst of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_arcache of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_arlen of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_arlock of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_arprot of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_arready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_arsize of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_arvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awaddr of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awburst of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awcache of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awlen of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awlock of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awprot of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awsize of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_awvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_bready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_bresp of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_bvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_rdata of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_rlast of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_rready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_rresp of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_rvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_wdata of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_wlast of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_wready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_wstrb of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_wvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_araddr of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_arready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_arvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_awaddr of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_awready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_awvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_bready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_bresp of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_bvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_rdata of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_rready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_rresp of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_rvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_wdata of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_wready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_wstrb of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi1_wvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_araddr of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_arready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_arvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_awaddr of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_awready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_awvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_bready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_bresp of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_bvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_rdata of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_rready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_rresp of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_rvalid of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_wdata of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_wready of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_wstrb of design rp1rm1

INFO: [BD 41-2604] Updated the existing boundary port s_axi_0_wvalid of design rp1rm1

INFO: [BD 41-2603] Updated the existing boundary interface s_axi of design rp1rm1

INFO: [BD 41-2603] Updated the existing boundary interface s_axi1 of design rp1rm1

INFO: [BD 41-2598] Added New Bus Interface S_AXI_0  to design rp1rm1
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm1/rp1rm1.bd> 
INFO: [BD 41-2592] Updated boundary pins and interfaces of variant design rp1rm1.bd with active variant rp1rm3.bd design boundary. Some connections may have been removed or design may be stale. Connections have to be updated manually, validate the diagram and refresh the block container /rp1
INFO: [BD 41-2598] Added New Bus Interface S_AXI_0  to design rp1rm2
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm2/rp1rm2.bd> 
INFO: [BD 41-2592] Updated boundary pins and interfaces of variant design rp1rm2.bd with active variant rp1rm3.bd design boundary. Some connections may have been removed or design may be stale. Connections have to be updated manually, validate the diagram and refresh the block container /rp1
## upgrade_bd_cells [get_bd_cells /rp1]
INFO: [BD 41-1794] Referenced block design(rp1rm1.bd) is not validated, the design will be opening in background if not open and then validating...
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm1/rp1rm1.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] rp1rm1_inst_0_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] rp1rm1_inst_0_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'rp1rm1.bd' of Block Design Container </rp1>
WARNING: [BD 41-2628] The file 'design_1.bd' has not been generated for Synthesis and Implementation target(s). Any completed Synthesis run with 'design_1.bd' as the top module will be set to Stale.
## current_bd_design [get_bd_designs rp1rm2]
## validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/S_AXI_0' to master interface '/S_AXI_0'. Please either complete or remove this path to resolve.
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm2/rp1rm2.bd> 
## current_bd_design [get_bd_designs rp1rm1]
## validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
## save_bd_design
## current_bd_design [get_bd_designs design_1]
## upgrade_bd_cells [get_bd_cells /rp1]
INFO: [BD 41-1162] The cell '/rp1' is already at its latest version.
WARNING: [BD 41-2628] The file 'design_1.bd' has not been generated for Synthesis and Implementation target(s). Any completed Synthesis run with 'design_1.bd' as the top module will be set to Stale.
# source update_top_bd.tcl
## set_property -dict [list CONFIG.ALL_PARAMS {HAS_AXI_LITE 1 INTF {intf_0 {ID 0 VLNV xilinx.com:interface:aximm_rtl:1.0 MODE slave SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWADDR {PRESENT 1 WIDTH 13} AWLEN {PRESENT 1 WIDTH 8} AWSIZE {PRESENT 1 WIDTH 3} AWBURST {PRESENT 1 WIDTH 2} AWLOCK {PRESENT 1 WIDTH 1} AWCACHE {PRESENT 1 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} AWREGION {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID {PRESENT 0 WIDTH 0} WDATA {PRESENT 1 WIDTH 32} WSTRB {PRESENT 1 WIDTH 4} WLAST {PRESENT 1 WIDTH 1} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BRESP {PRESENT 1 WIDTH 2} BUSER {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARADDR {PRESENT 1 WIDTH 13} ARLEN {PRESENT 1 WIDTH 8} ARSIZE {PRESENT 1 WIDTH 3} ARBURST {PRESENT 1 WIDTH 2} ARLOCK {PRESENT 1 WIDTH 1} ARCACHE {PRESENT 1 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} ARREGION {PRESENT 1 WIDTH 4} ARQOS {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RDATA {PRESENT 1 WIDTH 32} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 1 WIDTH 1} RUSER {PRESENT 0 WIDTH 0}}} intf_1 {ID 1 VLNV xilinx.com:interface:aximm_rtl:1.0 MODE slave SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWADDR {PRESENT 1 WIDTH 9} AWLEN {PRESENT 0 WIDTH 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0 WIDTH 1} AWCACHE {PRESENT 0 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} AWREGION {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID {PRESENT 0 WIDTH 0} WDATA {PRESENT 1 WIDTH 32} WSTRB {PRESENT 1 WIDTH 4} WLAST {PRESENT 0 WIDTH 1} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BRESP {PRESENT 1 WIDTH 2} BUSER {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARADDR {PRESENT 1 WIDTH 9} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1} ARCACHE {PRESENT 0 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} ARREGION {PRESENT 1 WIDTH 4} ARQOS {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RDATA {PRESENT 1 WIDTH 32} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} RUSER {PRESENT 0 WIDTH 0}} PROTOCOL axi4lite} intf_2 {ID 2 MODE slave VLNV xilinx.com:interface:aximm_rtl:1.0 PROTOCOL axi4lite SIGNALS {ARVALID {PRESENT 1} ARREADY {PRESENT 1} AWVALID {PRESENT 1} AWREADY {PRESENT 1} BVALID {PRESENT 1} BREADY {PRESENT 1} RVALID {PRESENT 1} RREADY {PRESENT 1} WVALID {PRESENT 1} WREADY {PRESENT 1} AWADDR {PRESENT 1} AWLEN {PRESENT 0} AWSIZE {PRESENT 0} AWBURST {PRESENT 0} AWLOCK {PRESENT 0} AWCACHE {PRESENT 0} AWPROT {PRESENT 1} WDATA {PRESENT 1} WSTRB {PRESENT 1} WLAST {PRESENT 0} BRESP {PRESENT 1} ARADDR {PRESENT 1} ARLEN {PRESENT 0} ARSIZE {PRESENT 0} ARBURST {PRESENT 0} ARLOCK {PRESENT 0} ARCACHE {PRESENT 0} ARPROT {PRESENT 1} RDATA {PRESENT 1} RRESP {PRESENT 1} RLAST {PRESENT 0}}}} HAS_SIGNAL_CONTROL 0 HAS_SIGNAL_STATUS 0 IPI_PROP_COUNT 5} CONFIG.GUI_SELECT_INTERFACE {2} CONFIG.GUI_INTERFACE_NAME {intf_2} CONFIG.GUI_SELECT_VLNV {xilinx.com:interface:aximm_rtl:1.0} CONFIG.GUI_INTERFACE_PROTOCOL {axi4lite} CONFIG.GUI_SELECT_MODE {slave} CONFIG.GUI_SIGNAL_SELECT_0 {ARVALID} CONFIG.GUI_SIGNAL_SELECT_1 {ARREADY} CONFIG.GUI_SIGNAL_SELECT_2 {AWVALID} CONFIG.GUI_SIGNAL_SELECT_3 {AWREADY} CONFIG.GUI_SIGNAL_SELECT_4 {BVALID} CONFIG.GUI_SIGNAL_SELECT_5 {BREADY} CONFIG.GUI_SIGNAL_SELECT_6 {RVALID} CONFIG.GUI_SIGNAL_SELECT_7 {RREADY} CONFIG.GUI_SIGNAL_SELECT_8 {WVALID} CONFIG.GUI_SIGNAL_SELECT_9 {WREADY} CONFIG.GUI_SIGNAL_DECOUPLED_0 {true} CONFIG.GUI_SIGNAL_DECOUPLED_1 {true} CONFIG.GUI_SIGNAL_DECOUPLED_2 {true} CONFIG.GUI_SIGNAL_DECOUPLED_3 {true} CONFIG.GUI_SIGNAL_DECOUPLED_4 {true} CONFIG.GUI_SIGNAL_DECOUPLED_5 {true} CONFIG.GUI_SIGNAL_DECOUPLED_6 {true} CONFIG.GUI_SIGNAL_DECOUPLED_7 {true} CONFIG.GUI_SIGNAL_DECOUPLED_8 {true} CONFIG.GUI_SIGNAL_DECOUPLED_9 {true} CONFIG.GUI_SIGNAL_PRESENT_0 {true} CONFIG.GUI_SIGNAL_PRESENT_1 {true} CONFIG.GUI_SIGNAL_PRESENT_2 {true} CONFIG.GUI_SIGNAL_PRESENT_3 {true} CONFIG.GUI_SIGNAL_PRESENT_4 {true} CONFIG.GUI_SIGNAL_PRESENT_5 {true} CONFIG.GUI_SIGNAL_PRESENT_6 {true} CONFIG.GUI_SIGNAL_PRESENT_7 {true} CONFIG.GUI_SIGNAL_PRESENT_8 {true} CONFIG.GUI_SIGNAL_PRESENT_9 {true}] [get_bd_cells static_region/dfx_decoupler_0]
## set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells static_region/smartconnect_0]
## connect_bd_net [get_bd_pins static_region/dfx_decoupler_0/intf_2_aclk] [get_bd_pins static_region/versal_cips_0/pl0_ref_clk]
## connect_bd_net [get_bd_pins static_region/dfx_decoupler_0/intf_2_arstn] [get_bd_pins static_region/proc_sys_reset_0/peripheral_aresetn]
## connect_bd_intf_net -boundary_type upper [get_bd_intf_pins rp1/S_AXI_0] [get_bd_intf_pins static_region/dfx_decoupler_0/rp_intf_2]
## connect_bd_intf_net [get_bd_intf_pins static_region/dfx_decoupler_0/s_intf_2] [get_bd_intf_pins static_region/smartconnect_0/M03_AXI]
## validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/static_region/versal_cips_0/M_AXI_FPD' to master interface '/rp1/S_AXI_0'. Please either complete or remove this path to resolve.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] rp1rm2_inst_0_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] rp1rm2_inst_0_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_AXI' at <0xA400_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI1' at <0xA402_0000 [ 64K ]>.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/ui/bd_b7769f32.ui> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] rp1rm3_inst_0_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] rp1rm3_inst_0_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_AXI' at <0xA400_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/S_AXI1' at <0xA402_0000 [ 64K ]>.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/S_AXI_0' at <0xA403_0000 [ 64K ]>.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ui/bd_68cd6171.ui> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI':
*  <0xA400_0000 [ 8K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI1':
*  <0xA402_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI_0':
*  <0xA403_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Validating instantiation of 'rp1rm2.bd' as part of Block Design Container </rp1>
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Validating instantiation of 'rp1rm3.bd' as part of Block Design Container </rp1>
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3576.418 ; gain = 76.969 ; free physical = 41493 ; free virtual = 140038
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
# source match_aperture.tcl
## current_bd_design [get_bd_designs rp1rm1]
## set_property APERTURES {0xA400_0000 8K} [get_bd_intf_ports /S_AXI]
## set_property APERTURES {0xA402_0000 64K} [get_bd_intf_ports /S_AXI1]
## set_property APERTURES {0xA403_0000 64K} [get_bd_intf_ports /S_AXI_0]
## validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/S_AXI_0' to master interface '/S_AXI_0'. Please either complete or remove this path to resolve.
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm1/rp1rm1.bd> 
## current_bd_design [get_bd_designs rp1rm2]
## set_property APERTURES {0xA400_0000 8K} [get_bd_intf_ports /S_AXI]
## set_property APERTURES {0xA402_0000 64K} [get_bd_intf_ports /S_AXI1]
## set_property APERTURES {0xA403_0000 64K} [get_bd_intf_ports /S_AXI_0]
## validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/S_AXI_0' to master interface '/S_AXI_0'. Please either complete or remove this path to resolve.
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm2/rp1rm2.bd> 
## current_bd_design [get_bd_designs rp1rm3]
## set_property APERTURES {0xA400_0000 8K} [get_bd_intf_ports /S_AXI]
## set_property APERTURES {0xA402_0000 64K} [get_bd_intf_ports /S_AXI1]
## set_property APERTURES {0xA403_0000 64K} [get_bd_intf_ports /S_AXI_0]
## validate_bd_design
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/rp1rm3/rp1rm3.bd> 
## current_bd_design [get_bd_designs design_1]
## upgrade_bd_cells [get_bd_cells rp1]
INFO: [BD 41-1162] The cell '/rp1' is already at its latest version.
WARNING: [BD 41-2628] The file 'design_1.bd' has not been generated for Synthesis and Implementation target(s). Any completed Synthesis run with 'design_1.bd' as the top module will be set to Stale.
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
## validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/static_region/versal_cips_0/M_AXI_FPD' to master interface '/rp1/S_AXI_0'. Please either complete or remove this path to resolve.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI':
*  <0xA400_0000 [ 8K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI1':
*  <0xA402_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI_0':
*  <0xA403_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b5eb6419
NoC Constraints | Checksum: 7976ea9b
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 5e00792f
INFO: [Ipconfig 75-108] Writing file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Validating instantiation of 'rp1rm2.bd' as part of Block Design Container </rp1>
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Validating instantiation of 'rp1rm3.bd' as part of Block Design Container </rp1>
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /static_region/dfx_decoupler_0/s_intf_0(0) and /static_region/smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S00_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S01_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S02_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S03_AXI(17) and /static_region/versal_cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /static_region/axi_noc_0/S04_AXI(17) and /static_region/versal_cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3576.418 ; gain = 0.000 ; free physical = 42541 ; free virtual = 141044
## save_bd_design
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
# source run_impl.tcl
## make_wrapper -files [get_files ../vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI':
*  <0xA400_0000 [ 8K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI1':
*  <0xA402_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI_0':
*  <0xA403_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
## add_files -norecurse ../vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
## update_compile_order -fileset sources_1
## add_files -fileset constrs_1 -norecurse ../constraints/pblocks.xdc
## add_files -fileset constrs_1 -norecurse ../constraints/io.xdc
## import_files -fileset constrs_1 [get_files io.xdc]
## import_files -fileset constrs_1 [get_files pblocks.xdc]
## generate_target all [get_files ../vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI':
*  <0xA400_0000 [ 8K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI1':
*  <0xA402_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI_0':
*  <0xA403_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S04_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S04_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/hw_handoff/design_1_axi_noc_0_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/hw_handoff/design_1_axi_noc_0_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/design_1_axi_noc_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/axi_noc_0 .
CONFIG.HAS_AXI_LITE                                 1
CONFIG.HAS_AXIS_CONTROL                             0
CONFIG.HAS_AXIS_STATUS                              0
CONFIG.HAS_SIGNAL_CONTROL                           0
CONFIG.HAS_SIGNAL_STATUS                            0
CONFIG.ALWAYS_HAVE_AXI_CLK                          0
CONFIG.INTF.intf_0.VLNV                             xilinx.com:interface:aximm_rtl:1.0
CONFIG.INTF.intf_0.PROTOCOL                         axi4
CONFIG.INTF.intf_0.MODE                             slave
CONFIG.INTF.intf_0.CDC_STAGES                       0
CONFIG.INTF.intf_0.SIGNAL.ARVALID.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARVALID.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.ARVALID.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARVALID.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARVALID.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARREADY.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARREADY.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.ARREADY.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARREADY.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARREADY.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWVALID.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWVALID.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.AWVALID.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWVALID.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWVALID.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWREADY.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DECOUPLED         1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWREADY.WIDTH             1
CONFIG.INTF.intf_0.SIGNAL.AWREADY.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWREADY.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWREADY.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.BVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.BVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.BVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.BVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.BVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.BREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.BREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.BREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.BREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.BREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.RVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.RVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.RVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.RVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.RREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.RREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.RREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.RREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WVALID.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.WVALID.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.WVALID.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.WVALID.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.WVALID.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WREADY.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DECOUPLED          1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.WREADY.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.WREADY.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.WREADY.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.WREADY.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWID.PRESENT              0
CONFIG.INTF.intf_0.SIGNAL.AWID.DECOUPLED            0
CONFIG.INTF.intf_0.SIGNAL.AWID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_0.SIGNAL.AWID.WIDTH                0
CONFIG.INTF.intf_0.SIGNAL.AWID.DIRECTION            s
CONFIG.INTF.intf_0.SIGNAL.AWID.RESOURCE             infer
CONFIG.INTF.intf_0.SIGNAL.AWID.MANAGEMENT           auto
CONFIG.INTF.intf_0.SIGNAL.AWADDR.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWADDR.WIDTH              32
CONFIG.INTF.intf_0.SIGNAL.AWADDR.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWADDR.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWADDR.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWLEN.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.AWLEN.WIDTH               8
CONFIG.INTF.intf_0.SIGNAL.AWLEN.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.AWLEN.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.AWLEN.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWBURST.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWBURST.WIDTH             2
CONFIG.INTF.intf_0.SIGNAL.AWBURST.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWBURST.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWBURST.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.WIDTH             4
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.AWCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.AWPROT.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWPROT.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.AWPROT.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWPROT.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWPROT.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.AWREGION.PRESENT          1
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DECOUPLED        0
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_0.SIGNAL.AWREGION.WIDTH            4
CONFIG.INTF.intf_0.SIGNAL.AWREGION.DIRECTION        s
CONFIG.INTF.intf_0.SIGNAL.AWREGION.RESOURCE         infer
CONFIG.INTF.intf_0.SIGNAL.AWREGION.MANAGEMENT       auto
CONFIG.INTF.intf_0.SIGNAL.AWQOS.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.AWQOS.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.AWQOS.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.AWQOS.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.AWQOS.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.AWUSER.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.WIDTH              0
CONFIG.INTF.intf_0.SIGNAL.AWUSER.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.AWUSER.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.AWUSER.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.WID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.WID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.WID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.WID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.WID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.WID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.WID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.WDATA.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.WDATA.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WDATA.WIDTH               32
CONFIG.INTF.intf_0.SIGNAL.WDATA.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WDATA.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WDATA.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WSTRB.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WSTRB.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.WSTRB.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WSTRB.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WSTRB.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WLAST.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.WLAST.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WLAST.WIDTH               1
CONFIG.INTF.intf_0.SIGNAL.WLAST.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WLAST.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WLAST.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.WUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.WUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.WUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.WUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.WUSER.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.BID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.BID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.BID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.BID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.BID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.BID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.BID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.BRESP.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.BRESP.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.BRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.BRESP.WIDTH               2
CONFIG.INTF.intf_0.SIGNAL.BRESP.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.BRESP.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.BRESP.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.BUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.BUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.BUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.BUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.BUSER.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARID.PRESENT              0
CONFIG.INTF.intf_0.SIGNAL.ARID.DECOUPLED            0
CONFIG.INTF.intf_0.SIGNAL.ARID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_0.SIGNAL.ARID.WIDTH                0
CONFIG.INTF.intf_0.SIGNAL.ARID.DIRECTION            s
CONFIG.INTF.intf_0.SIGNAL.ARID.RESOURCE             infer
CONFIG.INTF.intf_0.SIGNAL.ARID.MANAGEMENT           auto
CONFIG.INTF.intf_0.SIGNAL.ARADDR.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARADDR.WIDTH              32
CONFIG.INTF.intf_0.SIGNAL.ARADDR.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARADDR.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARADDR.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARLEN.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.ARLEN.WIDTH               8
CONFIG.INTF.intf_0.SIGNAL.ARLEN.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.ARLEN.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.ARLEN.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARBURST.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARBURST.WIDTH             2
CONFIG.INTF.intf_0.SIGNAL.ARBURST.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARBURST.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARBURST.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.WIDTH              1
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.PRESENT           1
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DECOUPLED         0
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.WIDTH             4
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.DIRECTION         s
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.RESOURCE          infer
CONFIG.INTF.intf_0.SIGNAL.ARCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_0.SIGNAL.ARPROT.PRESENT            1
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARPROT.WIDTH              3
CONFIG.INTF.intf_0.SIGNAL.ARPROT.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARPROT.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARPROT.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.ARREGION.PRESENT          1
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DECOUPLED        0
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_0.SIGNAL.ARREGION.WIDTH            4
CONFIG.INTF.intf_0.SIGNAL.ARREGION.DIRECTION        s
CONFIG.INTF.intf_0.SIGNAL.ARREGION.RESOURCE         infer
CONFIG.INTF.intf_0.SIGNAL.ARREGION.MANAGEMENT       auto
CONFIG.INTF.intf_0.SIGNAL.ARQOS.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.ARQOS.WIDTH               4
CONFIG.INTF.intf_0.SIGNAL.ARQOS.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.ARQOS.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.ARQOS.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.ARUSER.PRESENT            0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DECOUPLED          0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.WIDTH              0
CONFIG.INTF.intf_0.SIGNAL.ARUSER.DIRECTION          s
CONFIG.INTF.intf_0.SIGNAL.ARUSER.RESOURCE           infer
CONFIG.INTF.intf_0.SIGNAL.ARUSER.MANAGEMENT         auto
CONFIG.INTF.intf_0.SIGNAL.RID.PRESENT               0
CONFIG.INTF.intf_0.SIGNAL.RID.DECOUPLED             0
CONFIG.INTF.intf_0.SIGNAL.RID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_0.SIGNAL.RID.WIDTH                 0
CONFIG.INTF.intf_0.SIGNAL.RID.DIRECTION             s
CONFIG.INTF.intf_0.SIGNAL.RID.RESOURCE              infer
CONFIG.INTF.intf_0.SIGNAL.RID.MANAGEMENT            auto
CONFIG.INTF.intf_0.SIGNAL.RDATA.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.RDATA.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RDATA.WIDTH               32
CONFIG.INTF.intf_0.SIGNAL.RDATA.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RDATA.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RDATA.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RRESP.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.RRESP.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RRESP.WIDTH               2
CONFIG.INTF.intf_0.SIGNAL.RRESP.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RRESP.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RRESP.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RLAST.PRESENT             1
CONFIG.INTF.intf_0.SIGNAL.RLAST.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RLAST.WIDTH               1
CONFIG.INTF.intf_0.SIGNAL.RLAST.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RLAST.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RLAST.MANAGEMENT          auto
CONFIG.INTF.intf_0.SIGNAL.RUSER.PRESENT             0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DECOUPLED           0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_0.SIGNAL.RUSER.WIDTH               0
CONFIG.INTF.intf_0.SIGNAL.RUSER.DIRECTION           s
CONFIG.INTF.intf_0.SIGNAL.RUSER.RESOURCE            infer
CONFIG.INTF.intf_0.SIGNAL.RUSER.MANAGEMENT          auto
CONFIG.INTF.intf_1.VLNV                             xilinx.com:interface:aximm_rtl:1.0
CONFIG.INTF.intf_1.PROTOCOL                         axi4lite
CONFIG.INTF.intf_1.MODE                             slave
CONFIG.INTF.intf_1.CDC_STAGES                       0
CONFIG.INTF.intf_1.SIGNAL.ARVALID.PRESENT           1
CONFIG.INTF.intf_1.SIGNAL.ARVALID.DECOUPLED         1
CONFIG.INTF.intf_1.SIGNAL.ARVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_1.SIGNAL.ARVALID.WIDTH             1
CONFIG.INTF.intf_1.SIGNAL.ARVALID.DIRECTION         s
CONFIG.INTF.intf_1.SIGNAL.ARVALID.RESOURCE          infer
CONFIG.INTF.intf_1.SIGNAL.ARVALID.MANAGEMENT        auto
CONFIG.INTF.intf_1.SIGNAL.ARREADY.PRESENT           1
CONFIG.INTF.intf_1.SIGNAL.ARREADY.DECOUPLED         1
CONFIG.INTF.intf_1.SIGNAL.ARREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_1.SIGNAL.ARREADY.WIDTH             1
CONFIG.INTF.intf_1.SIGNAL.ARREADY.DIRECTION         s
CONFIG.INTF.intf_1.SIGNAL.ARREADY.RESOURCE          infer
CONFIG.INTF.intf_1.SIGNAL.ARREADY.MANAGEMENT        auto
CONFIG.INTF.intf_1.SIGNAL.AWVALID.PRESENT           1
CONFIG.INTF.intf_1.SIGNAL.AWVALID.DECOUPLED         1
CONFIG.INTF.intf_1.SIGNAL.AWVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_1.SIGNAL.AWVALID.WIDTH             1
CONFIG.INTF.intf_1.SIGNAL.AWVALID.DIRECTION         s
CONFIG.INTF.intf_1.SIGNAL.AWVALID.RESOURCE          infer
CONFIG.INTF.intf_1.SIGNAL.AWVALID.MANAGEMENT        auto
CONFIG.INTF.intf_1.SIGNAL.AWREADY.PRESENT           1
CONFIG.INTF.intf_1.SIGNAL.AWREADY.DECOUPLED         1
CONFIG.INTF.intf_1.SIGNAL.AWREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_1.SIGNAL.AWREADY.WIDTH             1
CONFIG.INTF.intf_1.SIGNAL.AWREADY.DIRECTION         s
CONFIG.INTF.intf_1.SIGNAL.AWREADY.RESOURCE          infer
CONFIG.INTF.intf_1.SIGNAL.AWREADY.MANAGEMENT        auto
CONFIG.INTF.intf_1.SIGNAL.BVALID.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.BVALID.DECOUPLED          1
CONFIG.INTF.intf_1.SIGNAL.BVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.BVALID.WIDTH              1
CONFIG.INTF.intf_1.SIGNAL.BVALID.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.BVALID.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.BVALID.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.BREADY.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.BREADY.DECOUPLED          1
CONFIG.INTF.intf_1.SIGNAL.BREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.BREADY.WIDTH              1
CONFIG.INTF.intf_1.SIGNAL.BREADY.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.BREADY.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.BREADY.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.RVALID.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.RVALID.DECOUPLED          1
CONFIG.INTF.intf_1.SIGNAL.RVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.RVALID.WIDTH              1
CONFIG.INTF.intf_1.SIGNAL.RVALID.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.RVALID.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.RVALID.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.RREADY.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.RREADY.DECOUPLED          1
CONFIG.INTF.intf_1.SIGNAL.RREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.RREADY.WIDTH              1
CONFIG.INTF.intf_1.SIGNAL.RREADY.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.RREADY.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.RREADY.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.WVALID.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.WVALID.DECOUPLED          1
CONFIG.INTF.intf_1.SIGNAL.WVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.WVALID.WIDTH              1
CONFIG.INTF.intf_1.SIGNAL.WVALID.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.WVALID.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.WVALID.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.WREADY.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.WREADY.DECOUPLED          1
CONFIG.INTF.intf_1.SIGNAL.WREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.WREADY.WIDTH              1
CONFIG.INTF.intf_1.SIGNAL.WREADY.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.WREADY.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.WREADY.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.AWID.PRESENT              0
CONFIG.INTF.intf_1.SIGNAL.AWID.DECOUPLED            0
CONFIG.INTF.intf_1.SIGNAL.AWID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_1.SIGNAL.AWID.WIDTH                0
CONFIG.INTF.intf_1.SIGNAL.AWID.DIRECTION            s
CONFIG.INTF.intf_1.SIGNAL.AWID.RESOURCE             infer
CONFIG.INTF.intf_1.SIGNAL.AWID.MANAGEMENT           auto
CONFIG.INTF.intf_1.SIGNAL.AWADDR.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.AWADDR.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.AWADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.AWADDR.WIDTH              32
CONFIG.INTF.intf_1.SIGNAL.AWADDR.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.AWADDR.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.AWADDR.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.AWLEN.PRESENT             0
CONFIG.INTF.intf_1.SIGNAL.AWLEN.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.AWLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.AWLEN.WIDTH               8
CONFIG.INTF.intf_1.SIGNAL.AWLEN.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.AWLEN.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.AWLEN.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.AWSIZE.PRESENT            0
CONFIG.INTF.intf_1.SIGNAL.AWSIZE.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.AWSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.AWSIZE.WIDTH              3
CONFIG.INTF.intf_1.SIGNAL.AWSIZE.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.AWSIZE.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.AWSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.AWBURST.PRESENT           0
CONFIG.INTF.intf_1.SIGNAL.AWBURST.DECOUPLED         0
CONFIG.INTF.intf_1.SIGNAL.AWBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_1.SIGNAL.AWBURST.WIDTH             2
CONFIG.INTF.intf_1.SIGNAL.AWBURST.DIRECTION         s
CONFIG.INTF.intf_1.SIGNAL.AWBURST.RESOURCE          infer
CONFIG.INTF.intf_1.SIGNAL.AWBURST.MANAGEMENT        auto
CONFIG.INTF.intf_1.SIGNAL.AWLOCK.PRESENT            0
CONFIG.INTF.intf_1.SIGNAL.AWLOCK.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.AWLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.AWLOCK.WIDTH              1
CONFIG.INTF.intf_1.SIGNAL.AWLOCK.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.AWLOCK.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.AWLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.AWCACHE.PRESENT           0
CONFIG.INTF.intf_1.SIGNAL.AWCACHE.DECOUPLED         0
CONFIG.INTF.intf_1.SIGNAL.AWCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_1.SIGNAL.AWCACHE.WIDTH             4
CONFIG.INTF.intf_1.SIGNAL.AWCACHE.DIRECTION         s
CONFIG.INTF.intf_1.SIGNAL.AWCACHE.RESOURCE          infer
CONFIG.INTF.intf_1.SIGNAL.AWCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_1.SIGNAL.AWPROT.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.AWPROT.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.AWPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.AWPROT.WIDTH              3
CONFIG.INTF.intf_1.SIGNAL.AWPROT.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.AWPROT.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.AWPROT.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.AWREGION.PRESENT          1
CONFIG.INTF.intf_1.SIGNAL.AWREGION.DECOUPLED        0
CONFIG.INTF.intf_1.SIGNAL.AWREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_1.SIGNAL.AWREGION.WIDTH            4
CONFIG.INTF.intf_1.SIGNAL.AWREGION.DIRECTION        s
CONFIG.INTF.intf_1.SIGNAL.AWREGION.RESOURCE         infer
CONFIG.INTF.intf_1.SIGNAL.AWREGION.MANAGEMENT       auto
CONFIG.INTF.intf_1.SIGNAL.AWQOS.PRESENT             1
CONFIG.INTF.intf_1.SIGNAL.AWQOS.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.AWQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.AWQOS.WIDTH               4
CONFIG.INTF.intf_1.SIGNAL.AWQOS.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.AWQOS.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.AWQOS.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.AWUSER.PRESENT            0
CONFIG.INTF.intf_1.SIGNAL.AWUSER.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.AWUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.AWUSER.WIDTH              0
CONFIG.INTF.intf_1.SIGNAL.AWUSER.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.AWUSER.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.AWUSER.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.WID.PRESENT               0
CONFIG.INTF.intf_1.SIGNAL.WID.DECOUPLED             0
CONFIG.INTF.intf_1.SIGNAL.WID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_1.SIGNAL.WID.WIDTH                 0
CONFIG.INTF.intf_1.SIGNAL.WID.DIRECTION             s
CONFIG.INTF.intf_1.SIGNAL.WID.RESOURCE              infer
CONFIG.INTF.intf_1.SIGNAL.WID.MANAGEMENT            auto
CONFIG.INTF.intf_1.SIGNAL.WDATA.PRESENT             1
CONFIG.INTF.intf_1.SIGNAL.WDATA.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.WDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.WDATA.WIDTH               32
CONFIG.INTF.intf_1.SIGNAL.WDATA.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.WDATA.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.WDATA.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.WSTRB.PRESENT             1
CONFIG.INTF.intf_1.SIGNAL.WSTRB.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.WSTRB.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.WSTRB.WIDTH               4
CONFIG.INTF.intf_1.SIGNAL.WSTRB.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.WSTRB.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.WSTRB.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.WLAST.PRESENT             0
CONFIG.INTF.intf_1.SIGNAL.WLAST.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.WLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.WLAST.WIDTH               1
CONFIG.INTF.intf_1.SIGNAL.WLAST.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.WLAST.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.WLAST.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.WUSER.PRESENT             0
CONFIG.INTF.intf_1.SIGNAL.WUSER.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.WUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.WUSER.WIDTH               0
CONFIG.INTF.intf_1.SIGNAL.WUSER.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.WUSER.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.WUSER.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.BID.PRESENT               0
CONFIG.INTF.intf_1.SIGNAL.BID.DECOUPLED             0
CONFIG.INTF.intf_1.SIGNAL.BID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_1.SIGNAL.BID.WIDTH                 0
CONFIG.INTF.intf_1.SIGNAL.BID.DIRECTION             s
CONFIG.INTF.intf_1.SIGNAL.BID.RESOURCE              infer
CONFIG.INTF.intf_1.SIGNAL.BID.MANAGEMENT            auto
CONFIG.INTF.intf_1.SIGNAL.BRESP.PRESENT             1
CONFIG.INTF.intf_1.SIGNAL.BRESP.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.BRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.BRESP.WIDTH               2
CONFIG.INTF.intf_1.SIGNAL.BRESP.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.BRESP.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.BRESP.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.BUSER.PRESENT             0
CONFIG.INTF.intf_1.SIGNAL.BUSER.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.BUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.BUSER.WIDTH               0
CONFIG.INTF.intf_1.SIGNAL.BUSER.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.BUSER.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.BUSER.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.ARID.PRESENT              0
CONFIG.INTF.intf_1.SIGNAL.ARID.DECOUPLED            0
CONFIG.INTF.intf_1.SIGNAL.ARID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_1.SIGNAL.ARID.WIDTH                0
CONFIG.INTF.intf_1.SIGNAL.ARID.DIRECTION            s
CONFIG.INTF.intf_1.SIGNAL.ARID.RESOURCE             infer
CONFIG.INTF.intf_1.SIGNAL.ARID.MANAGEMENT           auto
CONFIG.INTF.intf_1.SIGNAL.ARADDR.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.ARADDR.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.ARADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.ARADDR.WIDTH              32
CONFIG.INTF.intf_1.SIGNAL.ARADDR.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.ARADDR.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.ARADDR.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.ARLEN.PRESENT             0
CONFIG.INTF.intf_1.SIGNAL.ARLEN.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.ARLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.ARLEN.WIDTH               8
CONFIG.INTF.intf_1.SIGNAL.ARLEN.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.ARLEN.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.ARLEN.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.ARSIZE.PRESENT            0
CONFIG.INTF.intf_1.SIGNAL.ARSIZE.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.ARSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.ARSIZE.WIDTH              3
CONFIG.INTF.intf_1.SIGNAL.ARSIZE.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.ARSIZE.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.ARSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.ARBURST.PRESENT           0
CONFIG.INTF.intf_1.SIGNAL.ARBURST.DECOUPLED         0
CONFIG.INTF.intf_1.SIGNAL.ARBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_1.SIGNAL.ARBURST.WIDTH             2
CONFIG.INTF.intf_1.SIGNAL.ARBURST.DIRECTION         s
CONFIG.INTF.intf_1.SIGNAL.ARBURST.RESOURCE          infer
CONFIG.INTF.intf_1.SIGNAL.ARBURST.MANAGEMENT        auto
CONFIG.INTF.intf_1.SIGNAL.ARLOCK.PRESENT            0
CONFIG.INTF.intf_1.SIGNAL.ARLOCK.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.ARLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.ARLOCK.WIDTH              1
CONFIG.INTF.intf_1.SIGNAL.ARLOCK.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.ARLOCK.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.ARLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.ARCACHE.PRESENT           0
CONFIG.INTF.intf_1.SIGNAL.ARCACHE.DECOUPLED         0
CONFIG.INTF.intf_1.SIGNAL.ARCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_1.SIGNAL.ARCACHE.WIDTH             4
CONFIG.INTF.intf_1.SIGNAL.ARCACHE.DIRECTION         s
CONFIG.INTF.intf_1.SIGNAL.ARCACHE.RESOURCE          infer
CONFIG.INTF.intf_1.SIGNAL.ARCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_1.SIGNAL.ARPROT.PRESENT            1
CONFIG.INTF.intf_1.SIGNAL.ARPROT.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.ARPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.ARPROT.WIDTH              3
CONFIG.INTF.intf_1.SIGNAL.ARPROT.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.ARPROT.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.ARPROT.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.ARREGION.PRESENT          1
CONFIG.INTF.intf_1.SIGNAL.ARREGION.DECOUPLED        0
CONFIG.INTF.intf_1.SIGNAL.ARREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_1.SIGNAL.ARREGION.WIDTH            4
CONFIG.INTF.intf_1.SIGNAL.ARREGION.DIRECTION        s
CONFIG.INTF.intf_1.SIGNAL.ARREGION.RESOURCE         infer
CONFIG.INTF.intf_1.SIGNAL.ARREGION.MANAGEMENT       auto
CONFIG.INTF.intf_1.SIGNAL.ARQOS.PRESENT             1
CONFIG.INTF.intf_1.SIGNAL.ARQOS.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.ARQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.ARQOS.WIDTH               4
CONFIG.INTF.intf_1.SIGNAL.ARQOS.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.ARQOS.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.ARQOS.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.ARUSER.PRESENT            0
CONFIG.INTF.intf_1.SIGNAL.ARUSER.DECOUPLED          0
CONFIG.INTF.intf_1.SIGNAL.ARUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_1.SIGNAL.ARUSER.WIDTH              0
CONFIG.INTF.intf_1.SIGNAL.ARUSER.DIRECTION          s
CONFIG.INTF.intf_1.SIGNAL.ARUSER.RESOURCE           infer
CONFIG.INTF.intf_1.SIGNAL.ARUSER.MANAGEMENT         auto
CONFIG.INTF.intf_1.SIGNAL.RID.PRESENT               0
CONFIG.INTF.intf_1.SIGNAL.RID.DECOUPLED             0
CONFIG.INTF.intf_1.SIGNAL.RID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_1.SIGNAL.RID.WIDTH                 0
CONFIG.INTF.intf_1.SIGNAL.RID.DIRECTION             s
CONFIG.INTF.intf_1.SIGNAL.RID.RESOURCE              infer
CONFIG.INTF.intf_1.SIGNAL.RID.MANAGEMENT            auto
CONFIG.INTF.intf_1.SIGNAL.RDATA.PRESENT             1
CONFIG.INTF.intf_1.SIGNAL.RDATA.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.RDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.RDATA.WIDTH               32
CONFIG.INTF.intf_1.SIGNAL.RDATA.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.RDATA.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.RDATA.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.RRESP.PRESENT             1
CONFIG.INTF.intf_1.SIGNAL.RRESP.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.RRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.RRESP.WIDTH               2
CONFIG.INTF.intf_1.SIGNAL.RRESP.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.RRESP.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.RRESP.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.RLAST.PRESENT             0
CONFIG.INTF.intf_1.SIGNAL.RLAST.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.RLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.RLAST.WIDTH               1
CONFIG.INTF.intf_1.SIGNAL.RLAST.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.RLAST.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.RLAST.MANAGEMENT          auto
CONFIG.INTF.intf_1.SIGNAL.RUSER.PRESENT             0
CONFIG.INTF.intf_1.SIGNAL.RUSER.DECOUPLED           0
CONFIG.INTF.intf_1.SIGNAL.RUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_1.SIGNAL.RUSER.WIDTH               0
CONFIG.INTF.intf_1.SIGNAL.RUSER.DIRECTION           s
CONFIG.INTF.intf_1.SIGNAL.RUSER.RESOURCE            infer
CONFIG.INTF.intf_1.SIGNAL.RUSER.MANAGEMENT          auto
CONFIG.INTF.intf_2.VLNV                             xilinx.com:interface:aximm_rtl:1.0
CONFIG.INTF.intf_2.PROTOCOL                         axi4lite
CONFIG.INTF.intf_2.MODE                             slave
CONFIG.INTF.intf_2.CDC_STAGES                       0
CONFIG.INTF.intf_2.SIGNAL.ARVALID.PRESENT           1
CONFIG.INTF.intf_2.SIGNAL.ARVALID.DECOUPLED         1
CONFIG.INTF.intf_2.SIGNAL.ARVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_2.SIGNAL.ARVALID.WIDTH             1
CONFIG.INTF.intf_2.SIGNAL.ARVALID.DIRECTION         s
CONFIG.INTF.intf_2.SIGNAL.ARVALID.RESOURCE          infer
CONFIG.INTF.intf_2.SIGNAL.ARVALID.MANAGEMENT        auto
CONFIG.INTF.intf_2.SIGNAL.ARREADY.PRESENT           1
CONFIG.INTF.intf_2.SIGNAL.ARREADY.DECOUPLED         1
CONFIG.INTF.intf_2.SIGNAL.ARREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_2.SIGNAL.ARREADY.WIDTH             1
CONFIG.INTF.intf_2.SIGNAL.ARREADY.DIRECTION         s
CONFIG.INTF.intf_2.SIGNAL.ARREADY.RESOURCE          infer
CONFIG.INTF.intf_2.SIGNAL.ARREADY.MANAGEMENT        auto
CONFIG.INTF.intf_2.SIGNAL.AWVALID.PRESENT           1
CONFIG.INTF.intf_2.SIGNAL.AWVALID.DECOUPLED         1
CONFIG.INTF.intf_2.SIGNAL.AWVALID.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_2.SIGNAL.AWVALID.WIDTH             1
CONFIG.INTF.intf_2.SIGNAL.AWVALID.DIRECTION         s
CONFIG.INTF.intf_2.SIGNAL.AWVALID.RESOURCE          infer
CONFIG.INTF.intf_2.SIGNAL.AWVALID.MANAGEMENT        auto
CONFIG.INTF.intf_2.SIGNAL.AWREADY.PRESENT           1
CONFIG.INTF.intf_2.SIGNAL.AWREADY.DECOUPLED         1
CONFIG.INTF.intf_2.SIGNAL.AWREADY.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_2.SIGNAL.AWREADY.WIDTH             1
CONFIG.INTF.intf_2.SIGNAL.AWREADY.DIRECTION         s
CONFIG.INTF.intf_2.SIGNAL.AWREADY.RESOURCE          infer
CONFIG.INTF.intf_2.SIGNAL.AWREADY.MANAGEMENT        auto
CONFIG.INTF.intf_2.SIGNAL.BVALID.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.BVALID.DECOUPLED          1
CONFIG.INTF.intf_2.SIGNAL.BVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.BVALID.WIDTH              1
CONFIG.INTF.intf_2.SIGNAL.BVALID.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.BVALID.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.BVALID.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.BREADY.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.BREADY.DECOUPLED          1
CONFIG.INTF.intf_2.SIGNAL.BREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.BREADY.WIDTH              1
CONFIG.INTF.intf_2.SIGNAL.BREADY.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.BREADY.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.BREADY.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.RVALID.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.RVALID.DECOUPLED          1
CONFIG.INTF.intf_2.SIGNAL.RVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.RVALID.WIDTH              1
CONFIG.INTF.intf_2.SIGNAL.RVALID.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.RVALID.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.RVALID.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.RREADY.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.RREADY.DECOUPLED          1
CONFIG.INTF.intf_2.SIGNAL.RREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.RREADY.WIDTH              1
CONFIG.INTF.intf_2.SIGNAL.RREADY.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.RREADY.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.RREADY.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.WVALID.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.WVALID.DECOUPLED          1
CONFIG.INTF.intf_2.SIGNAL.WVALID.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.WVALID.WIDTH              1
CONFIG.INTF.intf_2.SIGNAL.WVALID.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.WVALID.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.WVALID.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.WREADY.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.WREADY.DECOUPLED          1
CONFIG.INTF.intf_2.SIGNAL.WREADY.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.WREADY.WIDTH              1
CONFIG.INTF.intf_2.SIGNAL.WREADY.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.WREADY.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.WREADY.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.AWID.PRESENT              0
CONFIG.INTF.intf_2.SIGNAL.AWID.DECOUPLED            0
CONFIG.INTF.intf_2.SIGNAL.AWID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_2.SIGNAL.AWID.WIDTH                0
CONFIG.INTF.intf_2.SIGNAL.AWID.DIRECTION            s
CONFIG.INTF.intf_2.SIGNAL.AWID.RESOURCE             infer
CONFIG.INTF.intf_2.SIGNAL.AWID.MANAGEMENT           auto
CONFIG.INTF.intf_2.SIGNAL.AWADDR.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.AWADDR.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.AWADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.AWADDR.WIDTH              32
CONFIG.INTF.intf_2.SIGNAL.AWADDR.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.AWADDR.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.AWADDR.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.AWLEN.PRESENT             0
CONFIG.INTF.intf_2.SIGNAL.AWLEN.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.AWLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.AWLEN.WIDTH               8
CONFIG.INTF.intf_2.SIGNAL.AWLEN.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.AWLEN.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.AWLEN.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.AWSIZE.PRESENT            0
CONFIG.INTF.intf_2.SIGNAL.AWSIZE.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.AWSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.AWSIZE.WIDTH              3
CONFIG.INTF.intf_2.SIGNAL.AWSIZE.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.AWSIZE.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.AWSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.AWBURST.PRESENT           0
CONFIG.INTF.intf_2.SIGNAL.AWBURST.DECOUPLED         0
CONFIG.INTF.intf_2.SIGNAL.AWBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_2.SIGNAL.AWBURST.WIDTH             2
CONFIG.INTF.intf_2.SIGNAL.AWBURST.DIRECTION         s
CONFIG.INTF.intf_2.SIGNAL.AWBURST.RESOURCE          infer
CONFIG.INTF.intf_2.SIGNAL.AWBURST.MANAGEMENT        auto
CONFIG.INTF.intf_2.SIGNAL.AWLOCK.PRESENT            0
CONFIG.INTF.intf_2.SIGNAL.AWLOCK.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.AWLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.AWLOCK.WIDTH              1
CONFIG.INTF.intf_2.SIGNAL.AWLOCK.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.AWLOCK.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.AWLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.AWCACHE.PRESENT           0
CONFIG.INTF.intf_2.SIGNAL.AWCACHE.DECOUPLED         0
CONFIG.INTF.intf_2.SIGNAL.AWCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_2.SIGNAL.AWCACHE.WIDTH             4
CONFIG.INTF.intf_2.SIGNAL.AWCACHE.DIRECTION         s
CONFIG.INTF.intf_2.SIGNAL.AWCACHE.RESOURCE          infer
CONFIG.INTF.intf_2.SIGNAL.AWCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_2.SIGNAL.AWPROT.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.AWPROT.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.AWPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.AWPROT.WIDTH              3
CONFIG.INTF.intf_2.SIGNAL.AWPROT.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.AWPROT.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.AWPROT.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.AWREGION.PRESENT          1
CONFIG.INTF.intf_2.SIGNAL.AWREGION.DECOUPLED        0
CONFIG.INTF.intf_2.SIGNAL.AWREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_2.SIGNAL.AWREGION.WIDTH            4
CONFIG.INTF.intf_2.SIGNAL.AWREGION.DIRECTION        s
CONFIG.INTF.intf_2.SIGNAL.AWREGION.RESOURCE         infer
CONFIG.INTF.intf_2.SIGNAL.AWREGION.MANAGEMENT       auto
CONFIG.INTF.intf_2.SIGNAL.AWQOS.PRESENT             1
CONFIG.INTF.intf_2.SIGNAL.AWQOS.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.AWQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.AWQOS.WIDTH               4
CONFIG.INTF.intf_2.SIGNAL.AWQOS.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.AWQOS.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.AWQOS.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.AWUSER.PRESENT            0
CONFIG.INTF.intf_2.SIGNAL.AWUSER.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.AWUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.AWUSER.WIDTH              0
CONFIG.INTF.intf_2.SIGNAL.AWUSER.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.AWUSER.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.AWUSER.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.WID.PRESENT               0
CONFIG.INTF.intf_2.SIGNAL.WID.DECOUPLED             0
CONFIG.INTF.intf_2.SIGNAL.WID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_2.SIGNAL.WID.WIDTH                 0
CONFIG.INTF.intf_2.SIGNAL.WID.DIRECTION             s
CONFIG.INTF.intf_2.SIGNAL.WID.RESOURCE              infer
CONFIG.INTF.intf_2.SIGNAL.WID.MANAGEMENT            auto
CONFIG.INTF.intf_2.SIGNAL.WDATA.PRESENT             1
CONFIG.INTF.intf_2.SIGNAL.WDATA.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.WDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.WDATA.WIDTH               32
CONFIG.INTF.intf_2.SIGNAL.WDATA.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.WDATA.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.WDATA.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.WSTRB.PRESENT             1
CONFIG.INTF.intf_2.SIGNAL.WSTRB.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.WSTRB.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.WSTRB.WIDTH               4
CONFIG.INTF.intf_2.SIGNAL.WSTRB.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.WSTRB.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.WSTRB.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.WLAST.PRESENT             0
CONFIG.INTF.intf_2.SIGNAL.WLAST.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.WLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.WLAST.WIDTH               1
CONFIG.INTF.intf_2.SIGNAL.WLAST.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.WLAST.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.WLAST.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.WUSER.PRESENT             0
CONFIG.INTF.intf_2.SIGNAL.WUSER.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.WUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.WUSER.WIDTH               0
CONFIG.INTF.intf_2.SIGNAL.WUSER.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.WUSER.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.WUSER.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.BID.PRESENT               0
CONFIG.INTF.intf_2.SIGNAL.BID.DECOUPLED             0
CONFIG.INTF.intf_2.SIGNAL.BID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_2.SIGNAL.BID.WIDTH                 0
CONFIG.INTF.intf_2.SIGNAL.BID.DIRECTION             s
CONFIG.INTF.intf_2.SIGNAL.BID.RESOURCE              infer
CONFIG.INTF.intf_2.SIGNAL.BID.MANAGEMENT            auto
CONFIG.INTF.intf_2.SIGNAL.BRESP.PRESENT             1
CONFIG.INTF.intf_2.SIGNAL.BRESP.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.BRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.BRESP.WIDTH               2
CONFIG.INTF.intf_2.SIGNAL.BRESP.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.BRESP.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.BRESP.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.BUSER.PRESENT             0
CONFIG.INTF.intf_2.SIGNAL.BUSER.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.BUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.BUSER.WIDTH               0
CONFIG.INTF.intf_2.SIGNAL.BUSER.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.BUSER.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.BUSER.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.ARID.PRESENT              0
CONFIG.INTF.intf_2.SIGNAL.ARID.DECOUPLED            0
CONFIG.INTF.intf_2.SIGNAL.ARID.DECOUPLED_VALUE      0x0
CONFIG.INTF.intf_2.SIGNAL.ARID.WIDTH                0
CONFIG.INTF.intf_2.SIGNAL.ARID.DIRECTION            s
CONFIG.INTF.intf_2.SIGNAL.ARID.RESOURCE             infer
CONFIG.INTF.intf_2.SIGNAL.ARID.MANAGEMENT           auto
CONFIG.INTF.intf_2.SIGNAL.ARADDR.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.ARADDR.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.ARADDR.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.ARADDR.WIDTH              32
CONFIG.INTF.intf_2.SIGNAL.ARADDR.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.ARADDR.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.ARADDR.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.ARLEN.PRESENT             0
CONFIG.INTF.intf_2.SIGNAL.ARLEN.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.ARLEN.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.ARLEN.WIDTH               8
CONFIG.INTF.intf_2.SIGNAL.ARLEN.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.ARLEN.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.ARLEN.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.ARSIZE.PRESENT            0
CONFIG.INTF.intf_2.SIGNAL.ARSIZE.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.ARSIZE.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.ARSIZE.WIDTH              3
CONFIG.INTF.intf_2.SIGNAL.ARSIZE.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.ARSIZE.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.ARSIZE.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.ARBURST.PRESENT           0
CONFIG.INTF.intf_2.SIGNAL.ARBURST.DECOUPLED         0
CONFIG.INTF.intf_2.SIGNAL.ARBURST.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_2.SIGNAL.ARBURST.WIDTH             2
CONFIG.INTF.intf_2.SIGNAL.ARBURST.DIRECTION         s
CONFIG.INTF.intf_2.SIGNAL.ARBURST.RESOURCE          infer
CONFIG.INTF.intf_2.SIGNAL.ARBURST.MANAGEMENT        auto
CONFIG.INTF.intf_2.SIGNAL.ARLOCK.PRESENT            0
CONFIG.INTF.intf_2.SIGNAL.ARLOCK.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.ARLOCK.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.ARLOCK.WIDTH              1
CONFIG.INTF.intf_2.SIGNAL.ARLOCK.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.ARLOCK.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.ARLOCK.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.ARCACHE.PRESENT           0
CONFIG.INTF.intf_2.SIGNAL.ARCACHE.DECOUPLED         0
CONFIG.INTF.intf_2.SIGNAL.ARCACHE.DECOUPLED_VALUE   0x0
CONFIG.INTF.intf_2.SIGNAL.ARCACHE.WIDTH             4
CONFIG.INTF.intf_2.SIGNAL.ARCACHE.DIRECTION         s
CONFIG.INTF.intf_2.SIGNAL.ARCACHE.RESOURCE          infer
CONFIG.INTF.intf_2.SIGNAL.ARCACHE.MANAGEMENT        auto
CONFIG.INTF.intf_2.SIGNAL.ARPROT.PRESENT            1
CONFIG.INTF.intf_2.SIGNAL.ARPROT.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.ARPROT.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.ARPROT.WIDTH              3
CONFIG.INTF.intf_2.SIGNAL.ARPROT.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.ARPROT.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.ARPROT.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.ARREGION.PRESENT          1
CONFIG.INTF.intf_2.SIGNAL.ARREGION.DECOUPLED        0
CONFIG.INTF.intf_2.SIGNAL.ARREGION.DECOUPLED_VALUE  0x0
CONFIG.INTF.intf_2.SIGNAL.ARREGION.WIDTH            4
CONFIG.INTF.intf_2.SIGNAL.ARREGION.DIRECTION        s
CONFIG.INTF.intf_2.SIGNAL.ARREGION.RESOURCE         infer
CONFIG.INTF.intf_2.SIGNAL.ARREGION.MANAGEMENT       auto
CONFIG.INTF.intf_2.SIGNAL.ARQOS.PRESENT             1
CONFIG.INTF.intf_2.SIGNAL.ARQOS.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.ARQOS.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.ARQOS.WIDTH               4
CONFIG.INTF.intf_2.SIGNAL.ARQOS.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.ARQOS.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.ARQOS.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.ARUSER.PRESENT            0
CONFIG.INTF.intf_2.SIGNAL.ARUSER.DECOUPLED          0
CONFIG.INTF.intf_2.SIGNAL.ARUSER.DECOUPLED_VALUE    0x0
CONFIG.INTF.intf_2.SIGNAL.ARUSER.WIDTH              0
CONFIG.INTF.intf_2.SIGNAL.ARUSER.DIRECTION          s
CONFIG.INTF.intf_2.SIGNAL.ARUSER.RESOURCE           infer
CONFIG.INTF.intf_2.SIGNAL.ARUSER.MANAGEMENT         auto
CONFIG.INTF.intf_2.SIGNAL.RID.PRESENT               0
CONFIG.INTF.intf_2.SIGNAL.RID.DECOUPLED             0
CONFIG.INTF.intf_2.SIGNAL.RID.DECOUPLED_VALUE       0x0
CONFIG.INTF.intf_2.SIGNAL.RID.WIDTH                 0
CONFIG.INTF.intf_2.SIGNAL.RID.DIRECTION             s
CONFIG.INTF.intf_2.SIGNAL.RID.RESOURCE              infer
CONFIG.INTF.intf_2.SIGNAL.RID.MANAGEMENT            auto
CONFIG.INTF.intf_2.SIGNAL.RDATA.PRESENT             1
CONFIG.INTF.intf_2.SIGNAL.RDATA.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.RDATA.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.RDATA.WIDTH               32
CONFIG.INTF.intf_2.SIGNAL.RDATA.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.RDATA.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.RDATA.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.RRESP.PRESENT             1
CONFIG.INTF.intf_2.SIGNAL.RRESP.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.RRESP.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.RRESP.WIDTH               2
CONFIG.INTF.intf_2.SIGNAL.RRESP.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.RRESP.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.RRESP.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.RLAST.PRESENT             0
CONFIG.INTF.intf_2.SIGNAL.RLAST.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.RLAST.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.RLAST.WIDTH               1
CONFIG.INTF.intf_2.SIGNAL.RLAST.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.RLAST.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.RLAST.MANAGEMENT          auto
CONFIG.INTF.intf_2.SIGNAL.RUSER.PRESENT             0
CONFIG.INTF.intf_2.SIGNAL.RUSER.DECOUPLED           0
CONFIG.INTF.intf_2.SIGNAL.RUSER.DECOUPLED_VALUE     0x0
CONFIG.INTF.intf_2.SIGNAL.RUSER.WIDTH               0
CONFIG.INTF.intf_2.SIGNAL.RUSER.DIRECTION           s
CONFIG.INTF.intf_2.SIGNAL.RUSER.RESOURCE            infer
CONFIG.INTF.intf_2.SIGNAL.RUSER.MANAGEMENT          auto

INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 's_axi_reg'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/dfx_decoupler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/proc_sys_reset_0 .
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/smartconnect_0 .
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: Time taken by generate_ps_data 1423 ms
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: Time taken by XDC_generate is 1423 ms
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: Time taken by generate_ps_data 775 ms
INFO: [xilinx.com:ip:pspmc:1.0-2] bd_70da_pspmc_0_0: Time taken by reg_generate is 775 ms
SSIT param value is 1
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/hw_handoff/design_1_versal_cips_0_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/hw_handoff/design_1_versal_cips_0_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/synth/design_1_versal_cips_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/versal_cips_0 .
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI':
*  <0xA400_0000 [ 8K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI1':
*  <0xA402_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

INFO: [BD 41-2642] The following address apertures have been automatically inferred by the tool for '/rp1/S_AXI_0':
*  <0xA403_0000 [ 64K ]>
Any Smartconnect or NoC IP connected to this interface will be elaborated with these Apertures.

Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.bd> 
Wrote  : </group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1662] The design 'rp1rm1_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/synth/rp1rm1_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/sim/rp1rm1_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/hdl/rp1rm1_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/hw_handoff/rp1rm1_inst_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/hw_handoff/rp1rm1_inst_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/synth/rp1rm1_inst_0.hwdef
INFO: [BD 41-1662] The design 'rp1rm2_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/synth/rp1rm2_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/sim/rp1rm2_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/hdl/rp1rm2_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/hw_handoff/rp1rm2_inst_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/hw_handoff/rp1rm2_inst_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/synth/rp1rm2_inst_0.hwdef
INFO: [BD 41-1662] The design 'rp1rm3_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/synth/rp1rm3_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/sim/rp1rm3_inst_0.v
VHDL Output written to : /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/hdl/rp1rm3_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/hw_handoff/rp1rm3_inst_0.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/hw_handoff/rp1rm3_inst_0_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/synth/rp1rm3_inst_0.hwdef
Exporting to file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Project 1-1718] Creating Partition Definition: design_1_rp1
INFO: [Project 1-1719] Creating Reconfigurable Module : rp1rm1_inst_0
INFO: [Project 1-1719] Creating Reconfigurable Module : rp1rm2_inst_0
INFO: [Project 1-1719] Creating Reconfigurable Module : rp1rm3_inst_0
INFO: [Project 1-1720] Partition Definition <design_1_rp1> has default Reconfigurable Module 'rp1rm1_inst_0'
generate_target: Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 3666.109 ; gain = 14.645 ; free physical = 26168 ; free virtual = 124916
## create_pr_configuration -name config_1 -partitions [list design_1_i/rp1:rp1rm1_inst_0 ]
create_pr_configuration: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3770.160 ; gain = 104.051 ; free physical = 24157 ; free virtual = 122907
## create_pr_configuration -name config_2 -partitions [list design_1_i/rp1:rp1rm2_inst_0 ]
## create_pr_configuration -name config_3 -partitions [list design_1_i/rp1:rp1rm3_inst_0 ]
## set_property PR_CONFIGURATION config_1 [get_runs impl_1]
## create_run child_0_impl_1 -parent_run impl_1 -flow {Vivado Implementation 2021} -pr_config config_2
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xcvc1902-vsva2197-2MP-e-S
## create_run child_1_impl_1 -parent_run impl_1 -flow {Vivado Implementation 2021} -pr_config config_3
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xcvc1902-vsva2197-2MP-e-S
## launch_runs impl_1 child_0_impl_1 child_1_impl_1 -to_step write_bitstream -jobs 8
INFO: [Project 1-1720] Partition Definition <design_1_rp1> has default Reconfigurable Module 'rp1rm1_inst_0'
INFO: [Project 1-1720] Partition Definition <design_1_rp1> has default Reconfigurable Module 'rp1rm1_inst_0'
INFO: [Project 1-1720] Partition Definition <design_1_rp1> has default Reconfigurable Module 'rp1rm1_inst_0'
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0_sim_netlist.vhdl' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0_sim_netlist.v' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0_stub.vhdl' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0_stub.v' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm1_inst_0/rp1rm1_inst_0.dcp' referenced by design 'rp1rm1_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0_sim_netlist.vhdl' referenced by design 'rp1rm2_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0_sim_netlist.v' referenced by design 'rp1rm2_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0_stub.vhdl' referenced by design 'rp1rm2_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0_stub.v' referenced by design 'rp1rm2_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm2_inst_0/rp1rm2_inst_0.dcp' referenced by design 'rp1rm2_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0_sim_netlist.vhdl' referenced by design 'rp1rm3_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0_sim_netlist.v' referenced by design 'rp1rm3_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0_stub.vhdl' referenced by design 'rp1rm3_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0_stub.v' referenced by design 'rp1rm3_inst_0' could not be found.
WARNING: [BD 41-2576] File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/rp1rm3_inst_0.dcp' referenced by design 'rp1rm3_inst_0' could not be found.
[Thu Jul  1 18:34:41 2021] Launched rp1rm1_inst_0_synth_1, rp1rm2_inst_0_synth_1, rp1rm3_inst_0_synth_1, design_1_dfx_decoupler_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_smartconnect_0_0_synth_1, rp1rm3_inst_0_axi_bram_ctrl_0_0_synth_1, design_1_axi_noc_0_0_synth_1, rp1rm2_inst_0_axi_bram_ctrl_0_bram_0_synth_1, rp1rm2_inst_0_axi_gpio_0_0_synth_1, rp1rm2_inst_0_axi_bram_ctrl_0_0_synth_1, rp1rm3_inst_0_axi_gpio_0_0_synth_1, rp1rm1_inst_0_axi_bram_ctrl_0_0_synth_1, rp1rm3_inst_0_axi_bram_ctrl_0_bram_0_synth_1, rp1rm3_inst_0_axi_gpio_1_0_synth_1, rp1rm1_inst_0_axi_bram_ctrl_0_bram_0_synth_1, rp1rm1_inst_0_axi_gpio_0_0_synth_1, synth_1, impl_1...
Run output will be captured here:
rp1rm1_inst_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm1_inst_0_synth_1/runme.log
rp1rm2_inst_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm2_inst_0_synth_1/runme.log
rp1rm3_inst_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm3_inst_0_synth_1/runme.log
design_1_dfx_decoupler_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/design_1_dfx_decoupler_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_smartconnect_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/design_1_smartconnect_0_0_synth_1/runme.log
rp1rm3_inst_0_axi_bram_ctrl_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm3_inst_0_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_axi_noc_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/design_1_axi_noc_0_0_synth_1/runme.log
rp1rm2_inst_0_axi_bram_ctrl_0_bram_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm2_inst_0_axi_bram_ctrl_0_bram_0_synth_1/runme.log
rp1rm2_inst_0_axi_gpio_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm2_inst_0_axi_gpio_0_0_synth_1/runme.log
rp1rm2_inst_0_axi_bram_ctrl_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm2_inst_0_axi_bram_ctrl_0_0_synth_1/runme.log
rp1rm3_inst_0_axi_gpio_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm3_inst_0_axi_gpio_0_0_synth_1/runme.log
rp1rm1_inst_0_axi_bram_ctrl_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm1_inst_0_axi_bram_ctrl_0_0_synth_1/runme.log
rp1rm3_inst_0_axi_bram_ctrl_0_bram_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm3_inst_0_axi_bram_ctrl_0_bram_0_synth_1/runme.log
rp1rm3_inst_0_axi_gpio_1_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm3_inst_0_axi_gpio_1_0_synth_1/runme.log
rp1rm1_inst_0_axi_bram_ctrl_0_bram_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm1_inst_0_axi_bram_ctrl_0_bram_0_synth_1/runme.log
rp1rm1_inst_0_axi_gpio_0_0_synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm1_inst_0_axi_gpio_0_0_synth_1/runme.log
synth_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/synth_1/runme.log
impl_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/runme.log
[Thu Jul  1 18:34:41 2021] Launched impl_1, child_0_impl_1, child_1_impl_1...
Run output will be captured here:
impl_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/runme.log
child_0_impl_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_0_impl_1/runme.log
child_1_impl_1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3888.152 ; gain = 117.992 ; free physical = 34752 ; free virtual = 133521
## wait_on_run child_1_impl_1
[Thu Jul  1 18:34:41 2021] Waiting for child_1_impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2021.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2021.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2021.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_2.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDS2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_3.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_4.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_5.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/gpocklas/.Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults_6.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/strategies/VDI2020.psg'
Sourcing tcl script '/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl'
invalid command name "internal::enable_all_devices"
    while executing
"internal::enable_all_devices"
    (file "/home/gpocklas/.Xilinx/Vivado/Vivado_init.tcl" line 1)
source design_1_wrapper.tcl -notrace
Command: link_design -top design_1_wrapper -part xcvc1902-vsva2197-2MP-e-S -reconfig_partitions design_1_i/rp1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm3_inst_0_synth_1/rp1rm3_inst_0.dcp' for cell 'design_1_i/rp1'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_bram_ctrl_0_0/rp1rm3_inst_0_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/rp1/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_bram_ctrl_0_bram_0/rp1rm3_inst_0_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/rp1/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_0_0/rp1rm3_inst_0_axi_gpio_0_0.dcp' for cell 'design_1_i/rp1/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_1_0/rp1rm3_inst_0_axi_gpio_1_0.dcp' for cell 'design_1_i/rp1/axi_gpio_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2882.559 ; gain = 0.000 ; free physical = 46531 ; free virtual = 146238
INFO: [Netlist 29-17] Analyzing 247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Calibrated.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading Traffic File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 7 insts (0 INI), 6 paths (0 INI). After Merge: 7 insts (0 INI), 6 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper.ncr'
INFO: [Constraints 18-5158] Loading Memory Image Database: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_mem_image.db
Skip Reading NOC Solution File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/rp1rm3_inst_0_synth_1/rp1rm3_inst_0/rp1rm3_inst_0.ncr' for cell 'design_1_i/rp1'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_0_0/rp1rm3_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_1_i/rp1/axi_gpio_0/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_0_0/rp1rm3_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_1_i/rp1/axi_gpio_0/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_0_0/rp1rm3_inst_0_axi_gpio_0_0.xdc] for cell 'design_1_i/rp1/axi_gpio_0/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_0_0/rp1rm3_inst_0_axi_gpio_0_0.xdc] for cell 'design_1_i/rp1/axi_gpio_0/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_bram_ctrl_0_bram_0/rp1rm3_inst_0_axi_bram_ctrl_0_bram_0_waivers.xdc] for cell 'design_1_i/rp1/axi_bram_ctrl_0_bram/inst'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_bram_ctrl_0_bram_0/rp1rm3_inst_0_axi_bram_ctrl_0_bram_0_waivers.xdc] for cell 'design_1_i/rp1/axi_bram_ctrl_0_bram/inst'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_1_0/rp1rm3_inst_0_axi_gpio_1_0_board.xdc] for cell 'design_1_i/rp1/axi_gpio_1/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_1_0/rp1rm3_inst_0_axi_gpio_1_0_board.xdc] for cell 'design_1_i/rp1/axi_gpio_1/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_1_0/rp1rm3_inst_0_axi_gpio_1_0.xdc] for cell 'design_1_i/rp1/axi_gpio_1/U0'
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.gen/sources_1/bd/design_1/bd/rp1rm3_inst_0/ip/rp1rm3_inst_0_axi_gpio_1_0/rp1rm3_inst_0_axi_gpio_1_0.xdc] for cell 'design_1_i/rp1/axi_gpio_1/U0'
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_board.xdc]
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_early.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3226.824 ; gain = 55.254 ; free physical = 45818 ; free virtual = 145459
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_early.xdc]
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper.xdc]
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper.xdc]
Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3909.672 ; gain = 291.664 ; free physical = 44010 ; free virtual = 143674
Restored from archive | CPU: 21.960000 secs | Memory: 498.987350 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3909.672 ; gain = 608.891 ; free physical = 44001 ; free virtual = 143665
WARNING: [Constraints 18-4434] Global Clock Buffer 'design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-1714] 50 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3909.672 ; gain = 0.000 ; free physical = 43900 ; free virtual = 143564
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 245 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 27 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 143 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 3909.672 ; gain = 1201.336 ; free physical = 43899 ; free virtual = 143563
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4068.969 ; gain = 132.688 ; free physical = 42721 ; free virtual = 142387

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1477891c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4490.410 ; gain = 421.441 ; free physical = 42247 ; free virtual = 141912

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 126 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1deeb7db4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4689.691 ; gain = 25.316 ; free physical = 41541 ; free virtual = 141207
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Retarget, 719 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e10fdb99

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4689.691 ; gain = 25.316 ; free physical = 41522 ; free virtual = 141187
INFO: [Opt 31-389] Phase Constant propagation created 80 cells and removed 218 cells
INFO: [Opt 31-1021] In phase Constant propagation, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17475bebb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4689.691 ; gain = 25.316 ; free physical = 41416 ; free virtual = 141082
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 162913 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 17475bebb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4689.691 ; gain = 25.316 ; free physical = 41792 ; free virtual = 141458
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 103 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17475bebb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4689.691 ; gain = 25.316 ; free physical = 41772 ; free virtual = 141438
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17475bebb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4689.691 ; gain = 25.316 ; free physical = 41733 ; free virtual = 141399
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              20  |                                            719  |
|  Constant propagation         |              80  |             218  |                                             53  |
|  Sweep                        |               1  |              76  |                                         162913  |
|  BUFG optimization            |               0  |               0  |                                            103  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4689.691 ; gain = 0.000 ; free physical = 41648 ; free virtual = 141314
Ending Logic Optimization Task | Checksum: 1c936a88d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4689.691 ; gain = 25.316 ; free physical = 41465 ; free virtual = 141131

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c936a88d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4689.691 ; gain = 0.000 ; free physical = 41269 ; free virtual = 140935

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4689.691 ; gain = 0.000 ; free physical = 41269 ; free virtual = 140935
Ending Netlist Obfuscation Task | Checksum: 1c936a88d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4689.691 ; gain = 0.000 ; free physical = 41256 ; free virtual = 140921
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 4689.691 ; gain = 780.020 ; free physical = 41254 ; free virtual = 140920
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4729.711 ; gain = 0.004 ; free physical = 41214 ; free virtual = 140988
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4745.715 ; gain = 56.023 ; free physical = 41579 ; free virtual = 141342
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 7145.367 ; gain = 2399.652 ; free physical = 38642 ; free virtual = 138320
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 38613 ; free virtual = 138325
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eab7e465

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 38610 ; free virtual = 138322
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 38612 ; free virtual = 138324

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8681449f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 38012 ; free virtual = 137745

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d37cef99

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37564 ; free virtual = 137296

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d37cef99

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37549 ; free virtual = 137282
Phase 1 Placer Initialization | Checksum: d37cef99

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37530 ; free virtual = 137262

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 159edd59d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37337 ; free virtual = 137070

Phase 2.1.1.2 PBP: Clock Region Placement
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37318 ; free virtual = 137051
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 17b1f47bd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37310 ; free virtual = 137043

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 17b1f47bd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37149 ; free virtual = 136883

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 148bede39

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37169 ; free virtual = 136903

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 148bede39

Time (s): cpu = 00:01:10 ; elapsed = 00:00:44 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37163 ; free virtual = 136897
Phase 2.1.1 Partition Driven Placement | Checksum: 148bede39

Time (s): cpu = 00:01:10 ; elapsed = 00:00:44 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37164 ; free virtual = 136898
Phase 2.1 Floorplanning | Checksum: 17313fc21

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37002 ; free virtual = 136736

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17313fc21

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37071 ; free virtual = 136805

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17313fc21

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37064 ; free virtual = 136798

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 30 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 13, two critical 1, total 13, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 13 LUTs, combined 14 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37484 ; free virtual = 137220

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |             14  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |             14  |                    27  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: dc22476f

Time (s): cpu = 00:01:36 ; elapsed = 00:00:57 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37172 ; free virtual = 136908
Phase 2.4 Global Placement Core | Checksum: 1573f2515

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37033 ; free virtual = 136769
Phase 2 Global Placement | Checksum: 22fbf587b

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 37043 ; free virtual = 136779

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2d020a281

Time (s): cpu = 00:01:40 ; elapsed = 00:00:59 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 36917 ; free virtual = 136653

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 218d63b8e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 36972 ; free virtual = 136708

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 26e473073

Time (s): cpu = 00:01:56 ; elapsed = 00:01:04 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 36749 ; free virtual = 136486

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 27bfe87cb

Time (s): cpu = 00:01:58 ; elapsed = 00:01:05 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 36279 ; free virtual = 136015

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 29f580020

Time (s): cpu = 00:01:58 ; elapsed = 00:01:06 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 36514 ; free virtual = 136251
Phase 3.3 Small Shape DP | Checksum: 202b6ad92

Time (s): cpu = 00:02:05 ; elapsed = 00:01:12 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35848 ; free virtual = 135587

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 202b6ad92

Time (s): cpu = 00:02:08 ; elapsed = 00:01:15 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35988 ; free virtual = 135726

Phase 3.5 Optimize BEL assignments
Phase 3.5 Optimize BEL assignments | Checksum: 18c9aa547

Time (s): cpu = 00:02:19 ; elapsed = 00:01:18 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35628 ; free virtual = 135366

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 18c9aa547

Time (s): cpu = 00:02:19 ; elapsed = 00:01:18 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35627 ; free virtual = 135366

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 19a2b714b

Time (s): cpu = 00:02:30 ; elapsed = 00:01:22 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35292 ; free virtual = 135030
Phase 3 Detail Placement | Checksum: 19a2b714b

Time (s): cpu = 00:02:30 ; elapsed = 00:01:22 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35473 ; free virtual = 135211

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 34976 ; free virtual = 134715

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bec336e9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-11.552 |
Phase 1 Physical Synthesis Initialization | Checksum: 104cd1986

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35126 ; free virtual = 134864
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21c6bfd09

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35126 ; free virtual = 134864
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bec336e9

Time (s): cpu = 00:02:52 ; elapsed = 00:01:33 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35136 ; free virtual = 134875

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.047. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a2635f25

Time (s): cpu = 00:04:20 ; elapsed = 00:03:00 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35338 ; free virtual = 135164

Time (s): cpu = 00:04:20 ; elapsed = 00:03:00 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35340 ; free virtual = 135165
Phase 4.1 Post Commit Optimization | Checksum: 1a2635f25

Time (s): cpu = 00:04:20 ; elapsed = 00:03:00 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35339 ; free virtual = 135165
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35252 ; free virtual = 135078

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25ac9277a

Time (s): cpu = 00:04:26 ; elapsed = 00:03:06 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35313 ; free virtual = 135138

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|                2x2|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25ac9277a

Time (s): cpu = 00:04:26 ; elapsed = 00:03:07 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35316 ; free virtual = 135141
Phase 4.3 Placer Reporting | Checksum: 25ac9277a

Time (s): cpu = 00:04:26 ; elapsed = 00:03:07 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35316 ; free virtual = 135142

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35317 ; free virtual = 135142

Time (s): cpu = 00:04:26 ; elapsed = 00:03:07 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35317 ; free virtual = 135142
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a61dfd52

Time (s): cpu = 00:04:27 ; elapsed = 00:03:07 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35311 ; free virtual = 135137
Ending Placer Task | Checksum: 1d7d414b7

Time (s): cpu = 00:04:27 ; elapsed = 00:03:07 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35241 ; free virtual = 135067
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:51 ; elapsed = 00:03:24 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35264 ; free virtual = 135090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35412 ; free virtual = 135299
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35561 ; free virtual = 135404
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.77 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 35422 ; free virtual = 135265
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 34949 ; free virtual = 134792
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.37 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 34927 ; free virtual = 134770
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 23.27s |  WALL: 13.92s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 34914 ; free virtual = 134775

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.061 | TNS=-1.047 |
Phase 1 Physical Synthesis Initialization | Checksum: 14f7050bd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 34520 ; free virtual = 134380
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.061 | TNS=-1.047 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14f7050bd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 34445 ; free virtual = 134305

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.061 | TNS=-1.047 |
INFO: [Physopt 32-81] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-0.329 |
INFO: [Physopt 32-710] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-0.264 |
INFO: [Physopt 32-572] Net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0_repN.  Did not re-place instance design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_replica
INFO: [Physopt 32-81] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.045 | TNS=-0.199 |
INFO: [Physopt 32-702] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/narrow_addr_int[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.039 | TNS=-0.154 |
INFO: [Physopt 32-710] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.025 | TNS=-0.115 |
INFO: [Physopt 32-710] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.022 | TNS=-0.061 |
INFO: [Physopt 32-662] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0_repN_2.  Did not re-place instance design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_replica_2
INFO: [Physopt 32-572] Net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arready_INST_0_i_1_n_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.014 | TNS=-0.025 |
INFO: [Physopt 32-662] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[0].  Did not re-place instance design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en. Critical path length was reduced through logic transformation on cell design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 14f7050bd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33977 ; free virtual = 133837

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 14f7050bd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33977 ; free virtual = 133837
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33979 ; free virtual = 133839
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33981 ; free virtual = 133841
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.007 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.068  |          1.047  |            3  |              0  |                     8  |           0  |           2  |  00:00:11  |
|  Total          |          0.068  |          1.047  |            3  |              0  |                     8  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33978 ; free virtual = 133839
Ending Physical Synthesis Task | Checksum: 264ae4b1b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33979 ; free virtual = 133840
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 34080 ; free virtual = 133941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33991 ; free virtual = 133913
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33824 ; free virtual = 133701
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b0783f95 ConstDB: 0 ShapeSum: 902dd717 RouteDB: b865c855

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33262 ; free virtual = 133229
Phase 1 Build RT Design | Checksum: 19cd697ec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 7145.367 ; gain = 0.000 ; free physical = 33196 ; free virtual = 133097
Post Restoration Checksum: NetGraph: 6a616822 NumContArr: 54d647b7 Constraints: 6acbd73c Timing: 0
INFO: [DRC 23-27] Running DRC with 8 threads

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12a038715

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33302 ; free virtual = 133232

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12a038715

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33289 ; free virtual = 133221

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 16805c0e5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33267 ; free virtual = 133234

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1992a5534

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33324 ; free virtual = 133298
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.386  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1d4e1a718

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33325 ; free virtual = 133276

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1395
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1137
  Number of Partially Routed Nets     = 258
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 1d4e1a718

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33219 ; free virtual = 133215
Phase 3.1 Global Routing | Checksum: 1d4e1a718

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33217 ; free virtual = 133216
Phase 3 Initial Routing | Checksum: 20b503a91

Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33152 ; free virtual = 133100

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.399  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 148f40c4a

Time (s): cpu = 00:01:27 ; elapsed = 00:00:40 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33036 ; free virtual = 133025

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 13b205076

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33036 ; free virtual = 133024
Phase 4 Rip-up And Reroute | Checksum: 13b205076

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33034 ; free virtual = 133022

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13b205076

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33026 ; free virtual = 133015

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13b205076

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33034 ; free virtual = 133023
Phase 5 Delay and Skew Optimization | Checksum: 13b205076

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33038 ; free virtual = 133027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11d9378ef

Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33009 ; free virtual = 133014
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.399  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11d9378ef

Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33000 ; free virtual = 133005
Phase 6 Post Hold Fix | Checksum: 11d9378ef

Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 32997 ; free virtual = 133002

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 11d9378ef

Time (s): cpu = 00:01:44 ; elapsed = 00:00:45 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33000 ; free virtual = 133007

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0158004 %
  Global Horizontal Routing Utilization  = 0.0174448 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: ce2af23d

Time (s): cpu = 00:01:45 ; elapsed = 00:00:45 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 32975 ; free virtual = 132983

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: ce2af23d

Time (s): cpu = 00:01:45 ; elapsed = 00:00:45 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 32966 ; free virtual = 132974

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19a98d3eb

Time (s): cpu = 00:01:47 ; elapsed = 00:00:46 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 32992 ; free virtual = 133001

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.399  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 19a98d3eb

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 32985 ; free virtual = 133008
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:00:53 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33109 ; free virtual = 133160

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:10 . Memory (MB): peak = 7145.387 ; gain = 0.020 ; free physical = 33112 ; free virtual = 133162
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 7145.387 ; gain = 0.000 ; free physical = 32870 ; free virtual = 132977
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7145.387 ; gain = 0.000 ; free physical = 32491 ; free virtual = 132513
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for IO_VREF[0].I_VREF
INFO: [Power 33-23] Power model is not available for u_ddrmc_riu
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
170 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 7185.543 ; gain = 32.148 ; free physical = 33195 ; free virtual = 133202
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7185.543 ; gain = 0.000 ; free physical = 33418 ; free virtual = 133441
INFO: [Common 17-1381] The checkpoint '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_i_rp1_rp1rm3_inst_0_routed.dcp' has been generated.
Command: pr_verify -full_check -initial /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed.dcp -additional /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_routed.dcp -file child_1_impl_1_pr_verify.log
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 7185.543 ; gain = 0.000 ; free physical = 33137 ; free virtual = 133146
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip'.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Calibrated.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading Traffic File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed/design_1_wrapper.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 7 insts (0 INI), 6 paths (0 INI). After Merge: 7 insts (0 INI), 6 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed/design_1_wrapper.ncr'
INFO: [Constraints 18-5158] Loading Memory Image Database: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed/design_1_wrapper_mem_image.db
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7185.555 ; gain = 0.000 ; free physical = 32669 ; free virtual = 132681
Restored from archive | CPU: 4.460000 secs | Memory: 28.858765 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7185.555 ; gain = 0.000 ; free physical = 32667 ; free virtual = 132679
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7195.551 ; gain = 0.000 ; free physical = 32659 ; free virtual = 132671
INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
INFO: [Vivado 12-3501] pr_verify /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed.dcp /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_routed.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.59 . Memory (MB): peak = 7284.195 ; gain = 0.000 ; free physical = 32544 ; free virtual = 132556
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/ip'.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Calibrated.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading Traffic File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_routed/design_1_wrapper.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 7 insts (0 INI), 6 paths (0 INI). After Merge: 7 insts (0 INI), 6 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_routed/design_1_wrapper.ncr'
INFO: [Constraints 18-5158] Loading Memory Image Database: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_routed/design_1_wrapper_mem_image.db
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7797.762 ; gain = 34.672 ; free physical = 32062 ; free virtual = 132076
Restored from archive | CPU: 4.430000 secs | Memory: 29.309761 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7799.426 ; gain = 36.336 ; free physical = 32049 ; free virtual = 132063
WARNING: [Constraints 18-4434] Global Clock Buffer 'design_1_i/static_region/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7820.934 ; gain = 0.000 ; free physical = 31911 ; free virtual = 131926
INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 318
  Number of static tiles compared           = 21602
  Number of static sites compared           = 1862
  Number of static cells compared           = 18367
  Number of static routed nodes compared    = 292611
  Number of static routed pips compared     = 275789

DCP2: /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 318
  Number of static tiles compared           = 21602
  Number of static sites compared           = 1862
  Number of static cells compared           = 18367
  Number of static routed nodes compared    = 292611
  Number of static routed pips compared     = 275789
INFO: [Vivado 12-3253] PR_VERIFY: check points /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/impl_1/design_1_wrapper_routed.dcp and /group/xcoswmktg3/gpocklas/other_projects/git_local/update_bd_boundary/vivado_prj/bdc_dfx_ports_match.runs/child_1_impl_1/design_1_wrapper_routed.dcp are compatible
pr_verify: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 7894.926 ; gain = 709.383 ; free physical = 31636 ; free virtual = 131652
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/static_region/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
0Command: write_device_image -force -no_partial_pdifile -file design_1_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CSUC-1] Unconnected channel: HW Debug port design_1_i/static_region/versal_cips_0/PMC_NOC_AXI_0_wid[15:0] has 16 unconnected channels.  Unconnected channels may cause errors during implementation.  Since this port cannot be removed, please connect this port or remove the associated debug core.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_20 (pin design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_20/I3) is not included in the LUT equation: 'O6=(A1*A3)+(A1*(~A3)*A6)+((~A1)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_20 (pin design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_20/I4) is not included in the LUT equation: 'O6=(A1*A3)+(A1*(~A3)*A6)+((~A1)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 32 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/rp1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata[31:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_rp1" Reconfigurable Module "design_1_i/rp1"
INFO: [Vivado 12-8265] Design contains reconfigurable partitions, but no partial pdi files will be generated since -no_partial_pdifile option was specified.
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 11020928 bits
Writing CDO partition ./design_1_wrapper.rcdo...
Writing NPI partition ./design_1_wrapper.rnpi...
Generating bif file design_1_wrapper.bif for base design.

Generating CIPS Files... 
INFO: [Hsi 55-2051] Could not find the file: rp1rm1_inst_0.hwh, hence skipping parsing of this file
INFO: [Hsi 55-2053] elapsed time for repository (/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/data/embeddedsw) loading 0 seconds
/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/gnu/microblaze/lin
WARNING: CONFIG.C_PSS_REF_CLK_FREQ not found. Using default value for XPAR_PSU_PSS_REF_CLK_FREQ_HZ.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Include files for this library have already been copied.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Compiling Xilpdi Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Compiling XilPLMI Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Compiling XilLoader Library
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:575: warning: "CRP_RST_NONPS" redefined
  575 | #define CRP_RST_NONPS  (CRP_BASEADDR + 0X00000320U)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:821: note: this is the location of the previous definition
  821 | #define CRP_RST_NONPS    (0xF1260320U)
      | 
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:582: warning: "CRP_RST_PS" redefined
  582 | #define CRP_RST_PS  (CRP_BASEADDR + 0x0000031CU)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:817: note: this is the location of the previous definition
  817 | #define CRP_RST_PS    (0xF126031CU)
      | 
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Compiling XilPM Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Compiling XilSecure Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Compiling XilPuf Library
Finished building libraries sequentially.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
xsysmonpsv_intr.c: In function 'XSysMonPsv_AlarmEventHandler':
xsysmonpsv_intr.c:413:33: warning: comparison of unsigned expression in '< 0' is always false [-Wtype-limits]
  413 |   for(SupplyNum = 0U; SupplyNum < (u32)EndList; SupplyNum++) {
      |                                 ^
In file included from xiomodule_uart_intr.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:997:81: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
  997 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                                 ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from xiomodule_extra.c:32:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
xipipsu.c: In function 'XIpiPsu_ReadMessage':
xipipsu.c:269:1: warning: label 'END' defined but not used [-Wunused-label]
  269 | END:
      | ^~~
In file included from xiomodule_selftest.c:31:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule.c:39:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xemacps_g.c:16:
../../../include/xparameters.h:335:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  335 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:33:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0'
   33 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:349:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  349 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:44:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0'
   44 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
microblaze_sleep.c:69:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   69 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
In file included from xiomodule_uart.c:36:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_stats.c:30:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_l.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating static_region_versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
INFO: [Project 1-1179] Generating design_1_wrapper.bif file ...
Running bootgen.
Found bootgen at /proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen
Running '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen -arch versal -image design_1_wrapper.bif -w -o ./design_1_wrapper.pdi'


****** Xilinx Bootgen v2021.1
  **** Build date : Jun 10 2021-20:11:31
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

[WARNING]: BOOTGEN_POST_PROCESSING is enabled, CDOs will be post processed

[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
254 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:04:33 ; elapsed = 00:04:34 . Memory (MB): peak = 8553.789 ; gain = 626.848 ; free physical = 34754 ; free virtual = 134884
Command: write_device_image -force -cell design_1_i/rp1 -file design_1_i_rp1_rp1rm3_inst_0_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CSUC-1] Unconnected channel: HW Debug port design_1_i/static_region/versal_cips_0/PMC_NOC_AXI_0_wid[15:0] has 16 unconnected channels.  Unconnected channels may cause errors during implementation.  Since this port cannot be removed, please connect this port or remove the associated debug core.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_20 (pin design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_20/I3) is not included in the LUT equation: 'O6=(A1*A3)+(A1*(~A3)*A6)+((~A1)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_20 (pin design_1_i/rp1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_20/I4) is not included in the LUT equation: 'O6=(A1*A3)+(A1*(~A3)*A6)+((~A1)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 32 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/rp1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata[31:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'design_1_i/static_region/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_rp1" Reconfigurable Module "design_1_i/rp1"
INFO: [Vivado 12-8266] No full design pdi will be created with the use of the -cell option.
Process Partition "pblock_rp1"
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-5003] Per-Frame CRC checking will be used for DFX bitstreams.
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 3327744 bits.
Writing CDO partition ./design_1_i_rp1_rp1rm3_inst_0_partial.rcdo...
Writing NPI partition ./design_1_i_rp1_rp1rm3_inst_0_partial.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 121344 bits.
Writing CDO partition ./design_1_i_rp1_rp1rm3_inst_0_partial_mask.rcdo...
Writing NPI partition ./design_1_i_rp1_rp1rm3_inst_0_partial_mask.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 17152 bits.
Writing CDO partition ./design_1_i_rp1_rp1rm3_inst_0_partial_unmask.rcdo...
Writing NPI partition ./design_1_i_rp1_rp1rm3_inst_0_partial_unmask.rnpi...
Creating bitstream...
INFO: [Bitstream 40-577] PL_RESET is not set by CIPS
Partial bitstream contains 1024 bits.
Writing CDO partition ./design_1_i_rp1_rp1rm3_inst_0_partial_clear.rcdo...
Writing NPI partition ./design_1_i_rp1_rp1rm3_inst_0_partial_shutdown.rnpi...
Writing NPI partition ./design_1_i_rp1_rp1rm3_inst_0_partial_shutdown.txt...
Generating bif file design_1_i_rp1_rp1rm3_inst_0_partial.bif for partial pdi

Generating CIPS Files... 
INFO: [Hsi 55-2051] Could not find the file: rp1rm1_inst_0.hwh, hence skipping parsing of this file
/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/gnu/microblaze/lin
WARNING: CONFIG.C_PSS_REF_CLK_FREQ not found. Using default value for XPAR_PSU_PSS_REF_CLK_FREQ_HZ.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Include files for this library have already been copied.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Compiling Xilpdi Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Compiling XilPLMI Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Compiling XilLoader Library
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:575: warning: "CRP_RST_NONPS" redefined
  575 | #define CRP_RST_NONPS  (CRP_BASEADDR + 0X00000320U)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:821: note: this is the location of the previous definition
  821 | #define CRP_RST_NONPS    (0xF1260320U)
      | 
In file included from xloader_cfi.c:36:
../../../include/xplmi_hw.h:582: warning: "CRP_RST_PS" redefined
  582 | #define CRP_RST_PS  (CRP_BASEADDR + 0x0000031CU)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:35:
../../../include/xpm_regs.h:817: note: this is the location of the previous definition
  817 | #define CRP_RST_PS    (0xF126031CU)
      | 
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Compiling XilPM Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Compiling XilSecure Library
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Compiling XilPuf Library
Finished building libraries sequentially.
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_3/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_4/src
Running Make include in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_3/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_13/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_9/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_11/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v3_12/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_2/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_14/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_5/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make libs in static_region_versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_9/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
xsysmonpsv_intr.c: In function 'XSysMonPsv_AlarmEventHandler':
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:997:81: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
  997 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                                 ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
xsysmonpsv_intr.c:413:33: warning: comparison of unsigned expression in '< 0' is always false [-Wtype-limits]
  413 |   for(SupplyNum = 0U; SupplyNum < (u32)EndList; SupplyNum++) {
      |                                 ^
In file included from xiomodule_uart_intr.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_extra.c:32:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
xipipsu.c: In function 'XIpiPsu_ReadMessage':
xipipsu.c:269:1: warning: label 'END' defined but not used [-Wunused-label]
  269 | END:
      | ^~~
In file included from xiomodule_selftest.c:31:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule.c:39:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_uart.c:36:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_l.c:37:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xiomodule_stats.c:30:
xiomodule_i.h:53:1: warning: "/*" within comment [-Wcomment]
   53 | /**
      |  
In file included from xemacps_g.c:16:
../../../include/xparameters.h:335:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  335 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:33:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0'
   33 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:349:87: warning: unsigned conversion from 'int' to 'unsigned char' changes value from '400' to '144' [-Woverflow]
  349 | #define XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0 400
      |                                                                                       ^~~
xemacps_g.c:44:3: note: in expansion of macro 'XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0'
   44 |   XPAR_STATIC_REGION_VERSAL_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
microblaze_sleep.c:69:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   69 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/proj/xbuilds/SWIP/2021.1_0610_2318/installs/lin64/Vivado/2021.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating static_region_versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
INFO: [Project 1-1179] Generating design_1_i_rp1_rp1rm3_inst_0_partial.bif file ...
Running bootgen.
Found bootgen at /proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen
Running '/proj/xbuilds/2021.1_released/installs/lin64/Vivado/2021.1/bin/bootgen -arch versal -image design_1_i_rp1_rp1rm3_inst_0_partial.bif -w -o ./design_1_i_rp1_rp1rm3_inst_0_partial.pdi'


****** Xilinx Bootgen v2021.1
  **** Build date : Jun 10 2021-20:11:31
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

[WARNING]: BOOTGEN_POST_PROCESSING is enabled, CDOs will be post processed

[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
274 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:05:42 ; elapsed = 00:05:42 . Memory (MB): peak = 8794.445 ; gain = 240.656 ; free physical = 41220 ; free virtual = 141588
INFO: [Common 17-206] Exiting Vivado at Thu Jul  1 19:25:14 2021...
[Thu Jul  1 19:25:18 2021] child_1_impl_1 finished
wait_on_run: Time (s): cpu = 01:15:44 ; elapsed = 00:50:37 . Memory (MB): peak = 3888.152 ; gain = 0.000 ; free physical = 46291 ; free virtual = 146663
