
STM32F407ZGPro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002530  08002530  00012530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002598  08002598  00012598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080025a0  080025a0  000125a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080025a4  080025a4  000125a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  080025a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          0000406c  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20004078  20004078  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00014294  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002c1d  00000000  00000000  000342d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000a3f6  00000000  00000000  00036eed  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fb0  00000000  00000000  000412e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f80  00000000  00000000  00042298  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00007120  00000000  00000000  00043218  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000055c9  00000000  00000000  0004a338  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0004f901  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002a00  00000000  00000000  0004f980  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000000c 	.word	0x2000000c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002518 	.word	0x08002518

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000010 	.word	0x20000010
 80001cc:	08002518 	.word	0x08002518

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b97a 	b.w	80004dc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	468c      	mov	ip, r1
 8000206:	460d      	mov	r5, r1
 8000208:	4604      	mov	r4, r0
 800020a:	9e08      	ldr	r6, [sp, #32]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d151      	bne.n	80002b4 <__udivmoddi4+0xb4>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d96d      	bls.n	80002f2 <__udivmoddi4+0xf2>
 8000216:	fab2 fe82 	clz	lr, r2
 800021a:	f1be 0f00 	cmp.w	lr, #0
 800021e:	d00b      	beq.n	8000238 <__udivmoddi4+0x38>
 8000220:	f1ce 0c20 	rsb	ip, lr, #32
 8000224:	fa01 f50e 	lsl.w	r5, r1, lr
 8000228:	fa20 fc0c 	lsr.w	ip, r0, ip
 800022c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000230:	ea4c 0c05 	orr.w	ip, ip, r5
 8000234:	fa00 f40e 	lsl.w	r4, r0, lr
 8000238:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800023c:	0c25      	lsrs	r5, r4, #16
 800023e:	fbbc f8fa 	udiv	r8, ip, sl
 8000242:	fa1f f987 	uxth.w	r9, r7
 8000246:	fb0a cc18 	mls	ip, sl, r8, ip
 800024a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800024e:	fb08 f309 	mul.w	r3, r8, r9
 8000252:	42ab      	cmp	r3, r5
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x6c>
 8000256:	19ed      	adds	r5, r5, r7
 8000258:	f108 32ff 	add.w	r2, r8, #4294967295
 800025c:	f080 8123 	bcs.w	80004a6 <__udivmoddi4+0x2a6>
 8000260:	42ab      	cmp	r3, r5
 8000262:	f240 8120 	bls.w	80004a6 <__udivmoddi4+0x2a6>
 8000266:	f1a8 0802 	sub.w	r8, r8, #2
 800026a:	443d      	add	r5, r7
 800026c:	1aed      	subs	r5, r5, r3
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb5 f0fa 	udiv	r0, r5, sl
 8000274:	fb0a 5510 	mls	r5, sl, r0, r5
 8000278:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027c:	fb00 f909 	mul.w	r9, r0, r9
 8000280:	45a1      	cmp	r9, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x98>
 8000284:	19e4      	adds	r4, r4, r7
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295
 800028a:	f080 810a 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800028e:	45a1      	cmp	r9, r4
 8000290:	f240 8107 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 8000294:	3802      	subs	r0, #2
 8000296:	443c      	add	r4, r7
 8000298:	eba4 0409 	sub.w	r4, r4, r9
 800029c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a0:	2100      	movs	r1, #0
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	d061      	beq.n	800036a <__udivmoddi4+0x16a>
 80002a6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002aa:	2300      	movs	r3, #0
 80002ac:	6034      	str	r4, [r6, #0]
 80002ae:	6073      	str	r3, [r6, #4]
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d907      	bls.n	80002c8 <__udivmoddi4+0xc8>
 80002b8:	2e00      	cmp	r6, #0
 80002ba:	d054      	beq.n	8000366 <__udivmoddi4+0x166>
 80002bc:	2100      	movs	r1, #0
 80002be:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c2:	4608      	mov	r0, r1
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	fab3 f183 	clz	r1, r3
 80002cc:	2900      	cmp	r1, #0
 80002ce:	f040 808e 	bne.w	80003ee <__udivmoddi4+0x1ee>
 80002d2:	42ab      	cmp	r3, r5
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xdc>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80fa 	bhi.w	80004d0 <__udivmoddi4+0x2d0>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb65 0503 	sbc.w	r5, r5, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	46ac      	mov	ip, r5
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d03f      	beq.n	800036a <__udivmoddi4+0x16a>
 80002ea:	e886 1010 	stmia.w	r6, {r4, ip}
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	b912      	cbnz	r2, 80002fa <__udivmoddi4+0xfa>
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fa:	fab7 fe87 	clz	lr, r7
 80002fe:	f1be 0f00 	cmp.w	lr, #0
 8000302:	d134      	bne.n	800036e <__udivmoddi4+0x16e>
 8000304:	1beb      	subs	r3, r5, r7
 8000306:	0c3a      	lsrs	r2, r7, #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	2101      	movs	r1, #1
 800030e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000312:	0c25      	lsrs	r5, r4, #16
 8000314:	fb02 3318 	mls	r3, r2, r8, r3
 8000318:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800031c:	fb0c f308 	mul.w	r3, ip, r8
 8000320:	42ab      	cmp	r3, r5
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x134>
 8000324:	19ed      	adds	r5, r5, r7
 8000326:	f108 30ff 	add.w	r0, r8, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x132>
 800032c:	42ab      	cmp	r3, r5
 800032e:	f200 80d1 	bhi.w	80004d4 <__udivmoddi4+0x2d4>
 8000332:	4680      	mov	r8, r0
 8000334:	1aed      	subs	r5, r5, r3
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb5 f0f2 	udiv	r0, r5, r2
 800033c:	fb02 5510 	mls	r5, r2, r0, r5
 8000340:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000344:	fb0c fc00 	mul.w	ip, ip, r0
 8000348:	45a4      	cmp	ip, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x15c>
 800034c:	19e4      	adds	r4, r4, r7
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x15a>
 8000354:	45a4      	cmp	ip, r4
 8000356:	f200 80b8 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 040c 	sub.w	r4, r4, ip
 8000360:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000364:	e79d      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000366:	4631      	mov	r1, r6
 8000368:	4630      	mov	r0, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	f1ce 0420 	rsb	r4, lr, #32
 8000372:	fa05 f30e 	lsl.w	r3, r5, lr
 8000376:	fa07 f70e 	lsl.w	r7, r7, lr
 800037a:	fa20 f804 	lsr.w	r8, r0, r4
 800037e:	0c3a      	lsrs	r2, r7, #16
 8000380:	fa25 f404 	lsr.w	r4, r5, r4
 8000384:	ea48 0803 	orr.w	r8, r8, r3
 8000388:	fbb4 f1f2 	udiv	r1, r4, r2
 800038c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000390:	fb02 4411 	mls	r4, r2, r1, r4
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800039c:	fb01 f30c 	mul.w	r3, r1, ip
 80003a0:	42ab      	cmp	r3, r5
 80003a2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1bc>
 80003a8:	19ed      	adds	r5, r5, r7
 80003aa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ae:	f080 808a 	bcs.w	80004c6 <__udivmoddi4+0x2c6>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	f240 8087 	bls.w	80004c6 <__udivmoddi4+0x2c6>
 80003b8:	3902      	subs	r1, #2
 80003ba:	443d      	add	r5, r7
 80003bc:	1aeb      	subs	r3, r5, r3
 80003be:	fa1f f588 	uxth.w	r5, r8
 80003c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003c6:	fb02 3310 	mls	r3, r2, r0, r3
 80003ca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ce:	fb00 f30c 	mul.w	r3, r0, ip
 80003d2:	42ab      	cmp	r3, r5
 80003d4:	d907      	bls.n	80003e6 <__udivmoddi4+0x1e6>
 80003d6:	19ed      	adds	r5, r5, r7
 80003d8:	f100 38ff 	add.w	r8, r0, #4294967295
 80003dc:	d26f      	bcs.n	80004be <__udivmoddi4+0x2be>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d96d      	bls.n	80004be <__udivmoddi4+0x2be>
 80003e2:	3802      	subs	r0, #2
 80003e4:	443d      	add	r5, r7
 80003e6:	1aeb      	subs	r3, r5, r3
 80003e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ec:	e78f      	b.n	800030e <__udivmoddi4+0x10e>
 80003ee:	f1c1 0720 	rsb	r7, r1, #32
 80003f2:	fa22 f807 	lsr.w	r8, r2, r7
 80003f6:	408b      	lsls	r3, r1
 80003f8:	fa05 f401 	lsl.w	r4, r5, r1
 80003fc:	ea48 0303 	orr.w	r3, r8, r3
 8000400:	fa20 fe07 	lsr.w	lr, r0, r7
 8000404:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000408:	40fd      	lsrs	r5, r7
 800040a:	ea4e 0e04 	orr.w	lr, lr, r4
 800040e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000412:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000416:	fb0c 5519 	mls	r5, ip, r9, r5
 800041a:	fa1f f883 	uxth.w	r8, r3
 800041e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000422:	fb09 f408 	mul.w	r4, r9, r8
 8000426:	42ac      	cmp	r4, r5
 8000428:	fa02 f201 	lsl.w	r2, r2, r1
 800042c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x244>
 8000432:	18ed      	adds	r5, r5, r3
 8000434:	f109 30ff 	add.w	r0, r9, #4294967295
 8000438:	d243      	bcs.n	80004c2 <__udivmoddi4+0x2c2>
 800043a:	42ac      	cmp	r4, r5
 800043c:	d941      	bls.n	80004c2 <__udivmoddi4+0x2c2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	441d      	add	r5, r3
 8000444:	1b2d      	subs	r5, r5, r4
 8000446:	fa1f fe8e 	uxth.w	lr, lr
 800044a:	fbb5 f0fc 	udiv	r0, r5, ip
 800044e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000452:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000456:	fb00 f808 	mul.w	r8, r0, r8
 800045a:	45a0      	cmp	r8, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x26e>
 800045e:	18e4      	adds	r4, r4, r3
 8000460:	f100 35ff 	add.w	r5, r0, #4294967295
 8000464:	d229      	bcs.n	80004ba <__udivmoddi4+0x2ba>
 8000466:	45a0      	cmp	r8, r4
 8000468:	d927      	bls.n	80004ba <__udivmoddi4+0x2ba>
 800046a:	3802      	subs	r0, #2
 800046c:	441c      	add	r4, r3
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fba0 8902 	umull	r8, r9, r0, r2
 800047a:	454c      	cmp	r4, r9
 800047c:	46c6      	mov	lr, r8
 800047e:	464d      	mov	r5, r9
 8000480:	d315      	bcc.n	80004ae <__udivmoddi4+0x2ae>
 8000482:	d012      	beq.n	80004aa <__udivmoddi4+0x2aa>
 8000484:	b156      	cbz	r6, 800049c <__udivmoddi4+0x29c>
 8000486:	ebba 030e 	subs.w	r3, sl, lr
 800048a:	eb64 0405 	sbc.w	r4, r4, r5
 800048e:	fa04 f707 	lsl.w	r7, r4, r7
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431f      	orrs	r7, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	6037      	str	r7, [r6, #0]
 800049a:	6074      	str	r4, [r6, #4]
 800049c:	2100      	movs	r1, #0
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	4618      	mov	r0, r3
 80004a4:	e6f8      	b.n	8000298 <__udivmoddi4+0x98>
 80004a6:	4690      	mov	r8, r2
 80004a8:	e6e0      	b.n	800026c <__udivmoddi4+0x6c>
 80004aa:	45c2      	cmp	sl, r8
 80004ac:	d2ea      	bcs.n	8000484 <__udivmoddi4+0x284>
 80004ae:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b2:	eb69 0503 	sbc.w	r5, r9, r3
 80004b6:	3801      	subs	r0, #1
 80004b8:	e7e4      	b.n	8000484 <__udivmoddi4+0x284>
 80004ba:	4628      	mov	r0, r5
 80004bc:	e7d7      	b.n	800046e <__udivmoddi4+0x26e>
 80004be:	4640      	mov	r0, r8
 80004c0:	e791      	b.n	80003e6 <__udivmoddi4+0x1e6>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e7be      	b.n	8000444 <__udivmoddi4+0x244>
 80004c6:	4601      	mov	r1, r0
 80004c8:	e778      	b.n	80003bc <__udivmoddi4+0x1bc>
 80004ca:	3802      	subs	r0, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	e745      	b.n	800035c <__udivmoddi4+0x15c>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e708      	b.n	80002e6 <__udivmoddi4+0xe6>
 80004d4:	f1a8 0802 	sub.w	r8, r8, #2
 80004d8:	443d      	add	r5, r7
 80004da:	e72b      	b.n	8000334 <__udivmoddi4+0x134>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <HAL_Init+0x30>)
 80004e4:	681a      	ldr	r2, [r3, #0]
 80004e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80004ea:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80004f2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	681a      	ldr	r2, [r3, #0]
 80004f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80004fa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004fc:	2003      	movs	r0, #3
 80004fe:	f000 f81b 	bl	8000538 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000502:	2000      	movs	r0, #0
 8000504:	f001 ff40 	bl	8002388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000508:	f001 ff1c 	bl	8002344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800050c:	2000      	movs	r0, #0
 800050e:	bd08      	pop	{r3, pc}
 8000510:	40023c00 	.word	0x40023c00

08000514 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000514:	4a03      	ldr	r2, [pc, #12]	; (8000524 <HAL_IncTick+0x10>)
 8000516:	6811      	ldr	r1, [r2, #0]
 8000518:	4b03      	ldr	r3, [pc, #12]	; (8000528 <HAL_IncTick+0x14>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	440b      	add	r3, r1
 800051e:	6013      	str	r3, [r2, #0]
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	20003fd4 	.word	0x20003fd4
 8000528:	20000000 	.word	0x20000000

0800052c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800052c:	4b01      	ldr	r3, [pc, #4]	; (8000534 <HAL_GetTick+0x8>)
 800052e:	6818      	ldr	r0, [r3, #0]
}
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	20003fd4 	.word	0x20003fd4

08000538 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000538:	4a07      	ldr	r2, [pc, #28]	; (8000558 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800053a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800053c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000540:	041b      	lsls	r3, r3, #16
 8000542:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000544:	0200      	lsls	r0, r0, #8
 8000546:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800054a:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 800054c:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000550:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000554:	60d0      	str	r0, [r2, #12]
 8000556:	4770      	bx	lr
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800055c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800055e:	4b16      	ldr	r3, [pc, #88]	; (80005b8 <HAL_NVIC_SetPriority+0x5c>)
 8000560:	68db      	ldr	r3, [r3, #12]
 8000562:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000566:	f1c3 0407 	rsb	r4, r3, #7
 800056a:	2c04      	cmp	r4, #4
 800056c:	bf28      	it	cs
 800056e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000570:	1d1d      	adds	r5, r3, #4
 8000572:	2d06      	cmp	r5, #6
 8000574:	d917      	bls.n	80005a6 <HAL_NVIC_SetPriority+0x4a>
 8000576:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000578:	2501      	movs	r5, #1
 800057a:	fa05 f404 	lsl.w	r4, r5, r4
 800057e:	3c01      	subs	r4, #1
 8000580:	4021      	ands	r1, r4
 8000582:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000584:	fa05 f303 	lsl.w	r3, r5, r3
 8000588:	3b01      	subs	r3, #1
 800058a:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800058c:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800058e:	2800      	cmp	r0, #0
 8000590:	db0b      	blt.n	80005aa <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000592:	0109      	lsls	r1, r1, #4
 8000594:	b2c9      	uxtb	r1, r1
 8000596:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800059a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800059e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80005a2:	bc30      	pop	{r4, r5}
 80005a4:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a6:	2300      	movs	r3, #0
 80005a8:	e7e6      	b.n	8000578 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005aa:	f000 000f 	and.w	r0, r0, #15
 80005ae:	0109      	lsls	r1, r1, #4
 80005b0:	b2c9      	uxtb	r1, r1
 80005b2:	4b02      	ldr	r3, [pc, #8]	; (80005bc <HAL_NVIC_SetPriority+0x60>)
 80005b4:	5419      	strb	r1, [r3, r0]
 80005b6:	e7f4      	b.n	80005a2 <HAL_NVIC_SetPriority+0x46>
 80005b8:	e000ed00 	.word	0xe000ed00
 80005bc:	e000ed14 	.word	0xe000ed14

080005c0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80005c0:	2800      	cmp	r0, #0
 80005c2:	db08      	blt.n	80005d6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005c4:	0942      	lsrs	r2, r0, #5
 80005c6:	f000 001f 	and.w	r0, r0, #31
 80005ca:	2301      	movs	r3, #1
 80005cc:	fa03 f000 	lsl.w	r0, r3, r0
 80005d0:	4b01      	ldr	r3, [pc, #4]	; (80005d8 <HAL_NVIC_EnableIRQ+0x18>)
 80005d2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80005d6:	4770      	bx	lr
 80005d8:	e000e100 	.word	0xe000e100

080005dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005de:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80005e0:	2400      	movs	r4, #0
 80005e2:	e04b      	b.n	800067c <HAL_GPIO_Init+0xa0>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80005e4:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 80005e8:	f10e 0e08 	add.w	lr, lr, #8
 80005ec:	f850 202e 	ldr.w	r2, [r0, lr, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80005f0:	f004 0607 	and.w	r6, r4, #7
 80005f4:	00b6      	lsls	r6, r6, #2
 80005f6:	270f      	movs	r7, #15
 80005f8:	40b7      	lsls	r7, r6
 80005fa:	ea22 0207 	bic.w	r2, r2, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80005fe:	690f      	ldr	r7, [r1, #16]
 8000600:	fa07 f606 	lsl.w	r6, r7, r6
 8000604:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3U] = temp;
 8000606:	f840 202e 	str.w	r2, [r0, lr, lsl #2]
 800060a:	e046      	b.n	800069a <HAL_GPIO_Init+0xbe>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800060c:	2607      	movs	r6, #7
 800060e:	e000      	b.n	8000612 <HAL_GPIO_Init+0x36>
 8000610:	2600      	movs	r6, #0
 8000612:	fa06 f60e 	lsl.w	r6, r6, lr
 8000616:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000618:	3302      	adds	r3, #2
 800061a:	4e5e      	ldr	r6, [pc, #376]	; (8000794 <HAL_GPIO_Init+0x1b8>)
 800061c:	f846 2023 	str.w	r2, [r6, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000620:	4b5d      	ldr	r3, [pc, #372]	; (8000798 <HAL_GPIO_Init+0x1bc>)
 8000622:	681a      	ldr	r2, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8000624:	43eb      	mvns	r3, r5
 8000626:	ea02 0603 	and.w	r6, r2, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800062a:	684f      	ldr	r7, [r1, #4]
 800062c:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000630:	d001      	beq.n	8000636 <HAL_GPIO_Init+0x5a>
        {
          temp |= iocurrent;
 8000632:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->IMR = temp;
 8000636:	4a58      	ldr	r2, [pc, #352]	; (8000798 <HAL_GPIO_Init+0x1bc>)
 8000638:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 800063a:	6852      	ldr	r2, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 800063c:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000640:	684f      	ldr	r7, [r1, #4]
 8000642:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000646:	d001      	beq.n	800064c <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8000648:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->EMR = temp;
 800064c:	4a52      	ldr	r2, [pc, #328]	; (8000798 <HAL_GPIO_Init+0x1bc>)
 800064e:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000650:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000652:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000656:	684f      	ldr	r7, [r1, #4]
 8000658:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800065c:	d001      	beq.n	8000662 <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 800065e:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->RTSR = temp;
 8000662:	4a4d      	ldr	r2, [pc, #308]	; (8000798 <HAL_GPIO_Init+0x1bc>)
 8000664:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000666:	68d2      	ldr	r2, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000668:	4013      	ands	r3, r2
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800066a:	684e      	ldr	r6, [r1, #4]
 800066c:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000670:	d001      	beq.n	8000676 <HAL_GPIO_Init+0x9a>
        {
          temp |= iocurrent;
 8000672:	ea45 0302 	orr.w	r3, r5, r2
        }
        EXTI->FTSR = temp;
 8000676:	4a48      	ldr	r2, [pc, #288]	; (8000798 <HAL_GPIO_Init+0x1bc>)
 8000678:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800067a:	3401      	adds	r4, #1
 800067c:	2c0f      	cmp	r4, #15
 800067e:	f200 8086 	bhi.w	800078e <HAL_GPIO_Init+0x1b2>
    ioposition = 0x01U << position;
 8000682:	2301      	movs	r3, #1
 8000684:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000686:	680a      	ldr	r2, [r1, #0]
 8000688:	ea03 0502 	and.w	r5, r3, r2
    if(iocurrent == ioposition)
 800068c:	42ab      	cmp	r3, r5
 800068e:	d1f4      	bne.n	800067a <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000690:	684a      	ldr	r2, [r1, #4]
 8000692:	2a02      	cmp	r2, #2
 8000694:	d0a6      	beq.n	80005e4 <HAL_GPIO_Init+0x8>
 8000696:	2a12      	cmp	r2, #18
 8000698:	d0a4      	beq.n	80005e4 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 800069a:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800069c:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 80006a0:	2203      	movs	r2, #3
 80006a2:	fa02 f20e 	lsl.w	r2, r2, lr
 80006a6:	43d2      	mvns	r2, r2
 80006a8:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006aa:	684f      	ldr	r7, [r1, #4]
 80006ac:	f007 0703 	and.w	r7, r7, #3
 80006b0:	fa07 f70e 	lsl.w	r7, r7, lr
 80006b4:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 80006b6:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006b8:	684e      	ldr	r6, [r1, #4]
 80006ba:	1e77      	subs	r7, r6, #1
 80006bc:	2f01      	cmp	r7, #1
 80006be:	d903      	bls.n	80006c8 <HAL_GPIO_Init+0xec>
 80006c0:	2e11      	cmp	r6, #17
 80006c2:	d001      	beq.n	80006c8 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006c4:	2e12      	cmp	r6, #18
 80006c6:	d10f      	bne.n	80006e8 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->OSPEEDR; 
 80006c8:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80006ca:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80006cc:	68cf      	ldr	r7, [r1, #12]
 80006ce:	fa07 f70e 	lsl.w	r7, r7, lr
 80006d2:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80006d4:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80006d6:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80006d8:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80006dc:	684e      	ldr	r6, [r1, #4]
 80006de:	f3c6 1600 	ubfx	r6, r6, #4, #1
 80006e2:	40a6      	lsls	r6, r4
 80006e4:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 80006e6:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 80006e8:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80006ea:	401a      	ands	r2, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80006ec:	688b      	ldr	r3, [r1, #8]
 80006ee:	fa03 f30e 	lsl.w	r3, r3, lr
 80006f2:	431a      	orrs	r2, r3
      GPIOx->PUPDR = temp;
 80006f4:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006f6:	684b      	ldr	r3, [r1, #4]
 80006f8:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80006fc:	d0bd      	beq.n	800067a <HAL_GPIO_Init+0x9e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fe:	2300      	movs	r3, #0
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	4b26      	ldr	r3, [pc, #152]	; (800079c <HAL_GPIO_Init+0x1c0>)
 8000704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000706:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800070a:	645a      	str	r2, [r3, #68]	; 0x44
 800070c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800070e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000712:	9301      	str	r3, [sp, #4]
 8000714:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000716:	08a3      	lsrs	r3, r4, #2
 8000718:	1c9e      	adds	r6, r3, #2
 800071a:	4a1e      	ldr	r2, [pc, #120]	; (8000794 <HAL_GPIO_Init+0x1b8>)
 800071c:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000720:	f004 0603 	and.w	r6, r4, #3
 8000724:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 8000728:	260f      	movs	r6, #15
 800072a:	fa06 f60e 	lsl.w	r6, r6, lr
 800072e:	ea22 0206 	bic.w	r2, r2, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000732:	4f1b      	ldr	r7, [pc, #108]	; (80007a0 <HAL_GPIO_Init+0x1c4>)
 8000734:	42b8      	cmp	r0, r7
 8000736:	f43f af6b 	beq.w	8000610 <HAL_GPIO_Init+0x34>
 800073a:	4e1a      	ldr	r6, [pc, #104]	; (80007a4 <HAL_GPIO_Init+0x1c8>)
 800073c:	42b0      	cmp	r0, r6
 800073e:	d01a      	beq.n	8000776 <HAL_GPIO_Init+0x19a>
 8000740:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000744:	42b0      	cmp	r0, r6
 8000746:	d018      	beq.n	800077a <HAL_GPIO_Init+0x19e>
 8000748:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800074c:	42b0      	cmp	r0, r6
 800074e:	d016      	beq.n	800077e <HAL_GPIO_Init+0x1a2>
 8000750:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000754:	42b0      	cmp	r0, r6
 8000756:	d014      	beq.n	8000782 <HAL_GPIO_Init+0x1a6>
 8000758:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800075c:	42b0      	cmp	r0, r6
 800075e:	d012      	beq.n	8000786 <HAL_GPIO_Init+0x1aa>
 8000760:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000764:	42b0      	cmp	r0, r6
 8000766:	d010      	beq.n	800078a <HAL_GPIO_Init+0x1ae>
 8000768:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800076c:	42b0      	cmp	r0, r6
 800076e:	f43f af4d 	beq.w	800060c <HAL_GPIO_Init+0x30>
 8000772:	2608      	movs	r6, #8
 8000774:	e74d      	b.n	8000612 <HAL_GPIO_Init+0x36>
 8000776:	2601      	movs	r6, #1
 8000778:	e74b      	b.n	8000612 <HAL_GPIO_Init+0x36>
 800077a:	2602      	movs	r6, #2
 800077c:	e749      	b.n	8000612 <HAL_GPIO_Init+0x36>
 800077e:	2603      	movs	r6, #3
 8000780:	e747      	b.n	8000612 <HAL_GPIO_Init+0x36>
 8000782:	2604      	movs	r6, #4
 8000784:	e745      	b.n	8000612 <HAL_GPIO_Init+0x36>
 8000786:	2605      	movs	r6, #5
 8000788:	e743      	b.n	8000612 <HAL_GPIO_Init+0x36>
 800078a:	2606      	movs	r6, #6
 800078c:	e741      	b.n	8000612 <HAL_GPIO_Init+0x36>
      }
    }
  }
}
 800078e:	b003      	add	sp, #12
 8000790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000792:	bf00      	nop
 8000794:	40013800 	.word	0x40013800
 8000798:	40013c00 	.word	0x40013c00
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020000 	.word	0x40020000
 80007a4:	40020400 	.word	0x40020400

080007a8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a8:	b912      	cbnz	r2, 80007b0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007aa:	0409      	lsls	r1, r1, #16
 80007ac:	6181      	str	r1, [r0, #24]
 80007ae:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80007b0:	6181      	str	r1, [r0, #24]
 80007b2:	4770      	bx	lr

080007b4 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80007b4:	6943      	ldr	r3, [r0, #20]
 80007b6:	ea31 0303 	bics.w	r3, r1, r3
 80007ba:	d001      	beq.n	80007c0 <HAL_GPIO_TogglePin+0xc>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 80007bc:	6181      	str	r1, [r0, #24]
 80007be:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80007c0:	0409      	lsls	r1, r1, #16
 80007c2:	6181      	str	r1, [r0, #24]
 80007c4:	4770      	bx	lr
	...

080007c8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80007c8:	2800      	cmp	r0, #0
 80007ca:	f000 81bb 	beq.w	8000b44 <HAL_RCC_OscConfig+0x37c>
{
 80007ce:	b570      	push	{r4, r5, r6, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007d4:	6803      	ldr	r3, [r0, #0]
 80007d6:	f013 0f01 	tst.w	r3, #1
 80007da:	d03b      	beq.n	8000854 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80007dc:	4ba7      	ldr	r3, [pc, #668]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80007de:	689b      	ldr	r3, [r3, #8]
 80007e0:	f003 030c 	and.w	r3, r3, #12
 80007e4:	2b04      	cmp	r3, #4
 80007e6:	d02c      	beq.n	8000842 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80007e8:	4ba4      	ldr	r3, [pc, #656]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80007ea:	689b      	ldr	r3, [r3, #8]
 80007ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80007f0:	2b08      	cmp	r3, #8
 80007f2:	d021      	beq.n	8000838 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007f4:	6863      	ldr	r3, [r4, #4]
 80007f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007fa:	d04f      	beq.n	800089c <HAL_RCC_OscConfig+0xd4>
 80007fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000800:	d052      	beq.n	80008a8 <HAL_RCC_OscConfig+0xe0>
 8000802:	4b9e      	ldr	r3, [pc, #632]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000812:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000814:	6863      	ldr	r3, [r4, #4]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d050      	beq.n	80008bc <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800081a:	f7ff fe87 	bl	800052c <HAL_GetTick>
 800081e:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000820:	4b96      	ldr	r3, [pc, #600]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000828:	d114      	bne.n	8000854 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800082a:	f7ff fe7f 	bl	800052c <HAL_GetTick>
 800082e:	1b40      	subs	r0, r0, r5
 8000830:	2864      	cmp	r0, #100	; 0x64
 8000832:	d9f5      	bls.n	8000820 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000834:	2003      	movs	r0, #3
 8000836:	e18a      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000838:	4b90      	ldr	r3, [pc, #576]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000840:	d0d8      	beq.n	80007f4 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000842:	4b8e      	ldr	r3, [pc, #568]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800084a:	d003      	beq.n	8000854 <HAL_RCC_OscConfig+0x8c>
 800084c:	6863      	ldr	r3, [r4, #4]
 800084e:	2b00      	cmp	r3, #0
 8000850:	f000 817a 	beq.w	8000b48 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000854:	6823      	ldr	r3, [r4, #0]
 8000856:	f013 0f02 	tst.w	r3, #2
 800085a:	d055      	beq.n	8000908 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800085c:	4b87      	ldr	r3, [pc, #540]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 800085e:	689b      	ldr	r3, [r3, #8]
 8000860:	f013 0f0c 	tst.w	r3, #12
 8000864:	d03e      	beq.n	80008e4 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000866:	4b85      	ldr	r3, [pc, #532]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000868:	689b      	ldr	r3, [r3, #8]
 800086a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800086e:	2b08      	cmp	r3, #8
 8000870:	d033      	beq.n	80008da <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000872:	68e3      	ldr	r3, [r4, #12]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d068      	beq.n	800094a <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000878:	2201      	movs	r2, #1
 800087a:	4b81      	ldr	r3, [pc, #516]	; (8000a80 <HAL_RCC_OscConfig+0x2b8>)
 800087c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800087e:	f7ff fe55 	bl	800052c <HAL_GetTick>
 8000882:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000884:	4b7d      	ldr	r3, [pc, #500]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f013 0f02 	tst.w	r3, #2
 800088c:	d154      	bne.n	8000938 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800088e:	f7ff fe4d 	bl	800052c <HAL_GetTick>
 8000892:	1b40      	subs	r0, r0, r5
 8000894:	2802      	cmp	r0, #2
 8000896:	d9f5      	bls.n	8000884 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000898:	2003      	movs	r0, #3
 800089a:	e158      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800089c:	4a77      	ldr	r2, [pc, #476]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 800089e:	6813      	ldr	r3, [r2, #0]
 80008a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008a4:	6013      	str	r3, [r2, #0]
 80008a6:	e7b5      	b.n	8000814 <HAL_RCC_OscConfig+0x4c>
 80008a8:	4b74      	ldr	r3, [pc, #464]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80008aa:	681a      	ldr	r2, [r3, #0]
 80008ac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	e7ab      	b.n	8000814 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 80008bc:	f7ff fe36 	bl	800052c <HAL_GetTick>
 80008c0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008c2:	4b6e      	ldr	r3, [pc, #440]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80008ca:	d0c3      	beq.n	8000854 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008cc:	f7ff fe2e 	bl	800052c <HAL_GetTick>
 80008d0:	1b40      	subs	r0, r0, r5
 80008d2:	2864      	cmp	r0, #100	; 0x64
 80008d4:	d9f5      	bls.n	80008c2 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 80008d6:	2003      	movs	r0, #3
 80008d8:	e139      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80008da:	4b68      	ldr	r3, [pc, #416]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80008e2:	d1c6      	bne.n	8000872 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008e4:	4b65      	ldr	r3, [pc, #404]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f013 0f02 	tst.w	r3, #2
 80008ec:	d004      	beq.n	80008f8 <HAL_RCC_OscConfig+0x130>
 80008ee:	68e3      	ldr	r3, [r4, #12]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d001      	beq.n	80008f8 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 80008f4:	2001      	movs	r0, #1
 80008f6:	e12a      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008f8:	4a60      	ldr	r2, [pc, #384]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80008fa:	6813      	ldr	r3, [r2, #0]
 80008fc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000900:	6921      	ldr	r1, [r4, #16]
 8000902:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000906:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000908:	6823      	ldr	r3, [r4, #0]
 800090a:	f013 0f08 	tst.w	r3, #8
 800090e:	d040      	beq.n	8000992 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000910:	6963      	ldr	r3, [r4, #20]
 8000912:	b363      	cbz	r3, 800096e <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000914:	2201      	movs	r2, #1
 8000916:	4b5b      	ldr	r3, [pc, #364]	; (8000a84 <HAL_RCC_OscConfig+0x2bc>)
 8000918:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800091a:	f7ff fe07 	bl	800052c <HAL_GetTick>
 800091e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000920:	4b56      	ldr	r3, [pc, #344]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000924:	f013 0f02 	tst.w	r3, #2
 8000928:	d133      	bne.n	8000992 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800092a:	f7ff fdff 	bl	800052c <HAL_GetTick>
 800092e:	1b40      	subs	r0, r0, r5
 8000930:	2802      	cmp	r0, #2
 8000932:	d9f5      	bls.n	8000920 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8000934:	2003      	movs	r0, #3
 8000936:	e10a      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000938:	4a50      	ldr	r2, [pc, #320]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 800093a:	6813      	ldr	r3, [r2, #0]
 800093c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000940:	6921      	ldr	r1, [r4, #16]
 8000942:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000946:	6013      	str	r3, [r2, #0]
 8000948:	e7de      	b.n	8000908 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 800094a:	2200      	movs	r2, #0
 800094c:	4b4c      	ldr	r3, [pc, #304]	; (8000a80 <HAL_RCC_OscConfig+0x2b8>)
 800094e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000950:	f7ff fdec 	bl	800052c <HAL_GetTick>
 8000954:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000956:	4b49      	ldr	r3, [pc, #292]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f013 0f02 	tst.w	r3, #2
 800095e:	d0d3      	beq.n	8000908 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000960:	f7ff fde4 	bl	800052c <HAL_GetTick>
 8000964:	1b40      	subs	r0, r0, r5
 8000966:	2802      	cmp	r0, #2
 8000968:	d9f5      	bls.n	8000956 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 800096a:	2003      	movs	r0, #3
 800096c:	e0ef      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800096e:	2200      	movs	r2, #0
 8000970:	4b44      	ldr	r3, [pc, #272]	; (8000a84 <HAL_RCC_OscConfig+0x2bc>)
 8000972:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000974:	f7ff fdda 	bl	800052c <HAL_GetTick>
 8000978:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800097a:	4b40      	ldr	r3, [pc, #256]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 800097c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800097e:	f013 0f02 	tst.w	r3, #2
 8000982:	d006      	beq.n	8000992 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000984:	f7ff fdd2 	bl	800052c <HAL_GetTick>
 8000988:	1b40      	subs	r0, r0, r5
 800098a:	2802      	cmp	r0, #2
 800098c:	d9f5      	bls.n	800097a <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 800098e:	2003      	movs	r0, #3
 8000990:	e0dd      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000992:	6823      	ldr	r3, [r4, #0]
 8000994:	f013 0f04 	tst.w	r3, #4
 8000998:	d079      	beq.n	8000a8e <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800099a:	4b38      	ldr	r3, [pc, #224]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 800099c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800099e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80009a2:	d133      	bne.n	8000a0c <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009a4:	2300      	movs	r3, #0
 80009a6:	9301      	str	r3, [sp, #4]
 80009a8:	4b34      	ldr	r3, [pc, #208]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80009aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80009b0:	641a      	str	r2, [r3, #64]	; 0x40
 80009b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b8:	9301      	str	r3, [sp, #4]
 80009ba:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80009bc:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009be:	4b32      	ldr	r3, [pc, #200]	; (8000a88 <HAL_RCC_OscConfig+0x2c0>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80009c6:	d023      	beq.n	8000a10 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009c8:	68a3      	ldr	r3, [r4, #8]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d034      	beq.n	8000a38 <HAL_RCC_OscConfig+0x270>
 80009ce:	2b05      	cmp	r3, #5
 80009d0:	d038      	beq.n	8000a44 <HAL_RCC_OscConfig+0x27c>
 80009d2:	4b2a      	ldr	r3, [pc, #168]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80009d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80009d6:	f022 0201 	bic.w	r2, r2, #1
 80009da:	671a      	str	r2, [r3, #112]	; 0x70
 80009dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80009de:	f022 0204 	bic.w	r2, r2, #4
 80009e2:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80009e4:	68a3      	ldr	r3, [r4, #8]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d036      	beq.n	8000a58 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80009ea:	f7ff fd9f 	bl	800052c <HAL_GetTick>
 80009ee:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009f0:	4b22      	ldr	r3, [pc, #136]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 80009f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80009f4:	f013 0f02 	tst.w	r3, #2
 80009f8:	d148      	bne.n	8000a8c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009fa:	f7ff fd97 	bl	800052c <HAL_GetTick>
 80009fe:	1b80      	subs	r0, r0, r6
 8000a00:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a04:	4298      	cmp	r0, r3
 8000a06:	d9f3      	bls.n	80009f0 <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 8000a08:	2003      	movs	r0, #3
 8000a0a:	e0a0      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 8000a0c:	2500      	movs	r5, #0
 8000a0e:	e7d6      	b.n	80009be <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a10:	4a1d      	ldr	r2, [pc, #116]	; (8000a88 <HAL_RCC_OscConfig+0x2c0>)
 8000a12:	6813      	ldr	r3, [r2, #0]
 8000a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a18:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000a1a:	f7ff fd87 	bl	800052c <HAL_GetTick>
 8000a1e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a20:	4b19      	ldr	r3, [pc, #100]	; (8000a88 <HAL_RCC_OscConfig+0x2c0>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000a28:	d1ce      	bne.n	80009c8 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a2a:	f7ff fd7f 	bl	800052c <HAL_GetTick>
 8000a2e:	1b80      	subs	r0, r0, r6
 8000a30:	2802      	cmp	r0, #2
 8000a32:	d9f5      	bls.n	8000a20 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8000a34:	2003      	movs	r0, #3
 8000a36:	e08a      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a38:	4a10      	ldr	r2, [pc, #64]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000a3a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	6713      	str	r3, [r2, #112]	; 0x70
 8000a42:	e7cf      	b.n	80009e4 <HAL_RCC_OscConfig+0x21c>
 8000a44:	4b0d      	ldr	r3, [pc, #52]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000a46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000a48:	f042 0204 	orr.w	r2, r2, #4
 8000a4c:	671a      	str	r2, [r3, #112]	; 0x70
 8000a4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000a50:	f042 0201 	orr.w	r2, r2, #1
 8000a54:	671a      	str	r2, [r3, #112]	; 0x70
 8000a56:	e7c5      	b.n	80009e4 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a58:	f7ff fd68 	bl	800052c <HAL_GetTick>
 8000a5c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a5e:	4b07      	ldr	r3, [pc, #28]	; (8000a7c <HAL_RCC_OscConfig+0x2b4>)
 8000a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000a62:	f013 0f02 	tst.w	r3, #2
 8000a66:	d011      	beq.n	8000a8c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a68:	f7ff fd60 	bl	800052c <HAL_GetTick>
 8000a6c:	1b80      	subs	r0, r0, r6
 8000a6e:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a72:	4298      	cmp	r0, r3
 8000a74:	d9f3      	bls.n	8000a5e <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 8000a76:	2003      	movs	r0, #3
 8000a78:	e069      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	42470000 	.word	0x42470000
 8000a84:	42470e80 	.word	0x42470e80
 8000a88:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000a8c:	b9e5      	cbnz	r5, 8000ac8 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000a8e:	69a3      	ldr	r3, [r4, #24]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d05b      	beq.n	8000b4c <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000a94:	4a30      	ldr	r2, [pc, #192]	; (8000b58 <HAL_RCC_OscConfig+0x390>)
 8000a96:	6892      	ldr	r2, [r2, #8]
 8000a98:	f002 020c 	and.w	r2, r2, #12
 8000a9c:	2a08      	cmp	r2, #8
 8000a9e:	d058      	beq.n	8000b52 <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d017      	beq.n	8000ad4 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4b2d      	ldr	r3, [pc, #180]	; (8000b5c <HAL_RCC_OscConfig+0x394>)
 8000aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aaa:	f7ff fd3f 	bl	800052c <HAL_GetTick>
 8000aae:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ab0:	4b29      	ldr	r3, [pc, #164]	; (8000b58 <HAL_RCC_OscConfig+0x390>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000ab8:	d042      	beq.n	8000b40 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aba:	f7ff fd37 	bl	800052c <HAL_GetTick>
 8000abe:	1b00      	subs	r0, r0, r4
 8000ac0:	2802      	cmp	r0, #2
 8000ac2:	d9f5      	bls.n	8000ab0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000ac4:	2003      	movs	r0, #3
 8000ac6:	e042      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ac8:	4a23      	ldr	r2, [pc, #140]	; (8000b58 <HAL_RCC_OscConfig+0x390>)
 8000aca:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000acc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad2:	e7dc      	b.n	8000a8e <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	4b21      	ldr	r3, [pc, #132]	; (8000b5c <HAL_RCC_OscConfig+0x394>)
 8000ad8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ada:	f7ff fd27 	bl	800052c <HAL_GetTick>
 8000ade:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <HAL_RCC_OscConfig+0x390>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000ae8:	d006      	beq.n	8000af8 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aea:	f7ff fd1f 	bl	800052c <HAL_GetTick>
 8000aee:	1b40      	subs	r0, r0, r5
 8000af0:	2802      	cmp	r0, #2
 8000af2:	d9f5      	bls.n	8000ae0 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8000af4:	2003      	movs	r0, #3
 8000af6:	e02a      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000af8:	69e3      	ldr	r3, [r4, #28]
 8000afa:	6a22      	ldr	r2, [r4, #32]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b00:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b04:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000b06:	0852      	lsrs	r2, r2, #1
 8000b08:	3a01      	subs	r2, #1
 8000b0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b0e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b10:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b14:	4a10      	ldr	r2, [pc, #64]	; (8000b58 <HAL_RCC_OscConfig+0x390>)
 8000b16:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b18:	2201      	movs	r2, #1
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <HAL_RCC_OscConfig+0x394>)
 8000b1c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b1e:	f7ff fd05 	bl	800052c <HAL_GetTick>
 8000b22:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <HAL_RCC_OscConfig+0x390>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000b2c:	d106      	bne.n	8000b3c <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b2e:	f7ff fcfd 	bl	800052c <HAL_GetTick>
 8000b32:	1b00      	subs	r0, r0, r4
 8000b34:	2802      	cmp	r0, #2
 8000b36:	d9f5      	bls.n	8000b24 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8000b38:	2003      	movs	r0, #3
 8000b3a:	e008      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	e006      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
 8000b40:	2000      	movs	r0, #0
 8000b42:	e004      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 8000b44:	2001      	movs	r0, #1
 8000b46:	4770      	bx	lr
        return HAL_ERROR;
 8000b48:	2001      	movs	r0, #1
 8000b4a:	e000      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 8000b4c:	2000      	movs	r0, #0
}
 8000b4e:	b002      	add	sp, #8
 8000b50:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000b52:	2001      	movs	r0, #1
 8000b54:	e7fb      	b.n	8000b4e <HAL_RCC_OscConfig+0x386>
 8000b56:	bf00      	nop
 8000b58:	40023800 	.word	0x40023800
 8000b5c:	42470060 	.word	0x42470060

08000b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b62:	4b31      	ldr	r3, [pc, #196]	; (8000c28 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000b64:	689b      	ldr	r3, [r3, #8]
 8000b66:	f003 030c 	and.w	r3, r3, #12
 8000b6a:	2b04      	cmp	r3, #4
 8000b6c:	d059      	beq.n	8000c22 <HAL_RCC_GetSysClockFreq+0xc2>
 8000b6e:	2b08      	cmp	r3, #8
 8000b70:	d001      	beq.n	8000b76 <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000b72:	482e      	ldr	r0, [pc, #184]	; (8000c2c <HAL_RCC_GetSysClockFreq+0xcc>)
 8000b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b76:	4b2c      	ldr	r3, [pc, #176]	; (8000c28 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000b78:	685a      	ldr	r2, [r3, #4]
 8000b7a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000b84:	d02a      	beq.n	8000bdc <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b86:	4b28      	ldr	r3, [pc, #160]	; (8000c28 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8000b8e:	461e      	mov	r6, r3
 8000b90:	2700      	movs	r7, #0
 8000b92:	015c      	lsls	r4, r3, #5
 8000b94:	2500      	movs	r5, #0
 8000b96:	1ae4      	subs	r4, r4, r3
 8000b98:	eb65 0507 	sbc.w	r5, r5, r7
 8000b9c:	01a9      	lsls	r1, r5, #6
 8000b9e:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8000ba2:	01a0      	lsls	r0, r4, #6
 8000ba4:	1b00      	subs	r0, r0, r4
 8000ba6:	eb61 0105 	sbc.w	r1, r1, r5
 8000baa:	00cb      	lsls	r3, r1, #3
 8000bac:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000bb0:	00c4      	lsls	r4, r0, #3
 8000bb2:	19a0      	adds	r0, r4, r6
 8000bb4:	eb43 0107 	adc.w	r1, r3, r7
 8000bb8:	024b      	lsls	r3, r1, #9
 8000bba:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8000bbe:	0244      	lsls	r4, r0, #9
 8000bc0:	4620      	mov	r0, r4
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	f7ff fb03 	bl	80001d0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000bca:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8000bd6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8000bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bdc:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8000be4:	461e      	mov	r6, r3
 8000be6:	2700      	movs	r7, #0
 8000be8:	015c      	lsls	r4, r3, #5
 8000bea:	2500      	movs	r5, #0
 8000bec:	1ae4      	subs	r4, r4, r3
 8000bee:	eb65 0507 	sbc.w	r5, r5, r7
 8000bf2:	01a9      	lsls	r1, r5, #6
 8000bf4:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8000bf8:	01a0      	lsls	r0, r4, #6
 8000bfa:	1b00      	subs	r0, r0, r4
 8000bfc:	eb61 0105 	sbc.w	r1, r1, r5
 8000c00:	00cb      	lsls	r3, r1, #3
 8000c02:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000c06:	00c4      	lsls	r4, r0, #3
 8000c08:	19a0      	adds	r0, r4, r6
 8000c0a:	eb43 0107 	adc.w	r1, r3, r7
 8000c0e:	028b      	lsls	r3, r1, #10
 8000c10:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8000c14:	0284      	lsls	r4, r0, #10
 8000c16:	4620      	mov	r0, r4
 8000c18:	4619      	mov	r1, r3
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	f7ff fad8 	bl	80001d0 <__aeabi_uldivmod>
 8000c20:	e7d3      	b.n	8000bca <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8000c22:	4803      	ldr	r0, [pc, #12]	; (8000c30 <HAL_RCC_GetSysClockFreq+0xd0>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	00f42400 	.word	0x00f42400
 8000c30:	007a1200 	.word	0x007a1200

08000c34 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8000c34:	2800      	cmp	r0, #0
 8000c36:	f000 809d 	beq.w	8000d74 <HAL_RCC_ClockConfig+0x140>
{
 8000c3a:	b570      	push	{r4, r5, r6, lr}
 8000c3c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c3e:	4b4f      	ldr	r3, [pc, #316]	; (8000d7c <HAL_RCC_ClockConfig+0x148>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 030f 	and.w	r3, r3, #15
 8000c46:	428b      	cmp	r3, r1
 8000c48:	d209      	bcs.n	8000c5e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c4a:	b2cb      	uxtb	r3, r1
 8000c4c:	4a4b      	ldr	r2, [pc, #300]	; (8000d7c <HAL_RCC_ClockConfig+0x148>)
 8000c4e:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c50:	6813      	ldr	r3, [r2, #0]
 8000c52:	f003 030f 	and.w	r3, r3, #15
 8000c56:	4299      	cmp	r1, r3
 8000c58:	d001      	beq.n	8000c5e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c5e:	6823      	ldr	r3, [r4, #0]
 8000c60:	f013 0f02 	tst.w	r3, #2
 8000c64:	d017      	beq.n	8000c96 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c66:	f013 0f04 	tst.w	r3, #4
 8000c6a:	d004      	beq.n	8000c76 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c6c:	4a44      	ldr	r2, [pc, #272]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000c6e:	6893      	ldr	r3, [r2, #8]
 8000c70:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000c74:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c76:	6823      	ldr	r3, [r4, #0]
 8000c78:	f013 0f08 	tst.w	r3, #8
 8000c7c:	d004      	beq.n	8000c88 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c7e:	4a40      	ldr	r2, [pc, #256]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000c80:	6893      	ldr	r3, [r2, #8]
 8000c82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000c86:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c88:	4a3d      	ldr	r2, [pc, #244]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000c8a:	6893      	ldr	r3, [r2, #8]
 8000c8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000c90:	68a0      	ldr	r0, [r4, #8]
 8000c92:	4303      	orrs	r3, r0
 8000c94:	6093      	str	r3, [r2, #8]
 8000c96:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c98:	6823      	ldr	r3, [r4, #0]
 8000c9a:	f013 0f01 	tst.w	r3, #1
 8000c9e:	d032      	beq.n	8000d06 <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ca0:	6863      	ldr	r3, [r4, #4]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d021      	beq.n	8000cea <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000ca6:	1e9a      	subs	r2, r3, #2
 8000ca8:	2a01      	cmp	r2, #1
 8000caa:	d925      	bls.n	8000cf8 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cac:	4a34      	ldr	r2, [pc, #208]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000cae:	6812      	ldr	r2, [r2, #0]
 8000cb0:	f012 0f02 	tst.w	r2, #2
 8000cb4:	d060      	beq.n	8000d78 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cb6:	4932      	ldr	r1, [pc, #200]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000cb8:	688a      	ldr	r2, [r1, #8]
 8000cba:	f022 0203 	bic.w	r2, r2, #3
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8000cc2:	f7ff fc33 	bl	800052c <HAL_GetTick>
 8000cc6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cc8:	4b2d      	ldr	r3, [pc, #180]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	f003 030c 	and.w	r3, r3, #12
 8000cd0:	6862      	ldr	r2, [r4, #4]
 8000cd2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000cd6:	d016      	beq.n	8000d06 <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cd8:	f7ff fc28 	bl	800052c <HAL_GetTick>
 8000cdc:	1b80      	subs	r0, r0, r6
 8000cde:	f241 3388 	movw	r3, #5000	; 0x1388
 8000ce2:	4298      	cmp	r0, r3
 8000ce4:	d9f0      	bls.n	8000cc8 <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8000ce6:	2003      	movs	r0, #3
 8000ce8:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cea:	4a25      	ldr	r2, [pc, #148]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000cec:	6812      	ldr	r2, [r2, #0]
 8000cee:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000cf2:	d1e0      	bne.n	8000cb6 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cf8:	4a21      	ldr	r2, [pc, #132]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000cfa:	6812      	ldr	r2, [r2, #0]
 8000cfc:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000d00:	d1d9      	bne.n	8000cb6 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8000d02:	2001      	movs	r0, #1
 8000d04:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d06:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <HAL_RCC_ClockConfig+0x148>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f003 030f 	and.w	r3, r3, #15
 8000d0e:	429d      	cmp	r5, r3
 8000d10:	d209      	bcs.n	8000d26 <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d12:	b2ea      	uxtb	r2, r5
 8000d14:	4b19      	ldr	r3, [pc, #100]	; (8000d7c <HAL_RCC_ClockConfig+0x148>)
 8000d16:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f003 030f 	and.w	r3, r3, #15
 8000d1e:	429d      	cmp	r5, r3
 8000d20:	d001      	beq.n	8000d26 <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8000d22:	2001      	movs	r0, #1
}
 8000d24:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d26:	6823      	ldr	r3, [r4, #0]
 8000d28:	f013 0f04 	tst.w	r3, #4
 8000d2c:	d006      	beq.n	8000d3c <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d2e:	4a14      	ldr	r2, [pc, #80]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000d30:	6893      	ldr	r3, [r2, #8]
 8000d32:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d36:	68e1      	ldr	r1, [r4, #12]
 8000d38:	430b      	orrs	r3, r1
 8000d3a:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d3c:	6823      	ldr	r3, [r4, #0]
 8000d3e:	f013 0f08 	tst.w	r3, #8
 8000d42:	d007      	beq.n	8000d54 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000d44:	4a0e      	ldr	r2, [pc, #56]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000d46:	6893      	ldr	r3, [r2, #8]
 8000d48:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000d4c:	6921      	ldr	r1, [r4, #16]
 8000d4e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000d52:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d54:	f7ff ff04 	bl	8000b60 <HAL_RCC_GetSysClockFreq>
 8000d58:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <HAL_RCC_ClockConfig+0x14c>)
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d60:	4a08      	ldr	r2, [pc, #32]	; (8000d84 <HAL_RCC_ClockConfig+0x150>)
 8000d62:	5cd3      	ldrb	r3, [r2, r3]
 8000d64:	40d8      	lsrs	r0, r3
 8000d66:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <HAL_RCC_ClockConfig+0x154>)
 8000d68:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f001 fb0c 	bl	8002388 <HAL_InitTick>
  return HAL_OK;
 8000d70:	2000      	movs	r0, #0
 8000d72:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000d74:	2001      	movs	r0, #1
 8000d76:	4770      	bx	lr
        return HAL_ERROR;
 8000d78:	2001      	movs	r0, #1
 8000d7a:	bd70      	pop	{r4, r5, r6, pc}
 8000d7c:	40023c00 	.word	0x40023c00
 8000d80:	40023800 	.word	0x40023800
 8000d84:	08002580 	.word	0x08002580
 8000d88:	20000008 	.word	0x20000008

08000d8c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000d8c:	4b01      	ldr	r3, [pc, #4]	; (8000d94 <HAL_RCC_GetHCLKFreq+0x8>)
 8000d8e:	6818      	ldr	r0, [r3, #0]
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	20000008 	.word	0x20000008

08000d98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000d98:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000d9a:	f7ff fff7 	bl	8000d8c <HAL_RCC_GetHCLKFreq>
 8000d9e:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000da6:	4a03      	ldr	r2, [pc, #12]	; (8000db4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000da8:	5cd3      	ldrb	r3, [r2, r3]
}
 8000daa:	40d8      	lsrs	r0, r3
 8000dac:	bd08      	pop	{r3, pc}
 8000dae:	bf00      	nop
 8000db0:	40023800 	.word	0x40023800
 8000db4:	08002590 	.word	0x08002590

08000db8 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000db8:	230f      	movs	r3, #15
 8000dba:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <HAL_RCC_GetClockConfig+0x34>)
 8000dbe:	689a      	ldr	r2, [r3, #8]
 8000dc0:	f002 0203 	and.w	r2, r2, #3
 8000dc4:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000dc6:	689a      	ldr	r2, [r3, #8]
 8000dc8:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000dcc:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000dce:	689a      	ldr	r2, [r3, #8]
 8000dd0:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8000dd4:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	08db      	lsrs	r3, r3, #3
 8000dda:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000dde:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <HAL_RCC_GetClockConfig+0x38>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f003 030f 	and.w	r3, r3, #15
 8000de8:	600b      	str	r3, [r1, #0]
 8000dea:	4770      	bx	lr
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40023c00 	.word	0x40023c00

08000df4 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d03b      	beq.n	8000e70 <HAL_SPI_Init+0x7c>
{
 8000df8:	b510      	push	{r4, lr}
 8000dfa:	4604      	mov	r4, r0
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8000e00:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d02e      	beq.n	8000e66 <HAL_SPI_Init+0x72>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8000e0e:	6822      	ldr	r2, [r4, #0]
 8000e10:	6813      	ldr	r3, [r2, #0]
 8000e12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e16:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e18:	6822      	ldr	r2, [r4, #0]
 8000e1a:	6863      	ldr	r3, [r4, #4]
 8000e1c:	68a1      	ldr	r1, [r4, #8]
 8000e1e:	430b      	orrs	r3, r1
 8000e20:	68e1      	ldr	r1, [r4, #12]
 8000e22:	430b      	orrs	r3, r1
 8000e24:	6921      	ldr	r1, [r4, #16]
 8000e26:	430b      	orrs	r3, r1
 8000e28:	6961      	ldr	r1, [r4, #20]
 8000e2a:	430b      	orrs	r3, r1
 8000e2c:	69a1      	ldr	r1, [r4, #24]
 8000e2e:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8000e32:	430b      	orrs	r3, r1
 8000e34:	69e1      	ldr	r1, [r4, #28]
 8000e36:	430b      	orrs	r3, r1
 8000e38:	6a21      	ldr	r1, [r4, #32]
 8000e3a:	430b      	orrs	r3, r1
 8000e3c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000e3e:	430b      	orrs	r3, r1
 8000e40:	6013      	str	r3, [r2, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000e42:	6822      	ldr	r2, [r4, #0]
 8000e44:	8b63      	ldrh	r3, [r4, #26]
 8000e46:	f003 0304 	and.w	r3, r3, #4
 8000e4a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000e4c:	430b      	orrs	r3, r1
 8000e4e:	6053      	str	r3, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000e50:	6822      	ldr	r2, [r4, #0]
 8000e52:	69d3      	ldr	r3, [r2, #28]
 8000e54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e58:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000e5a:	2000      	movs	r0, #0
 8000e5c:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8000e64:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8000e66:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000e6a:	f001 fa33 	bl	80022d4 <HAL_SPI_MspInit>
 8000e6e:	e7cb      	b.n	8000e08 <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8000e70:	2001      	movs	r0, #1
 8000e72:	4770      	bx	lr

08000e74 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8000e74:	4770      	bx	lr

08000e76 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000e76:	6802      	ldr	r2, [r0, #0]
 8000e78:	68d3      	ldr	r3, [r2, #12]
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000e80:	6802      	ldr	r2, [r0, #0]
 8000e82:	6893      	ldr	r3, [r2, #8]
 8000e84:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000e88:	2b06      	cmp	r3, #6
 8000e8a:	d003      	beq.n	8000e94 <HAL_TIM_Base_Start_IT+0x1e>
  {
    __HAL_TIM_ENABLE(htim);
 8000e8c:	6813      	ldr	r3, [r2, #0]
 8000e8e:	f043 0301 	orr.w	r3, r3, #1
 8000e92:	6013      	str	r3, [r2, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000e94:	2000      	movs	r0, #0
 8000e96:	4770      	bx	lr

08000e98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e98:	4770      	bx	lr

08000e9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000e9a:	4770      	bx	lr

08000e9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000e9c:	4770      	bx	lr

08000e9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000e9e:	4770      	bx	lr

08000ea0 <HAL_TIM_IRQHandler>:
{
 8000ea0:	b510      	push	{r4, lr}
 8000ea2:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000ea4:	6803      	ldr	r3, [r0, #0]
 8000ea6:	691a      	ldr	r2, [r3, #16]
 8000ea8:	f012 0f02 	tst.w	r2, #2
 8000eac:	d011      	beq.n	8000ed2 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000eae:	68da      	ldr	r2, [r3, #12]
 8000eb0:	f012 0f02 	tst.w	r2, #2
 8000eb4:	d00d      	beq.n	8000ed2 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000eb6:	f06f 0202 	mvn.w	r2, #2
 8000eba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000ec0:	6803      	ldr	r3, [r0, #0]
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	f013 0f03 	tst.w	r3, #3
 8000ec8:	d070      	beq.n	8000fac <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8000eca:	f7ff ffe6 	bl	8000e9a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ed2:	6823      	ldr	r3, [r4, #0]
 8000ed4:	691a      	ldr	r2, [r3, #16]
 8000ed6:	f012 0f04 	tst.w	r2, #4
 8000eda:	d012      	beq.n	8000f02 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000edc:	68da      	ldr	r2, [r3, #12]
 8000ede:	f012 0f04 	tst.w	r2, #4
 8000ee2:	d00e      	beq.n	8000f02 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000ee4:	f06f 0204 	mvn.w	r2, #4
 8000ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000eea:	2302      	movs	r3, #2
 8000eec:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000eee:	6823      	ldr	r3, [r4, #0]
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	f413 7f40 	tst.w	r3, #768	; 0x300
 8000ef6:	d05f      	beq.n	8000fb8 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8000ef8:	4620      	mov	r0, r4
 8000efa:	f7ff ffce 	bl	8000e9a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000efe:	2300      	movs	r3, #0
 8000f00:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000f02:	6823      	ldr	r3, [r4, #0]
 8000f04:	691a      	ldr	r2, [r3, #16]
 8000f06:	f012 0f08 	tst.w	r2, #8
 8000f0a:	d012      	beq.n	8000f32 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000f0c:	68da      	ldr	r2, [r3, #12]
 8000f0e:	f012 0f08 	tst.w	r2, #8
 8000f12:	d00e      	beq.n	8000f32 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000f14:	f06f 0208 	mvn.w	r2, #8
 8000f18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000f1a:	2304      	movs	r3, #4
 8000f1c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000f1e:	6823      	ldr	r3, [r4, #0]
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	f013 0f03 	tst.w	r3, #3
 8000f26:	d04e      	beq.n	8000fc6 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f28:	4620      	mov	r0, r4
 8000f2a:	f7ff ffb6 	bl	8000e9a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000f32:	6823      	ldr	r3, [r4, #0]
 8000f34:	691a      	ldr	r2, [r3, #16]
 8000f36:	f012 0f10 	tst.w	r2, #16
 8000f3a:	d012      	beq.n	8000f62 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000f3c:	68da      	ldr	r2, [r3, #12]
 8000f3e:	f012 0f10 	tst.w	r2, #16
 8000f42:	d00e      	beq.n	8000f62 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000f44:	f06f 0210 	mvn.w	r2, #16
 8000f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000f4a:	2308      	movs	r3, #8
 8000f4c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000f4e:	6823      	ldr	r3, [r4, #0]
 8000f50:	69db      	ldr	r3, [r3, #28]
 8000f52:	f413 7f40 	tst.w	r3, #768	; 0x300
 8000f56:	d03d      	beq.n	8000fd4 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f58:	4620      	mov	r0, r4
 8000f5a:	f7ff ff9e 	bl	8000e9a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000f62:	6823      	ldr	r3, [r4, #0]
 8000f64:	691a      	ldr	r2, [r3, #16]
 8000f66:	f012 0f01 	tst.w	r2, #1
 8000f6a:	d003      	beq.n	8000f74 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000f6c:	68da      	ldr	r2, [r3, #12]
 8000f6e:	f012 0f01 	tst.w	r2, #1
 8000f72:	d136      	bne.n	8000fe2 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000f74:	6823      	ldr	r3, [r4, #0]
 8000f76:	691a      	ldr	r2, [r3, #16]
 8000f78:	f012 0f80 	tst.w	r2, #128	; 0x80
 8000f7c:	d003      	beq.n	8000f86 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000f7e:	68da      	ldr	r2, [r3, #12]
 8000f80:	f012 0f80 	tst.w	r2, #128	; 0x80
 8000f84:	d134      	bne.n	8000ff0 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000f86:	6823      	ldr	r3, [r4, #0]
 8000f88:	691a      	ldr	r2, [r3, #16]
 8000f8a:	f012 0f40 	tst.w	r2, #64	; 0x40
 8000f8e:	d003      	beq.n	8000f98 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000f90:	68da      	ldr	r2, [r3, #12]
 8000f92:	f012 0f40 	tst.w	r2, #64	; 0x40
 8000f96:	d132      	bne.n	8000ffe <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000f98:	6823      	ldr	r3, [r4, #0]
 8000f9a:	691a      	ldr	r2, [r3, #16]
 8000f9c:	f012 0f20 	tst.w	r2, #32
 8000fa0:	d003      	beq.n	8000faa <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000fa2:	68da      	ldr	r2, [r3, #12]
 8000fa4:	f012 0f20 	tst.w	r2, #32
 8000fa8:	d130      	bne.n	800100c <HAL_TIM_IRQHandler+0x16c>
 8000faa:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fac:	f7ff ff74 	bl	8000e98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fb0:	4620      	mov	r0, r4
 8000fb2:	f7ff ff73 	bl	8000e9c <HAL_TIM_PWM_PulseFinishedCallback>
 8000fb6:	e78a      	b.n	8000ece <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fb8:	4620      	mov	r0, r4
 8000fba:	f7ff ff6d 	bl	8000e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fbe:	4620      	mov	r0, r4
 8000fc0:	f7ff ff6c 	bl	8000e9c <HAL_TIM_PWM_PulseFinishedCallback>
 8000fc4:	e79b      	b.n	8000efe <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fc6:	4620      	mov	r0, r4
 8000fc8:	f7ff ff66 	bl	8000e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fcc:	4620      	mov	r0, r4
 8000fce:	f7ff ff65 	bl	8000e9c <HAL_TIM_PWM_PulseFinishedCallback>
 8000fd2:	e7ac      	b.n	8000f2e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fd4:	4620      	mov	r0, r4
 8000fd6:	f7ff ff5f 	bl	8000e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fda:	4620      	mov	r0, r4
 8000fdc:	f7ff ff5e 	bl	8000e9c <HAL_TIM_PWM_PulseFinishedCallback>
 8000fe0:	e7bd      	b.n	8000f5e <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000fe2:	f06f 0201 	mvn.w	r2, #1
 8000fe6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000fe8:	4620      	mov	r0, r4
 8000fea:	f001 f945 	bl	8002278 <HAL_TIM_PeriodElapsedCallback>
 8000fee:	e7c1      	b.n	8000f74 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000ff0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000ff4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000ff6:	4620      	mov	r0, r4
 8000ff8:	f000 f890 	bl	800111c <HAL_TIMEx_BreakCallback>
 8000ffc:	e7c3      	b.n	8000f86 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000ffe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001002:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001004:	4620      	mov	r0, r4
 8001006:	f7ff ff4a 	bl	8000e9e <HAL_TIM_TriggerCallback>
 800100a:	e7c5      	b.n	8000f98 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800100c:	f06f 0220 	mvn.w	r2, #32
 8001010:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001012:	4620      	mov	r0, r4
 8001014:	f000 f881 	bl	800111a <HAL_TIMEx_CommutCallback>
}
 8001018:	e7c7      	b.n	8000faa <HAL_TIM_IRQHandler+0x10a>
	...

0800101c <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800101c:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800101e:	4a31      	ldr	r2, [pc, #196]	; (80010e4 <TIM_Base_SetConfig+0xc8>)
 8001020:	4290      	cmp	r0, r2
 8001022:	d012      	beq.n	800104a <TIM_Base_SetConfig+0x2e>
 8001024:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001028:	d00f      	beq.n	800104a <TIM_Base_SetConfig+0x2e>
 800102a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800102e:	4290      	cmp	r0, r2
 8001030:	d00b      	beq.n	800104a <TIM_Base_SetConfig+0x2e>
 8001032:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001036:	4290      	cmp	r0, r2
 8001038:	d007      	beq.n	800104a <TIM_Base_SetConfig+0x2e>
 800103a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800103e:	4290      	cmp	r0, r2
 8001040:	d003      	beq.n	800104a <TIM_Base_SetConfig+0x2e>
 8001042:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001046:	4290      	cmp	r0, r2
 8001048:	d103      	bne.n	8001052 <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800104a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800104e:	684a      	ldr	r2, [r1, #4]
 8001050:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001052:	4a24      	ldr	r2, [pc, #144]	; (80010e4 <TIM_Base_SetConfig+0xc8>)
 8001054:	4290      	cmp	r0, r2
 8001056:	d02a      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 8001058:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800105c:	d027      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 800105e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001062:	4290      	cmp	r0, r2
 8001064:	d023      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 8001066:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800106a:	4290      	cmp	r0, r2
 800106c:	d01f      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 800106e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001072:	4290      	cmp	r0, r2
 8001074:	d01b      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 8001076:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800107a:	4290      	cmp	r0, r2
 800107c:	d017      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 800107e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8001082:	4290      	cmp	r0, r2
 8001084:	d013      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 8001086:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800108a:	4290      	cmp	r0, r2
 800108c:	d00f      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 800108e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001092:	4290      	cmp	r0, r2
 8001094:	d00b      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 8001096:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800109a:	4290      	cmp	r0, r2
 800109c:	d007      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 800109e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80010a2:	4290      	cmp	r0, r2
 80010a4:	d003      	beq.n	80010ae <TIM_Base_SetConfig+0x92>
 80010a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80010aa:	4290      	cmp	r0, r2
 80010ac:	d103      	bne.n	80010b6 <TIM_Base_SetConfig+0x9a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80010ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80010b2:	68ca      	ldr	r2, [r1, #12]
 80010b4:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80010b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010ba:	694a      	ldr	r2, [r1, #20]
 80010bc:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80010be:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80010c0:	688b      	ldr	r3, [r1, #8]
 80010c2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80010c4:	680b      	ldr	r3, [r1, #0]
 80010c6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80010c8:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <TIM_Base_SetConfig+0xc8>)
 80010ca:	4298      	cmp	r0, r3
 80010cc:	d006      	beq.n	80010dc <TIM_Base_SetConfig+0xc0>
 80010ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80010d2:	4298      	cmp	r0, r3
 80010d4:	d002      	beq.n	80010dc <TIM_Base_SetConfig+0xc0>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80010d6:	2301      	movs	r3, #1
 80010d8:	6143      	str	r3, [r0, #20]
 80010da:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80010dc:	690b      	ldr	r3, [r1, #16]
 80010de:	6303      	str	r3, [r0, #48]	; 0x30
 80010e0:	e7f9      	b.n	80010d6 <TIM_Base_SetConfig+0xba>
 80010e2:	bf00      	nop
 80010e4:	40010000 	.word	0x40010000

080010e8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80010e8:	b1a8      	cbz	r0, 8001116 <HAL_TIM_Base_Init+0x2e>
{
 80010ea:	b510      	push	{r4, lr}
 80010ec:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80010ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80010f2:	b15b      	cbz	r3, 800110c <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80010f4:	2302      	movs	r3, #2
 80010f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80010fa:	1d21      	adds	r1, r4, #4
 80010fc:	6820      	ldr	r0, [r4, #0]
 80010fe:	f7ff ff8d 	bl	800101c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001102:	2301      	movs	r3, #1
 8001104:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001108:	2000      	movs	r0, #0
 800110a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800110c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001110:	f7ff feb0 	bl	8000e74 <HAL_TIM_Base_MspInit>
 8001114:	e7ee      	b.n	80010f4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001116:	2001      	movs	r0, #1
 8001118:	4770      	bx	lr

0800111a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800111a:	4770      	bx	lr

0800111c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800111c:	4770      	bx	lr

0800111e <makeFreeRtosPriority>:
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 800111e:	2884      	cmp	r0, #132	; 0x84
 8001120:	d001      	beq.n	8001126 <makeFreeRtosPriority+0x8>
    fpriority += (priority - osPriorityIdle);
 8001122:	3003      	adds	r0, #3
 8001124:	4770      	bx	lr
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001126:	2000      	movs	r0, #0
  }
  
  return fpriority;
}
 8001128:	4770      	bx	lr

0800112a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800112a:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800112c:	f000 fd28 	bl	8001b80 <vTaskStartScheduler>
  
  return osOK;
}
 8001130:	2000      	movs	r0, #0
 8001132:	bd08      	pop	{r3, pc}

08001134 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001134:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001138:	b087      	sub	sp, #28
 800113a:	4604      	mov	r4, r0
 800113c:	460f      	mov	r7, r1
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800113e:	6945      	ldr	r5, [r0, #20]
 8001140:	b1bd      	cbz	r5, 8001172 <osThreadCreate+0x3e>
 8001142:	6986      	ldr	r6, [r0, #24]
 8001144:	b1ae      	cbz	r6, 8001172 <osThreadCreate+0x3e>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001146:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800114a:	f8d0 9000 	ldr.w	r9, [r0]
 800114e:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 8001152:	f7ff ffe4 	bl	800111e <makeFreeRtosPriority>
 8001156:	6922      	ldr	r2, [r4, #16]
 8001158:	9602      	str	r6, [sp, #8]
 800115a:	9501      	str	r5, [sp, #4]
 800115c:	9000      	str	r0, [sp, #0]
 800115e:	463b      	mov	r3, r7
 8001160:	4649      	mov	r1, r9
 8001162:	4640      	mov	r0, r8
 8001164:	f000 fca0 	bl	8001aa8 <xTaskCreateStatic>
 8001168:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800116a:	9805      	ldr	r0, [sp, #20]
}
 800116c:	b007      	add	sp, #28
 800116e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001172:	6865      	ldr	r5, [r4, #4]
 8001174:	6826      	ldr	r6, [r4, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001176:	f8d4 8010 	ldr.w	r8, [r4, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800117a:	f9b4 0008 	ldrsh.w	r0, [r4, #8]
 800117e:	f7ff ffce 	bl	800111e <makeFreeRtosPriority>
 8001182:	ab05      	add	r3, sp, #20
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	9000      	str	r0, [sp, #0]
 8001188:	463b      	mov	r3, r7
 800118a:	fa1f f288 	uxth.w	r2, r8
 800118e:	4631      	mov	r1, r6
 8001190:	4628      	mov	r0, r5
 8001192:	f000 fcc2 	bl	8001b1a <xTaskCreate>
 8001196:	2801      	cmp	r0, #1
 8001198:	d0e7      	beq.n	800116a <osThreadCreate+0x36>
      return NULL;
 800119a:	2000      	movs	r0, #0
 800119c:	e7e6      	b.n	800116c <osThreadCreate+0x38>

0800119e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800119e:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80011a0:	4603      	mov	r3, r0
 80011a2:	b900      	cbnz	r0, 80011a6 <osDelay+0x8>
 80011a4:	2301      	movs	r3, #1
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 fe3c 	bl	8001e24 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80011ac:	2000      	movs	r0, #0
 80011ae:	bd08      	pop	{r3, pc}

080011b0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011b0:	f100 0308 	add.w	r3, r0, #8
 80011b4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80011b6:	f04f 32ff 	mov.w	r2, #4294967295
 80011ba:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011bc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011be:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80011c0:	2300      	movs	r3, #0
 80011c2:	6003      	str	r3, [r0, #0]
 80011c4:	4770      	bx	lr

080011c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	6103      	str	r3, [r0, #16]
 80011ca:	4770      	bx	lr

080011cc <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80011cc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80011ce:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80011d0:	689a      	ldr	r2, [r3, #8]
 80011d2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80011d4:	689a      	ldr	r2, [r3, #8]
 80011d6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80011d8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80011da:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80011dc:	6803      	ldr	r3, [r0, #0]
 80011de:	3301      	adds	r3, #1
 80011e0:	6003      	str	r3, [r0, #0]
 80011e2:	4770      	bx	lr

080011e4 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80011e4:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80011e6:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80011e8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80011ec:	d002      	beq.n	80011f4 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011ee:	f100 0208 	add.w	r2, r0, #8
 80011f2:	e002      	b.n	80011fa <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 80011f4:	6902      	ldr	r2, [r0, #16]
 80011f6:	e004      	b.n	8001202 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011f8:	461a      	mov	r2, r3
 80011fa:	6853      	ldr	r3, [r2, #4]
 80011fc:	681c      	ldr	r4, [r3, #0]
 80011fe:	42a5      	cmp	r5, r4
 8001200:	d2fa      	bcs.n	80011f8 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001202:	6853      	ldr	r3, [r2, #4]
 8001204:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001206:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001208:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800120a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800120c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800120e:	6803      	ldr	r3, [r0, #0]
 8001210:	3301      	adds	r3, #1
 8001212:	6003      	str	r3, [r0, #0]
}
 8001214:	bc30      	pop	{r4, r5}
 8001216:	4770      	bx	lr

08001218 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001218:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800121a:	6842      	ldr	r2, [r0, #4]
 800121c:	6881      	ldr	r1, [r0, #8]
 800121e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001220:	6882      	ldr	r2, [r0, #8]
 8001222:	6841      	ldr	r1, [r0, #4]
 8001224:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	4290      	cmp	r0, r2
 800122a:	d006      	beq.n	800123a <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800122c:	2200      	movs	r2, #0
 800122e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	3a01      	subs	r2, #1
 8001234:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001236:	6818      	ldr	r0, [r3, #0]
}
 8001238:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800123a:	6882      	ldr	r2, [r0, #8]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	e7f5      	b.n	800122c <uxListRemove+0x14>

08001240 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001240:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001246:	4b0d      	ldr	r3, [pc, #52]	; (800127c <prvTaskExitError+0x3c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800124e:	d008      	beq.n	8001262 <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001254:	f383 8811 	msr	BASEPRI, r3
 8001258:	f3bf 8f6f 	isb	sy
 800125c:	f3bf 8f4f 	dsb	sy
 8001260:	e7fe      	b.n	8001260 <prvTaskExitError+0x20>
 8001262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001272:	9b01      	ldr	r3, [sp, #4]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d0fc      	beq.n	8001272 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001278:	b002      	add	sp, #8
 800127a:	4770      	bx	lr
 800127c:	20000004 	.word	0x20000004

08001280 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001280:	4808      	ldr	r0, [pc, #32]	; (80012a4 <prvPortStartFirstTask+0x24>)
 8001282:	6800      	ldr	r0, [r0, #0]
 8001284:	6800      	ldr	r0, [r0, #0]
 8001286:	f380 8808 	msr	MSP, r0
 800128a:	f04f 0000 	mov.w	r0, #0
 800128e:	f380 8814 	msr	CONTROL, r0
 8001292:	b662      	cpsie	i
 8001294:	b661      	cpsie	f
 8001296:	f3bf 8f4f 	dsb	sy
 800129a:	f3bf 8f6f 	isb	sy
 800129e:	df00      	svc	0
 80012a0:	bf00      	nop
 80012a2:	0000      	.short	0x0000
 80012a4:	e000ed08 	.word	0xe000ed08

080012a8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80012a8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80012b8 <vPortEnableVFP+0x10>
 80012ac:	6801      	ldr	r1, [r0, #0]
 80012ae:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80012b2:	6001      	str	r1, [r0, #0]
 80012b4:	4770      	bx	lr
 80012b6:	0000      	.short	0x0000
 80012b8:	e000ed88 	.word	0xe000ed88

080012bc <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80012bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012c0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80012c4:	f021 0101 	bic.w	r1, r1, #1
 80012c8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80012cc:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <pxPortInitialiseStack+0x28>)
 80012ce:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80012d2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80012d6:	f06f 0302 	mvn.w	r3, #2
 80012da:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80012de:	3844      	subs	r0, #68	; 0x44
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	08001241 	.word	0x08001241
	...

080012f0 <SVC_Handler>:
	__asm volatile (
 80012f0:	4b07      	ldr	r3, [pc, #28]	; (8001310 <pxCurrentTCBConst2>)
 80012f2:	6819      	ldr	r1, [r3, #0]
 80012f4:	6808      	ldr	r0, [r1, #0]
 80012f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012fa:	f380 8809 	msr	PSP, r0
 80012fe:	f3bf 8f6f 	isb	sy
 8001302:	f04f 0000 	mov.w	r0, #0
 8001306:	f380 8811 	msr	BASEPRI, r0
 800130a:	4770      	bx	lr
 800130c:	f3af 8000 	nop.w

08001310 <pxCurrentTCBConst2>:
 8001310:	20003c48 	.word	0x20003c48

08001314 <vPortEnterCritical>:
 8001314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001318:	f383 8811 	msr	BASEPRI, r3
 800131c:	f3bf 8f6f 	isb	sy
 8001320:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001324:	4a0a      	ldr	r2, [pc, #40]	; (8001350 <vPortEnterCritical+0x3c>)
 8001326:	6813      	ldr	r3, [r2, #0]
 8001328:	3301      	adds	r3, #1
 800132a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800132c:	2b01      	cmp	r3, #1
 800132e:	d10d      	bne.n	800134c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <vPortEnterCritical+0x40>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001338:	d008      	beq.n	800134c <vPortEnterCritical+0x38>
 800133a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800133e:	f383 8811 	msr	BASEPRI, r3
 8001342:	f3bf 8f6f 	isb	sy
 8001346:	f3bf 8f4f 	dsb	sy
 800134a:	e7fe      	b.n	800134a <vPortEnterCritical+0x36>
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	20000004 	.word	0x20000004
 8001354:	e000ed04 	.word	0xe000ed04

08001358 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001358:	4b09      	ldr	r3, [pc, #36]	; (8001380 <vPortExitCritical+0x28>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	b943      	cbnz	r3, 8001370 <vPortExitCritical+0x18>
 800135e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001362:	f383 8811 	msr	BASEPRI, r3
 8001366:	f3bf 8f6f 	isb	sy
 800136a:	f3bf 8f4f 	dsb	sy
 800136e:	e7fe      	b.n	800136e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001370:	3b01      	subs	r3, #1
 8001372:	4a03      	ldr	r2, [pc, #12]	; (8001380 <vPortExitCritical+0x28>)
 8001374:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001376:	b90b      	cbnz	r3, 800137c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001378:	f383 8811 	msr	BASEPRI, r3
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20000004 	.word	0x20000004
	...

08001390 <PendSV_Handler>:
	__asm volatile
 8001390:	f3ef 8009 	mrs	r0, PSP
 8001394:	f3bf 8f6f 	isb	sy
 8001398:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <pxCurrentTCBConst>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	f01e 0f10 	tst.w	lr, #16
 80013a0:	bf08      	it	eq
 80013a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80013a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013aa:	6010      	str	r0, [r2, #0]
 80013ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80013b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80013b4:	f380 8811 	msr	BASEPRI, r0
 80013b8:	f3bf 8f4f 	dsb	sy
 80013bc:	f3bf 8f6f 	isb	sy
 80013c0:	f000 fd58 	bl	8001e74 <vTaskSwitchContext>
 80013c4:	f04f 0000 	mov.w	r0, #0
 80013c8:	f380 8811 	msr	BASEPRI, r0
 80013cc:	bc09      	pop	{r0, r3}
 80013ce:	6819      	ldr	r1, [r3, #0]
 80013d0:	6808      	ldr	r0, [r1, #0]
 80013d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013d6:	f01e 0f10 	tst.w	lr, #16
 80013da:	bf08      	it	eq
 80013dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80013e0:	f380 8809 	msr	PSP, r0
 80013e4:	f3bf 8f6f 	isb	sy
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	f3af 8000 	nop.w

080013f0 <pxCurrentTCBConst>:
 80013f0:	20003c48 	.word	0x20003c48

080013f4 <SysTick_Handler>:
{
 80013f4:	b508      	push	{r3, lr}
	__asm volatile
 80013f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013fa:	f383 8811 	msr	BASEPRI, r3
 80013fe:	f3bf 8f6f 	isb	sy
 8001402:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001406:	f000 fbff 	bl	8001c08 <xTaskIncrementTick>
 800140a:	b118      	cbz	r0, 8001414 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800140c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001410:	4b02      	ldr	r3, [pc, #8]	; (800141c <SysTick_Handler+0x28>)
 8001412:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001414:	2300      	movs	r3, #0
 8001416:	f383 8811 	msr	BASEPRI, r3
 800141a:	bd08      	pop	{r3, pc}
 800141c:	e000ed04 	.word	0xe000ed04

08001420 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001420:	4a08      	ldr	r2, [pc, #32]	; (8001444 <vPortSetupTimerInterrupt+0x24>)
 8001422:	2300      	movs	r3, #0
 8001424:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001426:	4908      	ldr	r1, [pc, #32]	; (8001448 <vPortSetupTimerInterrupt+0x28>)
 8001428:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <vPortSetupTimerInterrupt+0x2c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4908      	ldr	r1, [pc, #32]	; (8001450 <vPortSetupTimerInterrupt+0x30>)
 8001430:	fba1 1303 	umull	r1, r3, r1, r3
 8001434:	099b      	lsrs	r3, r3, #6
 8001436:	3b01      	subs	r3, #1
 8001438:	4906      	ldr	r1, [pc, #24]	; (8001454 <vPortSetupTimerInterrupt+0x34>)
 800143a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800143c:	2307      	movs	r3, #7
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	e000e010 	.word	0xe000e010
 8001448:	e000e018 	.word	0xe000e018
 800144c:	20000008 	.word	0x20000008
 8001450:	10624dd3 	.word	0x10624dd3
 8001454:	e000e014 	.word	0xe000e014

08001458 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001458:	4b3a      	ldr	r3, [pc, #232]	; (8001544 <xPortStartScheduler+0xec>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	4b3a      	ldr	r3, [pc, #232]	; (8001548 <xPortStartScheduler+0xf0>)
 800145e:	429a      	cmp	r2, r3
 8001460:	d108      	bne.n	8001474 <xPortStartScheduler+0x1c>
	__asm volatile
 8001462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001466:	f383 8811 	msr	BASEPRI, r3
 800146a:	f3bf 8f6f 	isb	sy
 800146e:	f3bf 8f4f 	dsb	sy
 8001472:	e7fe      	b.n	8001472 <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001474:	4b33      	ldr	r3, [pc, #204]	; (8001544 <xPortStartScheduler+0xec>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b34      	ldr	r3, [pc, #208]	; (800154c <xPortStartScheduler+0xf4>)
 800147a:	429a      	cmp	r2, r3
 800147c:	d108      	bne.n	8001490 <xPortStartScheduler+0x38>
 800147e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001482:	f383 8811 	msr	BASEPRI, r3
 8001486:	f3bf 8f6f 	isb	sy
 800148a:	f3bf 8f4f 	dsb	sy
 800148e:	e7fe      	b.n	800148e <xPortStartScheduler+0x36>
{
 8001490:	b510      	push	{r4, lr}
 8001492:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001494:	4b2e      	ldr	r3, [pc, #184]	; (8001550 <xPortStartScheduler+0xf8>)
 8001496:	781a      	ldrb	r2, [r3, #0]
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800149c:	22ff      	movs	r2, #255	; 0xff
 800149e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80014a8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80014ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80014b0:	4a28      	ldr	r2, [pc, #160]	; (8001554 <xPortStartScheduler+0xfc>)
 80014b2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80014b4:	2207      	movs	r2, #7
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <xPortStartScheduler+0x100>)
 80014b8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80014ba:	e009      	b.n	80014d0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
 80014bc:	4a26      	ldr	r2, [pc, #152]	; (8001558 <xPortStartScheduler+0x100>)
 80014be:	6813      	ldr	r3, [r2, #0]
 80014c0:	3b01      	subs	r3, #1
 80014c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80014c4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80014d0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80014d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80014d8:	d1f0      	bne.n	80014bc <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80014da:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <xPortStartScheduler+0x100>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2b03      	cmp	r3, #3
 80014e0:	d008      	beq.n	80014f4 <xPortStartScheduler+0x9c>
 80014e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014e6:	f383 8811 	msr	BASEPRI, r3
 80014ea:	f3bf 8f6f 	isb	sy
 80014ee:	f3bf 8f4f 	dsb	sy
 80014f2:	e7fe      	b.n	80014f2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80014f4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80014f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80014fa:	4a17      	ldr	r2, [pc, #92]	; (8001558 <xPortStartScheduler+0x100>)
 80014fc:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80014fe:	9b01      	ldr	r3, [sp, #4]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	4a13      	ldr	r2, [pc, #76]	; (8001550 <xPortStartScheduler+0xf8>)
 8001504:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001506:	4b15      	ldr	r3, [pc, #84]	; (800155c <xPortStartScheduler+0x104>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800150e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001516:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001518:	f7ff ff82 	bl	8001420 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800151c:	2400      	movs	r4, #0
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <xPortStartScheduler+0x108>)
 8001520:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8001522:	f7ff fec1 	bl	80012a8 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001526:	4a0f      	ldr	r2, [pc, #60]	; (8001564 <xPortStartScheduler+0x10c>)
 8001528:	6813      	ldr	r3, [r2, #0]
 800152a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800152e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001530:	f7ff fea6 	bl	8001280 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8001534:	f000 fc9e 	bl	8001e74 <vTaskSwitchContext>
	prvTaskExitError();
 8001538:	f7ff fe82 	bl	8001240 <prvTaskExitError>
}
 800153c:	4620      	mov	r0, r4
 800153e:	b002      	add	sp, #8
 8001540:	bd10      	pop	{r4, pc}
 8001542:	bf00      	nop
 8001544:	e000ed00 	.word	0xe000ed00
 8001548:	410fc271 	.word	0x410fc271
 800154c:	410fc270 	.word	0x410fc270
 8001550:	e000e400 	.word	0xe000e400
 8001554:	20000028 	.word	0x20000028
 8001558:	2000002c 	.word	0x2000002c
 800155c:	e000ed20 	.word	0xe000ed20
 8001560:	20000004 	.word	0x20000004
 8001564:	e000ef34 	.word	0xe000ef34

08001568 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001568:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800156a:	f012 0f07 	tst.w	r2, #7
 800156e:	d01e      	beq.n	80015ae <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001570:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001572:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001576:	f5c1 5370 	rsb	r3, r1, #15360	; 0x3c00
 800157a:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800157c:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800157e:	480e      	ldr	r0, [pc, #56]	; (80015b8 <prvHeapInit+0x50>)
 8001580:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001582:	2100      	movs	r1, #0
 8001584:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001586:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8001588:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800158a:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 800158e:	480b      	ldr	r0, [pc, #44]	; (80015bc <prvHeapInit+0x54>)
 8001590:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8001592:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001594:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001596:	1a99      	subs	r1, r3, r2
 8001598:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800159a:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800159c:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <prvHeapInit+0x58>)
 800159e:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80015a0:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <prvHeapInit+0x5c>)
 80015a2:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80015a4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80015a8:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <prvHeapInit+0x60>)
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80015ae:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80015b2:	e7e4      	b.n	800157e <prvHeapInit+0x16>
 80015b4:	20000034 	.word	0x20000034
 80015b8:	20003c40 	.word	0x20003c40
 80015bc:	20000030 	.word	0x20000030
 80015c0:	20003c3c 	.word	0x20003c3c
 80015c4:	20003c38 	.word	0x20003c38
 80015c8:	20003c34 	.word	0x20003c34

080015cc <prvInsertBlockIntoFreeList>:
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80015cc:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80015ce:	4b13      	ldr	r3, [pc, #76]	; (800161c <prvInsertBlockIntoFreeList+0x50>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	4282      	cmp	r2, r0
 80015d4:	d31b      	bcc.n	800160e <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80015d6:	6859      	ldr	r1, [r3, #4]
 80015d8:	185c      	adds	r4, r3, r1
 80015da:	42a0      	cmp	r0, r4
 80015dc:	d103      	bne.n	80015e6 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80015de:	6840      	ldr	r0, [r0, #4]
 80015e0:	4401      	add	r1, r0
 80015e2:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
 80015e4:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80015e6:	6841      	ldr	r1, [r0, #4]
 80015e8:	1844      	adds	r4, r0, r1
 80015ea:	42a2      	cmp	r2, r4
 80015ec:	d113      	bne.n	8001616 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80015ee:	4c0c      	ldr	r4, [pc, #48]	; (8001620 <prvInsertBlockIntoFreeList+0x54>)
 80015f0:	6824      	ldr	r4, [r4, #0]
 80015f2:	42a2      	cmp	r2, r4
 80015f4:	d00d      	beq.n	8001612 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80015f6:	6852      	ldr	r2, [r2, #4]
 80015f8:	4411      	add	r1, r2
 80015fa:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001602:	4298      	cmp	r0, r3
 8001604:	d000      	beq.n	8001608 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001606:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001608:	f85d 4b04 	ldr.w	r4, [sp], #4
 800160c:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800160e:	4613      	mov	r3, r2
 8001610:	e7de      	b.n	80015d0 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001612:	6004      	str	r4, [r0, #0]
 8001614:	e7f5      	b.n	8001602 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001616:	6002      	str	r2, [r0, #0]
 8001618:	e7f3      	b.n	8001602 <prvInsertBlockIntoFreeList+0x36>
 800161a:	bf00      	nop
 800161c:	20003c40 	.word	0x20003c40
 8001620:	20000030 	.word	0x20000030

08001624 <pvPortMalloc>:
{
 8001624:	b570      	push	{r4, r5, r6, lr}
 8001626:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001628:	f000 fae6 	bl	8001bf8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800162c:	4b3a      	ldr	r3, [pc, #232]	; (8001718 <pvPortMalloc+0xf4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	b1bb      	cbz	r3, 8001662 <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001632:	4b3a      	ldr	r3, [pc, #232]	; (800171c <pvPortMalloc+0xf8>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	421c      	tst	r4, r3
 8001638:	d163      	bne.n	8001702 <pvPortMalloc+0xde>
			if( xWantedSize > 0 )
 800163a:	b1ac      	cbz	r4, 8001668 <pvPortMalloc+0x44>
				xWantedSize += xHeapStructSize;
 800163c:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800163e:	f014 0f07 	tst.w	r4, #7
 8001642:	d011      	beq.n	8001668 <pvPortMalloc+0x44>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001644:	f024 0407 	bic.w	r4, r4, #7
 8001648:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800164a:	f004 0307 	and.w	r3, r4, #7
 800164e:	b15b      	cbz	r3, 8001668 <pvPortMalloc+0x44>
 8001650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001654:	f383 8811 	msr	BASEPRI, r3
 8001658:	f3bf 8f6f 	isb	sy
 800165c:	f3bf 8f4f 	dsb	sy
 8001660:	e7fe      	b.n	8001660 <pvPortMalloc+0x3c>
			prvHeapInit();
 8001662:	f7ff ff81 	bl	8001568 <prvHeapInit>
 8001666:	e7e4      	b.n	8001632 <pvPortMalloc+0xe>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001668:	2c00      	cmp	r4, #0
 800166a:	d04c      	beq.n	8001706 <pvPortMalloc+0xe2>
 800166c:	4b2c      	ldr	r3, [pc, #176]	; (8001720 <pvPortMalloc+0xfc>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	429c      	cmp	r4, r3
 8001672:	d84a      	bhi.n	800170a <pvPortMalloc+0xe6>
				pxBlock = xStart.pxNextFreeBlock;
 8001674:	4b2b      	ldr	r3, [pc, #172]	; (8001724 <pvPortMalloc+0x100>)
 8001676:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001678:	e001      	b.n	800167e <pvPortMalloc+0x5a>
					pxPreviousBlock = pxBlock;
 800167a:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 800167c:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800167e:	686a      	ldr	r2, [r5, #4]
 8001680:	4294      	cmp	r4, r2
 8001682:	d902      	bls.n	800168a <pvPortMalloc+0x66>
 8001684:	682a      	ldr	r2, [r5, #0]
 8001686:	2a00      	cmp	r2, #0
 8001688:	d1f7      	bne.n	800167a <pvPortMalloc+0x56>
				if( pxBlock != pxEnd )
 800168a:	4a23      	ldr	r2, [pc, #140]	; (8001718 <pvPortMalloc+0xf4>)
 800168c:	6812      	ldr	r2, [r2, #0]
 800168e:	4295      	cmp	r5, r2
 8001690:	d03d      	beq.n	800170e <pvPortMalloc+0xea>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001692:	681e      	ldr	r6, [r3, #0]
 8001694:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001696:	682a      	ldr	r2, [r5, #0]
 8001698:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800169a:	686b      	ldr	r3, [r5, #4]
 800169c:	1b1b      	subs	r3, r3, r4
 800169e:	2b10      	cmp	r3, #16
 80016a0:	d910      	bls.n	80016c4 <pvPortMalloc+0xa0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80016a2:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80016a4:	f010 0f07 	tst.w	r0, #7
 80016a8:	d008      	beq.n	80016bc <pvPortMalloc+0x98>
 80016aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016ae:	f383 8811 	msr	BASEPRI, r3
 80016b2:	f3bf 8f6f 	isb	sy
 80016b6:	f3bf 8f4f 	dsb	sy
 80016ba:	e7fe      	b.n	80016ba <pvPortMalloc+0x96>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80016bc:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80016be:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80016c0:	f7ff ff84 	bl	80015cc <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80016c4:	686a      	ldr	r2, [r5, #4]
 80016c6:	4916      	ldr	r1, [pc, #88]	; (8001720 <pvPortMalloc+0xfc>)
 80016c8:	680b      	ldr	r3, [r1, #0]
 80016ca:	1a9b      	subs	r3, r3, r2
 80016cc:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80016ce:	4916      	ldr	r1, [pc, #88]	; (8001728 <pvPortMalloc+0x104>)
 80016d0:	6809      	ldr	r1, [r1, #0]
 80016d2:	428b      	cmp	r3, r1
 80016d4:	d201      	bcs.n	80016da <pvPortMalloc+0xb6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80016d6:	4914      	ldr	r1, [pc, #80]	; (8001728 <pvPortMalloc+0x104>)
 80016d8:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80016da:	4b10      	ldr	r3, [pc, #64]	; (800171c <pvPortMalloc+0xf8>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4313      	orrs	r3, r2
 80016e0:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80016e6:	f000 fb1f 	bl	8001d28 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80016ea:	f016 0f07 	tst.w	r6, #7
 80016ee:	d010      	beq.n	8001712 <pvPortMalloc+0xee>
 80016f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016f4:	f383 8811 	msr	BASEPRI, r3
 80016f8:	f3bf 8f6f 	isb	sy
 80016fc:	f3bf 8f4f 	dsb	sy
 8001700:	e7fe      	b.n	8001700 <pvPortMalloc+0xdc>
void *pvReturn = NULL;
 8001702:	2600      	movs	r6, #0
 8001704:	e7ef      	b.n	80016e6 <pvPortMalloc+0xc2>
 8001706:	2600      	movs	r6, #0
 8001708:	e7ed      	b.n	80016e6 <pvPortMalloc+0xc2>
 800170a:	2600      	movs	r6, #0
 800170c:	e7eb      	b.n	80016e6 <pvPortMalloc+0xc2>
 800170e:	2600      	movs	r6, #0
 8001710:	e7e9      	b.n	80016e6 <pvPortMalloc+0xc2>
}
 8001712:	4630      	mov	r0, r6
 8001714:	bd70      	pop	{r4, r5, r6, pc}
 8001716:	bf00      	nop
 8001718:	20000030 	.word	0x20000030
 800171c:	20003c34 	.word	0x20003c34
 8001720:	20003c38 	.word	0x20003c38
 8001724:	20003c40 	.word	0x20003c40
 8001728:	20003c3c 	.word	0x20003c3c

0800172c <vPortFree>:
	if( pv != NULL )
 800172c:	b380      	cbz	r0, 8001790 <vPortFree+0x64>
{
 800172e:	b538      	push	{r3, r4, r5, lr}
 8001730:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8001732:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001736:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800173a:	4916      	ldr	r1, [pc, #88]	; (8001794 <vPortFree+0x68>)
 800173c:	6809      	ldr	r1, [r1, #0]
 800173e:	420a      	tst	r2, r1
 8001740:	d108      	bne.n	8001754 <vPortFree+0x28>
 8001742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001746:	f383 8811 	msr	BASEPRI, r3
 800174a:	f3bf 8f6f 	isb	sy
 800174e:	f3bf 8f4f 	dsb	sy
 8001752:	e7fe      	b.n	8001752 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001754:	f850 0c08 	ldr.w	r0, [r0, #-8]
 8001758:	b140      	cbz	r0, 800176c <vPortFree+0x40>
 800175a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800175e:	f383 8811 	msr	BASEPRI, r3
 8001762:	f3bf 8f6f 	isb	sy
 8001766:	f3bf 8f4f 	dsb	sy
 800176a:	e7fe      	b.n	800176a <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800176c:	ea22 0201 	bic.w	r2, r2, r1
 8001770:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
 8001774:	f000 fa40 	bl	8001bf8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001778:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800177c:	4a06      	ldr	r2, [pc, #24]	; (8001798 <vPortFree+0x6c>)
 800177e:	6813      	ldr	r3, [r2, #0]
 8001780:	440b      	add	r3, r1
 8001782:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001784:	4628      	mov	r0, r5
 8001786:	f7ff ff21 	bl	80015cc <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 800178a:	f000 facd 	bl	8001d28 <xTaskResumeAll>
 800178e:	bd38      	pop	{r3, r4, r5, pc}
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	20003c34 	.word	0x20003c34
 8001798:	20003c38 	.word	0x20003c38

0800179c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800179c:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <prvResetNextTaskUnblockTime+0x2c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	b94b      	cbnz	r3, 80017b8 <prvResetNextTaskUnblockTime+0x1c>
 80017a4:	2301      	movs	r3, #1
 80017a6:	b94b      	cbnz	r3, 80017bc <prvResetNextTaskUnblockTime+0x20>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80017a8:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <prvResetNextTaskUnblockTime+0x2c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <prvResetNextTaskUnblockTime+0x30>)
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	4770      	bx	lr
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80017b8:	2300      	movs	r3, #0
 80017ba:	e7f4      	b.n	80017a6 <prvResetNextTaskUnblockTime+0xa>
		xNextTaskUnblockTime = portMAX_DELAY;
 80017bc:	f04f 32ff 	mov.w	r2, #4294967295
 80017c0:	4b02      	ldr	r3, [pc, #8]	; (80017cc <prvResetNextTaskUnblockTime+0x30>)
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	20003c4c 	.word	0x20003c4c
 80017cc:	20003d20 	.word	0x20003d20

080017d0 <prvInitialiseNewTask>:
{
 80017d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80017d4:	4680      	mov	r8, r0
 80017d6:	4699      	mov	r9, r3
 80017d8:	9d08      	ldr	r5, [sp, #32]
 80017da:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80017dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80017de:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80017e0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80017e4:	3a01      	subs	r2, #1
 80017e6:	eb06 0682 	add.w	r6, r6, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80017ea:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80017ee:	2300      	movs	r3, #0
 80017f0:	2b0f      	cmp	r3, #15
 80017f2:	d807      	bhi.n	8001804 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80017f4:	5cc8      	ldrb	r0, [r1, r3]
 80017f6:	18e2      	adds	r2, r4, r3
 80017f8:	f882 0034 	strb.w	r0, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 80017fc:	5cca      	ldrb	r2, [r1, r3]
 80017fe:	b10a      	cbz	r2, 8001804 <prvInitialiseNewTask+0x34>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001800:	3301      	adds	r3, #1
 8001802:	e7f5      	b.n	80017f0 <prvInitialiseNewTask+0x20>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001804:	2300      	movs	r3, #0
 8001806:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800180a:	2d06      	cmp	r5, #6
 800180c:	d900      	bls.n	8001810 <prvInitialiseNewTask+0x40>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800180e:	2506      	movs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8001810:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001812:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001814:	f04f 0a00 	mov.w	sl, #0
 8001818:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800181c:	1d20      	adds	r0, r4, #4
 800181e:	f7ff fcd2 	bl	80011c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001822:	f104 0018 	add.w	r0, r4, #24
 8001826:	f7ff fcce 	bl	80011c6 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800182a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800182c:	f1c5 0507 	rsb	r5, r5, #7
 8001830:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001832:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001834:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001838:	f884 a050 	strb.w	sl, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800183c:	464a      	mov	r2, r9
 800183e:	4641      	mov	r1, r8
 8001840:	4630      	mov	r0, r6
 8001842:	f7ff fd3b 	bl	80012bc <pxPortInitialiseStack>
 8001846:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001848:	b107      	cbz	r7, 800184c <prvInitialiseNewTask+0x7c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800184a:	603c      	str	r4, [r7, #0]
 800184c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001850 <prvInitialiseTaskLists>:
{
 8001850:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001852:	2400      	movs	r4, #0
 8001854:	e007      	b.n	8001866 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001856:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800185a:	0093      	lsls	r3, r2, #2
 800185c:	480e      	ldr	r0, [pc, #56]	; (8001898 <prvInitialiseTaskLists+0x48>)
 800185e:	4418      	add	r0, r3
 8001860:	f7ff fca6 	bl	80011b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001864:	3401      	adds	r4, #1
 8001866:	2c06      	cmp	r4, #6
 8001868:	d9f5      	bls.n	8001856 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800186a:	4d0c      	ldr	r5, [pc, #48]	; (800189c <prvInitialiseTaskLists+0x4c>)
 800186c:	4628      	mov	r0, r5
 800186e:	f7ff fc9f 	bl	80011b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001872:	4c0b      	ldr	r4, [pc, #44]	; (80018a0 <prvInitialiseTaskLists+0x50>)
 8001874:	4620      	mov	r0, r4
 8001876:	f7ff fc9b 	bl	80011b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800187a:	480a      	ldr	r0, [pc, #40]	; (80018a4 <prvInitialiseTaskLists+0x54>)
 800187c:	f7ff fc98 	bl	80011b0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001880:	4809      	ldr	r0, [pc, #36]	; (80018a8 <prvInitialiseTaskLists+0x58>)
 8001882:	f7ff fc95 	bl	80011b0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001886:	4809      	ldr	r0, [pc, #36]	; (80018ac <prvInitialiseTaskLists+0x5c>)
 8001888:	f7ff fc92 	bl	80011b0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800188c:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <prvInitialiseTaskLists+0x60>)
 800188e:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <prvInitialiseTaskLists+0x64>)
 8001892:	601c      	str	r4, [r3, #0]
 8001894:	bd38      	pop	{r3, r4, r5, pc}
 8001896:	bf00      	nop
 8001898:	20003c54 	.word	0x20003c54
 800189c:	20003cf8 	.word	0x20003cf8
 80018a0:	20003d0c 	.word	0x20003d0c
 80018a4:	20003d28 	.word	0x20003d28
 80018a8:	20003d54 	.word	0x20003d54
 80018ac:	20003d40 	.word	0x20003d40
 80018b0:	20003c4c 	.word	0x20003c4c
 80018b4:	20003c50 	.word	0x20003c50

080018b8 <prvAddNewTaskToReadyList>:
{
 80018b8:	b510      	push	{r4, lr}
 80018ba:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80018bc:	f7ff fd2a 	bl	8001314 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80018c0:	4a20      	ldr	r2, [pc, #128]	; (8001944 <prvAddNewTaskToReadyList+0x8c>)
 80018c2:	6813      	ldr	r3, [r2, #0]
 80018c4:	3301      	adds	r3, #1
 80018c6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80018c8:	4b1f      	ldr	r3, [pc, #124]	; (8001948 <prvAddNewTaskToReadyList+0x90>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d031      	beq.n	8001934 <prvAddNewTaskToReadyList+0x7c>
			if( xSchedulerRunning == pdFALSE )
 80018d0:	4b1e      	ldr	r3, [pc, #120]	; (800194c <prvAddNewTaskToReadyList+0x94>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	b93b      	cbnz	r3, 80018e6 <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80018d6:	4b1c      	ldr	r3, [pc, #112]	; (8001948 <prvAddNewTaskToReadyList+0x90>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80018de:	429a      	cmp	r2, r3
 80018e0:	d801      	bhi.n	80018e6 <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
 80018e2:	4b19      	ldr	r3, [pc, #100]	; (8001948 <prvAddNewTaskToReadyList+0x90>)
 80018e4:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
 80018e6:	4a1a      	ldr	r2, [pc, #104]	; (8001950 <prvAddNewTaskToReadyList+0x98>)
 80018e8:	6813      	ldr	r3, [r2, #0]
 80018ea:	3301      	adds	r3, #1
 80018ec:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80018ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80018f0:	2201      	movs	r2, #1
 80018f2:	409a      	lsls	r2, r3
 80018f4:	4917      	ldr	r1, [pc, #92]	; (8001954 <prvAddNewTaskToReadyList+0x9c>)
 80018f6:	6808      	ldr	r0, [r1, #0]
 80018f8:	4302      	orrs	r2, r0
 80018fa:	600a      	str	r2, [r1, #0]
 80018fc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001900:	009a      	lsls	r2, r3, #2
 8001902:	1d21      	adds	r1, r4, #4
 8001904:	4814      	ldr	r0, [pc, #80]	; (8001958 <prvAddNewTaskToReadyList+0xa0>)
 8001906:	4410      	add	r0, r2
 8001908:	f7ff fc60 	bl	80011cc <vListInsertEnd>
	taskEXIT_CRITICAL();
 800190c:	f7ff fd24 	bl	8001358 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001910:	4b0e      	ldr	r3, [pc, #56]	; (800194c <prvAddNewTaskToReadyList+0x94>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	b16b      	cbz	r3, 8001932 <prvAddNewTaskToReadyList+0x7a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001916:	4b0c      	ldr	r3, [pc, #48]	; (8001948 <prvAddNewTaskToReadyList+0x90>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800191c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800191e:	429a      	cmp	r2, r3
 8001920:	d207      	bcs.n	8001932 <prvAddNewTaskToReadyList+0x7a>
			taskYIELD_IF_USING_PREEMPTION();
 8001922:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <prvAddNewTaskToReadyList+0xa4>)
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	f3bf 8f4f 	dsb	sy
 800192e:	f3bf 8f6f 	isb	sy
 8001932:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
 8001934:	4b04      	ldr	r3, [pc, #16]	; (8001948 <prvAddNewTaskToReadyList+0x90>)
 8001936:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001938:	6813      	ldr	r3, [r2, #0]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d1d3      	bne.n	80018e6 <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
 800193e:	f7ff ff87 	bl	8001850 <prvInitialiseTaskLists>
 8001942:	e7d0      	b.n	80018e6 <prvAddNewTaskToReadyList+0x2e>
 8001944:	20003ce0 	.word	0x20003ce0
 8001948:	20003c48 	.word	0x20003c48
 800194c:	20003d3c 	.word	0x20003d3c
 8001950:	20003cf0 	.word	0x20003cf0
 8001954:	20003cf4 	.word	0x20003cf4
 8001958:	20003c54 	.word	0x20003c54
 800195c:	e000ed04 	.word	0xe000ed04

08001960 <prvDeleteTCB>:
	{
 8001960:	b510      	push	{r4, lr}
 8001962:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001964:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001968:	b163      	cbz	r3, 8001984 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800196a:	2b01      	cmp	r3, #1
 800196c:	d011      	beq.n	8001992 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800196e:	2b02      	cmp	r3, #2
 8001970:	d012      	beq.n	8001998 <prvDeleteTCB+0x38>
 8001972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001976:	f383 8811 	msr	BASEPRI, r3
 800197a:	f3bf 8f6f 	isb	sy
 800197e:	f3bf 8f4f 	dsb	sy
 8001982:	e7fe      	b.n	8001982 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8001984:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001986:	f7ff fed1 	bl	800172c <vPortFree>
				vPortFree( pxTCB );
 800198a:	4620      	mov	r0, r4
 800198c:	f7ff fece 	bl	800172c <vPortFree>
 8001990:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8001992:	f7ff fecb 	bl	800172c <vPortFree>
 8001996:	bd10      	pop	{r4, pc}
 8001998:	bd10      	pop	{r4, pc}
	...

0800199c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800199c:	4b0f      	ldr	r3, [pc, #60]	; (80019dc <prvCheckTasksWaitingTermination+0x40>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	b1d3      	cbz	r3, 80019d8 <prvCheckTasksWaitingTermination+0x3c>
{
 80019a2:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 80019a4:	f7ff fcb6 	bl	8001314 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80019a8:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <prvCheckTasksWaitingTermination+0x44>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80019ae:	1d20      	adds	r0, r4, #4
 80019b0:	f7ff fc32 	bl	8001218 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80019b4:	4a0b      	ldr	r2, [pc, #44]	; (80019e4 <prvCheckTasksWaitingTermination+0x48>)
 80019b6:	6813      	ldr	r3, [r2, #0]
 80019b8:	3b01      	subs	r3, #1
 80019ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80019bc:	4a07      	ldr	r2, [pc, #28]	; (80019dc <prvCheckTasksWaitingTermination+0x40>)
 80019be:	6813      	ldr	r3, [r2, #0]
 80019c0:	3b01      	subs	r3, #1
 80019c2:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 80019c4:	f7ff fcc8 	bl	8001358 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80019c8:	4620      	mov	r0, r4
 80019ca:	f7ff ffc9 	bl	8001960 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80019ce:	4b03      	ldr	r3, [pc, #12]	; (80019dc <prvCheckTasksWaitingTermination+0x40>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1e6      	bne.n	80019a4 <prvCheckTasksWaitingTermination+0x8>
}
 80019d6:	bd10      	pop	{r4, pc}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	20003ce4 	.word	0x20003ce4
 80019e0:	20003d54 	.word	0x20003d54
 80019e4:	20003ce0 	.word	0x20003ce0

080019e8 <prvIdleTask>:
{
 80019e8:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 80019ea:	f7ff ffd7 	bl	800199c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80019ee:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <prvIdleTask+0x20>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d9f9      	bls.n	80019ea <prvIdleTask+0x2>
				taskYIELD();
 80019f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019fa:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <prvIdleTask+0x24>)
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	f3bf 8f4f 	dsb	sy
 8001a02:	f3bf 8f6f 	isb	sy
 8001a06:	e7f0      	b.n	80019ea <prvIdleTask+0x2>
 8001a08:	20003c54 	.word	0x20003c54
 8001a0c:	e000ed04 	.word	0xe000ed04

08001a10 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001a10:	b570      	push	{r4, r5, r6, lr}
 8001a12:	4604      	mov	r4, r0
 8001a14:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001a16:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <prvAddCurrentTaskToDelayedList+0x7c>)
 8001a18:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001a1a:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <prvAddCurrentTaskToDelayedList+0x80>)
 8001a1c:	6818      	ldr	r0, [r3, #0]
 8001a1e:	3004      	adds	r0, #4
 8001a20:	f7ff fbfa 	bl	8001218 <uxListRemove>
 8001a24:	b950      	cbnz	r0, 8001a3c <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001a26:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <prvAddCurrentTaskToDelayedList+0x80>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	fa03 f202 	lsl.w	r2, r3, r2
 8001a32:	4918      	ldr	r1, [pc, #96]	; (8001a94 <prvAddCurrentTaskToDelayedList+0x84>)
 8001a34:	680b      	ldr	r3, [r1, #0]
 8001a36:	ea23 0302 	bic.w	r3, r3, r2
 8001a3a:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001a3c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001a40:	d013      	beq.n	8001a6a <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001a42:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001a44:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <prvAddCurrentTaskToDelayedList+0x80>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8001a4a:	42a5      	cmp	r5, r4
 8001a4c:	d816      	bhi.n	8001a7c <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001a4e:	4b12      	ldr	r3, [pc, #72]	; (8001a98 <prvAddCurrentTaskToDelayedList+0x88>)
 8001a50:	6818      	ldr	r0, [r3, #0]
 8001a52:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <prvAddCurrentTaskToDelayedList+0x80>)
 8001a54:	6819      	ldr	r1, [r3, #0]
 8001a56:	3104      	adds	r1, #4
 8001a58:	f7ff fbc4 	bl	80011e4 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8001a5c:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <prvAddCurrentTaskToDelayedList+0x8c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	429c      	cmp	r4, r3
 8001a62:	d201      	bcs.n	8001a68 <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8001a64:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <prvAddCurrentTaskToDelayedList+0x8c>)
 8001a66:	601c      	str	r4, [r3, #0]
 8001a68:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001a6a:	2e00      	cmp	r6, #0
 8001a6c:	d0e9      	beq.n	8001a42 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001a6e:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <prvAddCurrentTaskToDelayedList+0x80>)
 8001a70:	6819      	ldr	r1, [r3, #0]
 8001a72:	3104      	adds	r1, #4
 8001a74:	480a      	ldr	r0, [pc, #40]	; (8001aa0 <prvAddCurrentTaskToDelayedList+0x90>)
 8001a76:	f7ff fba9 	bl	80011cc <vListInsertEnd>
 8001a7a:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001a7c:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <prvAddCurrentTaskToDelayedList+0x94>)
 8001a7e:	6818      	ldr	r0, [r3, #0]
 8001a80:	4b03      	ldr	r3, [pc, #12]	; (8001a90 <prvAddCurrentTaskToDelayedList+0x80>)
 8001a82:	6819      	ldr	r1, [r3, #0]
 8001a84:	3104      	adds	r1, #4
 8001a86:	f7ff fbad 	bl	80011e4 <vListInsert>
 8001a8a:	bd70      	pop	{r4, r5, r6, pc}
 8001a8c:	20003d68 	.word	0x20003d68
 8001a90:	20003c48 	.word	0x20003c48
 8001a94:	20003cf4 	.word	0x20003cf4
 8001a98:	20003c4c 	.word	0x20003c4c
 8001a9c:	20003d20 	.word	0x20003d20
 8001aa0:	20003d40 	.word	0x20003d40
 8001aa4:	20003c50 	.word	0x20003c50

08001aa8 <xTaskCreateStatic>:
	{
 8001aa8:	b570      	push	{r4, r5, r6, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001aae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8001ab0:	b175      	cbz	r5, 8001ad0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001ab2:	b1b4      	cbz	r4, 8001ae2 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8001ab4:	2654      	movs	r6, #84	; 0x54
 8001ab6:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001ab8:	9e04      	ldr	r6, [sp, #16]
 8001aba:	2e54      	cmp	r6, #84	; 0x54
 8001abc:	d01a      	beq.n	8001af4 <xTaskCreateStatic+0x4c>
 8001abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ac2:	f383 8811 	msr	BASEPRI, r3
 8001ac6:	f3bf 8f6f 	isb	sy
 8001aca:	f3bf 8f4f 	dsb	sy
 8001ace:	e7fe      	b.n	8001ace <xTaskCreateStatic+0x26>
 8001ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ad4:	f383 8811 	msr	BASEPRI, r3
 8001ad8:	f3bf 8f6f 	isb	sy
 8001adc:	f3bf 8f4f 	dsb	sy
 8001ae0:	e7fe      	b.n	8001ae0 <xTaskCreateStatic+0x38>
 8001ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ae6:	f383 8811 	msr	BASEPRI, r3
 8001aea:	f3bf 8f6f 	isb	sy
 8001aee:	f3bf 8f4f 	dsb	sy
 8001af2:	e7fe      	b.n	8001af2 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001af4:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001af6:	2502      	movs	r5, #2
 8001af8:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001afc:	2500      	movs	r5, #0
 8001afe:	9503      	str	r5, [sp, #12]
 8001b00:	9402      	str	r4, [sp, #8]
 8001b02:	ad05      	add	r5, sp, #20
 8001b04:	9501      	str	r5, [sp, #4]
 8001b06:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8001b08:	9500      	str	r5, [sp, #0]
 8001b0a:	f7ff fe61 	bl	80017d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001b0e:	4620      	mov	r0, r4
 8001b10:	f7ff fed2 	bl	80018b8 <prvAddNewTaskToReadyList>
	}
 8001b14:	9805      	ldr	r0, [sp, #20]
 8001b16:	b006      	add	sp, #24
 8001b18:	bd70      	pop	{r4, r5, r6, pc}

08001b1a <xTaskCreate>:
	{
 8001b1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	4606      	mov	r6, r0
 8001b22:	460f      	mov	r7, r1
 8001b24:	4615      	mov	r5, r2
 8001b26:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b28:	0090      	lsls	r0, r2, #2
 8001b2a:	f7ff fd7b 	bl	8001624 <pvPortMalloc>
			if( pxStack != NULL )
 8001b2e:	b310      	cbz	r0, 8001b76 <xTaskCreate+0x5c>
 8001b30:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001b32:	2054      	movs	r0, #84	; 0x54
 8001b34:	f7ff fd76 	bl	8001624 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8001b38:	4604      	mov	r4, r0
 8001b3a:	b1c0      	cbz	r0, 8001b6e <xTaskCreate+0x54>
					pxNewTCB->pxStack = pxStack;
 8001b3c:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8001b40:	b1dc      	cbz	r4, 8001b7a <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001b42:	2300      	movs	r3, #0
 8001b44:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001b48:	9303      	str	r3, [sp, #12]
 8001b4a:	9402      	str	r4, [sp, #8]
 8001b4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001b4e:	9301      	str	r3, [sp, #4]
 8001b50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	4643      	mov	r3, r8
 8001b56:	462a      	mov	r2, r5
 8001b58:	4639      	mov	r1, r7
 8001b5a:	4630      	mov	r0, r6
 8001b5c:	f7ff fe38 	bl	80017d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001b60:	4620      	mov	r0, r4
 8001b62:	f7ff fea9 	bl	80018b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001b66:	2001      	movs	r0, #1
	}
 8001b68:	b005      	add	sp, #20
 8001b6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8001b6e:	4648      	mov	r0, r9
 8001b70:	f7ff fddc 	bl	800172c <vPortFree>
 8001b74:	e7e4      	b.n	8001b40 <xTaskCreate+0x26>
				pxNewTCB = NULL;
 8001b76:	2400      	movs	r4, #0
 8001b78:	e7e2      	b.n	8001b40 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001b7a:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8001b7e:	e7f3      	b.n	8001b68 <xTaskCreate+0x4e>

08001b80 <vTaskStartScheduler>:
{
 8001b80:	b510      	push	{r4, lr}
 8001b82:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001b84:	2400      	movs	r4, #0
 8001b86:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001b88:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001b8a:	aa07      	add	r2, sp, #28
 8001b8c:	a906      	add	r1, sp, #24
 8001b8e:	a805      	add	r0, sp, #20
 8001b90:	f000 fa40 	bl	8002014 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001b94:	9b05      	ldr	r3, [sp, #20]
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	9b06      	ldr	r3, [sp, #24]
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	9400      	str	r4, [sp, #0]
 8001b9e:	4623      	mov	r3, r4
 8001ba0:	9a07      	ldr	r2, [sp, #28]
 8001ba2:	4910      	ldr	r1, [pc, #64]	; (8001be4 <vTaskStartScheduler+0x64>)
 8001ba4:	4810      	ldr	r0, [pc, #64]	; (8001be8 <vTaskStartScheduler+0x68>)
 8001ba6:	f7ff ff7f 	bl	8001aa8 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8001baa:	b118      	cbz	r0, 8001bb4 <vTaskStartScheduler+0x34>
			xReturn = pdPASS;
 8001bac:	2301      	movs	r3, #1
	if( xReturn == pdPASS )
 8001bae:	b91b      	cbnz	r3, 8001bb8 <vTaskStartScheduler+0x38>
}
 8001bb0:	b008      	add	sp, #32
 8001bb2:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	e7fa      	b.n	8001bae <vTaskStartScheduler+0x2e>
 8001bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bbc:	f383 8811 	msr	BASEPRI, r3
 8001bc0:	f3bf 8f6f 	isb	sy
 8001bc4:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8001bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bcc:	4b07      	ldr	r3, [pc, #28]	; (8001bec <vTaskStartScheduler+0x6c>)
 8001bce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <vTaskStartScheduler+0x70>)
 8001bd4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <vTaskStartScheduler+0x74>)
 8001bda:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8001bdc:	f7ff fc3c 	bl	8001458 <xPortStartScheduler>
 8001be0:	e7e6      	b.n	8001bb0 <vTaskStartScheduler+0x30>
 8001be2:	bf00      	nop
 8001be4:	08002568 	.word	0x08002568
 8001be8:	080019e9 	.word	0x080019e9
 8001bec:	20003d20 	.word	0x20003d20
 8001bf0:	20003d3c 	.word	0x20003d3c
 8001bf4:	20003d68 	.word	0x20003d68

08001bf8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001bf8:	4a02      	ldr	r2, [pc, #8]	; (8001c04 <vTaskSuspendAll+0xc>)
 8001bfa:	6813      	ldr	r3, [r2, #0]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	6013      	str	r3, [r2, #0]
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	20003cec 	.word	0x20003cec

08001c08 <xTaskIncrementTick>:
{
 8001c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001c0a:	4b3c      	ldr	r3, [pc, #240]	; (8001cfc <xTaskIncrementTick+0xf4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d168      	bne.n	8001ce4 <xTaskIncrementTick+0xdc>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001c12:	4b3b      	ldr	r3, [pc, #236]	; (8001d00 <xTaskIncrementTick+0xf8>)
 8001c14:	681d      	ldr	r5, [r3, #0]
 8001c16:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8001c18:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001c1a:	b9c5      	cbnz	r5, 8001c4e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8001c1c:	4b39      	ldr	r3, [pc, #228]	; (8001d04 <xTaskIncrementTick+0xfc>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	b143      	cbz	r3, 8001c36 <xTaskIncrementTick+0x2e>
 8001c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c28:	f383 8811 	msr	BASEPRI, r3
 8001c2c:	f3bf 8f6f 	isb	sy
 8001c30:	f3bf 8f4f 	dsb	sy
 8001c34:	e7fe      	b.n	8001c34 <xTaskIncrementTick+0x2c>
 8001c36:	4a33      	ldr	r2, [pc, #204]	; (8001d04 <xTaskIncrementTick+0xfc>)
 8001c38:	6811      	ldr	r1, [r2, #0]
 8001c3a:	4b33      	ldr	r3, [pc, #204]	; (8001d08 <xTaskIncrementTick+0x100>)
 8001c3c:	6818      	ldr	r0, [r3, #0]
 8001c3e:	6010      	str	r0, [r2, #0]
 8001c40:	6019      	str	r1, [r3, #0]
 8001c42:	4a32      	ldr	r2, [pc, #200]	; (8001d0c <xTaskIncrementTick+0x104>)
 8001c44:	6813      	ldr	r3, [r2, #0]
 8001c46:	3301      	adds	r3, #1
 8001c48:	6013      	str	r3, [r2, #0]
 8001c4a:	f7ff fda7 	bl	800179c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001c4e:	4b30      	ldr	r3, [pc, #192]	; (8001d10 <xTaskIncrementTick+0x108>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	429d      	cmp	r5, r3
 8001c54:	d23a      	bcs.n	8001ccc <xTaskIncrementTick+0xc4>
BaseType_t xSwitchRequired = pdFALSE;
 8001c56:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001c58:	4b2e      	ldr	r3, [pc, #184]	; (8001d14 <xTaskIncrementTick+0x10c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001c62:	009a      	lsls	r2, r3, #2
 8001c64:	4b2c      	ldr	r3, [pc, #176]	; (8001d18 <xTaskIncrementTick+0x110>)
 8001c66:	589b      	ldr	r3, [r3, r2]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d940      	bls.n	8001cee <xTaskIncrementTick+0xe6>
				xSwitchRequired = pdTRUE;
 8001c6c:	2401      	movs	r4, #1
 8001c6e:	e03e      	b.n	8001cee <xTaskIncrementTick+0xe6>
							xSwitchRequired = pdTRUE;
 8001c70:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c72:	4b24      	ldr	r3, [pc, #144]	; (8001d04 <xTaskIncrementTick+0xfc>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	b353      	cbz	r3, 8001cd0 <xTaskIncrementTick+0xc8>
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	bb53      	cbnz	r3, 8001cd4 <xTaskIncrementTick+0xcc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001c7e:	4b21      	ldr	r3, [pc, #132]	; (8001d04 <xTaskIncrementTick+0xfc>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001c86:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 8001c88:	429d      	cmp	r5, r3
 8001c8a:	d328      	bcc.n	8001cde <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001c8c:	1d37      	adds	r7, r6, #4
 8001c8e:	4638      	mov	r0, r7
 8001c90:	f7ff fac2 	bl	8001218 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001c94:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8001c96:	b11b      	cbz	r3, 8001ca0 <xTaskIncrementTick+0x98>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001c98:	f106 0018 	add.w	r0, r6, #24
 8001c9c:	f7ff fabc 	bl	8001218 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001ca0:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	409a      	lsls	r2, r3
 8001ca6:	491d      	ldr	r1, [pc, #116]	; (8001d1c <xTaskIncrementTick+0x114>)
 8001ca8:	6808      	ldr	r0, [r1, #0]
 8001caa:	4302      	orrs	r2, r0
 8001cac:	600a      	str	r2, [r1, #0]
 8001cae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001cb2:	009a      	lsls	r2, r3, #2
 8001cb4:	4639      	mov	r1, r7
 8001cb6:	4818      	ldr	r0, [pc, #96]	; (8001d18 <xTaskIncrementTick+0x110>)
 8001cb8:	4410      	add	r0, r2
 8001cba:	f7ff fa87 	bl	80011cc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001cbe:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8001cc0:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <xTaskIncrementTick+0x10c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d2d2      	bcs.n	8001c70 <xTaskIncrementTick+0x68>
 8001cca:	e7d2      	b.n	8001c72 <xTaskIncrementTick+0x6a>
 8001ccc:	2400      	movs	r4, #0
 8001cce:	e7d0      	b.n	8001c72 <xTaskIncrementTick+0x6a>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e7d3      	b.n	8001c7c <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd8:	4b0d      	ldr	r3, [pc, #52]	; (8001d10 <xTaskIncrementTick+0x108>)
 8001cda:	601a      	str	r2, [r3, #0]
					break;
 8001cdc:	e7bc      	b.n	8001c58 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8001cde:	4a0c      	ldr	r2, [pc, #48]	; (8001d10 <xTaskIncrementTick+0x108>)
 8001ce0:	6013      	str	r3, [r2, #0]
						break;
 8001ce2:	e7b9      	b.n	8001c58 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 8001ce4:	4a0e      	ldr	r2, [pc, #56]	; (8001d20 <xTaskIncrementTick+0x118>)
 8001ce6:	6813      	ldr	r3, [r2, #0]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8001cec:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8001cee:	4b0d      	ldr	r3, [pc, #52]	; (8001d24 <xTaskIncrementTick+0x11c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	b103      	cbz	r3, 8001cf6 <xTaskIncrementTick+0xee>
			xSwitchRequired = pdTRUE;
 8001cf4:	2401      	movs	r4, #1
}
 8001cf6:	4620      	mov	r0, r4
 8001cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20003cec 	.word	0x20003cec
 8001d00:	20003d68 	.word	0x20003d68
 8001d04:	20003c4c 	.word	0x20003c4c
 8001d08:	20003c50 	.word	0x20003c50
 8001d0c:	20003d24 	.word	0x20003d24
 8001d10:	20003d20 	.word	0x20003d20
 8001d14:	20003c48 	.word	0x20003c48
 8001d18:	20003c54 	.word	0x20003c54
 8001d1c:	20003cf4 	.word	0x20003cf4
 8001d20:	20003ce8 	.word	0x20003ce8
 8001d24:	20003d6c 	.word	0x20003d6c

08001d28 <xTaskResumeAll>:
{
 8001d28:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8001d2a:	4b35      	ldr	r3, [pc, #212]	; (8001e00 <xTaskResumeAll+0xd8>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	b943      	cbnz	r3, 8001d42 <xTaskResumeAll+0x1a>
 8001d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d34:	f383 8811 	msr	BASEPRI, r3
 8001d38:	f3bf 8f6f 	isb	sy
 8001d3c:	f3bf 8f4f 	dsb	sy
 8001d40:	e7fe      	b.n	8001d40 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8001d42:	f7ff fae7 	bl	8001314 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001d46:	4b2e      	ldr	r3, [pc, #184]	; (8001e00 <xTaskResumeAll+0xd8>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	3a01      	subs	r2, #1
 8001d4c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d150      	bne.n	8001df6 <xTaskResumeAll+0xce>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001d54:	4b2b      	ldr	r3, [pc, #172]	; (8001e04 <xTaskResumeAll+0xdc>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	b923      	cbnz	r3, 8001d64 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
 8001d5a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001d5c:	f7ff fafc 	bl	8001358 <vPortExitCritical>
}
 8001d60:	4620      	mov	r0, r4
 8001d62:	bd38      	pop	{r3, r4, r5, pc}
 8001d64:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001d66:	4b28      	ldr	r3, [pc, #160]	; (8001e08 <xTaskResumeAll+0xe0>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	b31b      	cbz	r3, 8001db4 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001d6c:	4b26      	ldr	r3, [pc, #152]	; (8001e08 <xTaskResumeAll+0xe0>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001d72:	f104 0018 	add.w	r0, r4, #24
 8001d76:	f7ff fa4f 	bl	8001218 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d7a:	1d25      	adds	r5, r4, #4
 8001d7c:	4628      	mov	r0, r5
 8001d7e:	f7ff fa4b 	bl	8001218 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001d82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d84:	2201      	movs	r2, #1
 8001d86:	409a      	lsls	r2, r3
 8001d88:	4920      	ldr	r1, [pc, #128]	; (8001e0c <xTaskResumeAll+0xe4>)
 8001d8a:	6808      	ldr	r0, [r1, #0]
 8001d8c:	4302      	orrs	r2, r0
 8001d8e:	600a      	str	r2, [r1, #0]
 8001d90:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001d94:	009a      	lsls	r2, r3, #2
 8001d96:	4629      	mov	r1, r5
 8001d98:	481d      	ldr	r0, [pc, #116]	; (8001e10 <xTaskResumeAll+0xe8>)
 8001d9a:	4410      	add	r0, r2
 8001d9c:	f7ff fa16 	bl	80011cc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001da0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001da2:	4b1c      	ldr	r3, [pc, #112]	; (8001e14 <xTaskResumeAll+0xec>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d3dc      	bcc.n	8001d66 <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 8001dac:	2201      	movs	r2, #1
 8001dae:	4b1a      	ldr	r3, [pc, #104]	; (8001e18 <xTaskResumeAll+0xf0>)
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	e7d8      	b.n	8001d66 <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
 8001db4:	b10c      	cbz	r4, 8001dba <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 8001db6:	f7ff fcf1 	bl	800179c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001dba:	4b18      	ldr	r3, [pc, #96]	; (8001e1c <xTaskResumeAll+0xf4>)
 8001dbc:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001dbe:	b974      	cbnz	r4, 8001dde <xTaskResumeAll+0xb6>
				if( xYieldPending != pdFALSE )
 8001dc0:	4b15      	ldr	r3, [pc, #84]	; (8001e18 <xTaskResumeAll+0xf0>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	b1cb      	cbz	r3, 8001dfa <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
 8001dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dca:	4b15      	ldr	r3, [pc, #84]	; (8001e20 <xTaskResumeAll+0xf8>)
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	f3bf 8f4f 	dsb	sy
 8001dd2:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8001dd6:	2401      	movs	r4, #1
 8001dd8:	e7c0      	b.n	8001d5c <xTaskResumeAll+0x34>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001dda:	3c01      	subs	r4, #1
 8001ddc:	d007      	beq.n	8001dee <xTaskResumeAll+0xc6>
							if( xTaskIncrementTick() != pdFALSE )
 8001dde:	f7ff ff13 	bl	8001c08 <xTaskIncrementTick>
 8001de2:	2800      	cmp	r0, #0
 8001de4:	d0f9      	beq.n	8001dda <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
 8001de6:	2201      	movs	r2, #1
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <xTaskResumeAll+0xf0>)
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	e7f5      	b.n	8001dda <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 8001dee:	2200      	movs	r2, #0
 8001df0:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <xTaskResumeAll+0xf4>)
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	e7e4      	b.n	8001dc0 <xTaskResumeAll+0x98>
BaseType_t xAlreadyYielded = pdFALSE;
 8001df6:	2400      	movs	r4, #0
 8001df8:	e7b0      	b.n	8001d5c <xTaskResumeAll+0x34>
 8001dfa:	2400      	movs	r4, #0
 8001dfc:	e7ae      	b.n	8001d5c <xTaskResumeAll+0x34>
 8001dfe:	bf00      	nop
 8001e00:	20003cec 	.word	0x20003cec
 8001e04:	20003ce0 	.word	0x20003ce0
 8001e08:	20003d28 	.word	0x20003d28
 8001e0c:	20003cf4 	.word	0x20003cf4
 8001e10:	20003c54 	.word	0x20003c54
 8001e14:	20003c48 	.word	0x20003c48
 8001e18:	20003d6c 	.word	0x20003d6c
 8001e1c:	20003ce8 	.word	0x20003ce8
 8001e20:	e000ed04 	.word	0xe000ed04

08001e24 <vTaskDelay>:
	{
 8001e24:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001e26:	b1a8      	cbz	r0, 8001e54 <vTaskDelay+0x30>
 8001e28:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8001e2a:	4b10      	ldr	r3, [pc, #64]	; (8001e6c <vTaskDelay+0x48>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	b143      	cbz	r3, 8001e42 <vTaskDelay+0x1e>
 8001e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e34:	f383 8811 	msr	BASEPRI, r3
 8001e38:	f3bf 8f6f 	isb	sy
 8001e3c:	f3bf 8f4f 	dsb	sy
 8001e40:	e7fe      	b.n	8001e40 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8001e42:	f7ff fed9 	bl	8001bf8 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001e46:	2100      	movs	r1, #0
 8001e48:	4620      	mov	r0, r4
 8001e4a:	f7ff fde1 	bl	8001a10 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8001e4e:	f7ff ff6b 	bl	8001d28 <xTaskResumeAll>
 8001e52:	e000      	b.n	8001e56 <vTaskDelay+0x32>
	BaseType_t xAlreadyYielded = pdFALSE;
 8001e54:	2000      	movs	r0, #0
		if( xAlreadyYielded == pdFALSE )
 8001e56:	b938      	cbnz	r0, 8001e68 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8001e58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e5c:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <vTaskDelay+0x4c>)
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	f3bf 8f4f 	dsb	sy
 8001e64:	f3bf 8f6f 	isb	sy
 8001e68:	bd10      	pop	{r4, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20003cec 	.word	0x20003cec
 8001e70:	e000ed04 	.word	0xe000ed04

08001e74 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001e74:	4b21      	ldr	r3, [pc, #132]	; (8001efc <vTaskSwitchContext+0x88>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	b9c3      	cbnz	r3, 8001eac <vTaskSwitchContext+0x38>
		xYieldPending = pdFALSE;
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	4b20      	ldr	r3, [pc, #128]	; (8001f00 <vTaskSwitchContext+0x8c>)
 8001e7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001e80:	4b20      	ldr	r3, [pc, #128]	; (8001f04 <vTaskSwitchContext+0x90>)
 8001e82:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001e84:	fab3 f383 	clz	r3, r3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	f1c3 031f 	rsb	r3, r3, #31
 8001e8e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001e92:	008a      	lsls	r2, r1, #2
 8001e94:	491c      	ldr	r1, [pc, #112]	; (8001f08 <vTaskSwitchContext+0x94>)
 8001e96:	588a      	ldr	r2, [r1, r2]
 8001e98:	b962      	cbnz	r2, 8001eb4 <vTaskSwitchContext+0x40>
	__asm volatile
 8001e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e9e:	f383 8811 	msr	BASEPRI, r3
 8001ea2:	f3bf 8f6f 	isb	sy
 8001ea6:	f3bf 8f4f 	dsb	sy
 8001eaa:	e7fe      	b.n	8001eaa <vTaskSwitchContext+0x36>
		xYieldPending = pdTRUE;
 8001eac:	2201      	movs	r2, #1
 8001eae:	4b14      	ldr	r3, [pc, #80]	; (8001f00 <vTaskSwitchContext+0x8c>)
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	4770      	bx	lr
{
 8001eb4:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001eb6:	4814      	ldr	r0, [pc, #80]	; (8001f08 <vTaskSwitchContext+0x94>)
 8001eb8:	009a      	lsls	r2, r3, #2
 8001eba:	18d4      	adds	r4, r2, r3
 8001ebc:	00a1      	lsls	r1, r4, #2
 8001ebe:	4401      	add	r1, r0
 8001ec0:	684c      	ldr	r4, [r1, #4]
 8001ec2:	6864      	ldr	r4, [r4, #4]
 8001ec4:	604c      	str	r4, [r1, #4]
 8001ec6:	441a      	add	r2, r3
 8001ec8:	0091      	lsls	r1, r2, #2
 8001eca:	3108      	adds	r1, #8
 8001ecc:	4408      	add	r0, r1
 8001ece:	4284      	cmp	r4, r0
 8001ed0:	d00b      	beq.n	8001eea <vTaskSwitchContext+0x76>
 8001ed2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001ed6:	009a      	lsls	r2, r3, #2
 8001ed8:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <vTaskSwitchContext+0x94>)
 8001eda:	4413      	add	r3, r2
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	68da      	ldr	r2, [r3, #12]
 8001ee0:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <vTaskSwitchContext+0x98>)
 8001ee2:	601a      	str	r2, [r3, #0]
}
 8001ee4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ee8:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001eea:	6860      	ldr	r0, [r4, #4]
 8001eec:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001ef0:	0091      	lsls	r1, r2, #2
 8001ef2:	4a05      	ldr	r2, [pc, #20]	; (8001f08 <vTaskSwitchContext+0x94>)
 8001ef4:	440a      	add	r2, r1
 8001ef6:	6050      	str	r0, [r2, #4]
 8001ef8:	e7eb      	b.n	8001ed2 <vTaskSwitchContext+0x5e>
 8001efa:	bf00      	nop
 8001efc:	20003cec 	.word	0x20003cec
 8001f00:	20003d6c 	.word	0x20003d6c
 8001f04:	20003cf4 	.word	0x20003cf4
 8001f08:	20003c54 	.word	0x20003c54
 8001f0c:	20003c48 	.word	0x20003c48

08001f10 <WriteToAD5422>:
//	HAL_Delay(Delay);
	while (Delay > 0) Delay--;
}

void WriteToAD5422(unsigned char count,unsigned char *buf)
{
 8001f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f14:	4607      	mov	r7, r0
 8001f16:	4688      	mov	r8, r1
	unsigned char ValueToWrite = 0;
    unsigned char i = 0;
	unsigned char j = 0;

	/*  */
	CLR_LATCH();
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2110      	movs	r1, #16
 8001f1c:	481b      	ldr	r0, [pc, #108]	; (8001f8c <WriteToAD5422+0x7c>)
 8001f1e:	f7fe fc43 	bl	80007a8 <HAL_GPIO_WritePin>

	/* count */
	for(i = 0; i <= count; i++)	//i = count; i > 0; i--
 8001f22:	2600      	movs	r6, #0
 8001f24:	e01f      	b.n	8001f66 <WriteToAD5422+0x56>
			CLR_SCLK();

			/* 8IO */
			if(0x80 == (ValueToWrite & 0x80))
			{
				SET_SDI();	    //Send one to SDIN pin of AD5422
 8001f26:	2201      	movs	r2, #1
 8001f28:	2140      	movs	r1, #64	; 0x40
 8001f2a:	4818      	ldr	r0, [pc, #96]	; (8001f8c <WriteToAD5422+0x7c>)
 8001f2c:	f7fe fc3c 	bl	80007a8 <HAL_GPIO_WritePin>
			}

			AD54X2_Delay(1);

			/*  */
			SET_SCLK();
 8001f30:	2201      	movs	r2, #1
 8001f32:	2120      	movs	r1, #32
 8001f34:	4815      	ldr	r0, [pc, #84]	; (8001f8c <WriteToAD5422+0x7c>)
 8001f36:	f7fe fc37 	bl	80007a8 <HAL_GPIO_WritePin>
			AD54X2_Delay(1);
			ValueToWrite <<= 1;	//
 8001f3a:	006d      	lsls	r5, r5, #1
 8001f3c:	b2ed      	uxtb	r5, r5
		for(j=0; j<8; j++)
 8001f3e:	3401      	adds	r4, #1
 8001f40:	b2e4      	uxtb	r4, r4
 8001f42:	2c07      	cmp	r4, #7
 8001f44:	d80d      	bhi.n	8001f62 <WriteToAD5422+0x52>
			CLR_SCLK();
 8001f46:	2200      	movs	r2, #0
 8001f48:	2120      	movs	r1, #32
 8001f4a:	4810      	ldr	r0, [pc, #64]	; (8001f8c <WriteToAD5422+0x7c>)
 8001f4c:	f7fe fc2c 	bl	80007a8 <HAL_GPIO_WritePin>
			if(0x80 == (ValueToWrite & 0x80))
 8001f50:	f015 0f80 	tst.w	r5, #128	; 0x80
 8001f54:	d1e7      	bne.n	8001f26 <WriteToAD5422+0x16>
				CLR_SDI();	    //Send zero to SDIN pin of AD5422
 8001f56:	2200      	movs	r2, #0
 8001f58:	2140      	movs	r1, #64	; 0x40
 8001f5a:	480c      	ldr	r0, [pc, #48]	; (8001f8c <WriteToAD5422+0x7c>)
 8001f5c:	f7fe fc24 	bl	80007a8 <HAL_GPIO_WritePin>
 8001f60:	e7e6      	b.n	8001f30 <WriteToAD5422+0x20>
	for(i = 0; i <= count; i++)	//i = count; i > 0; i--
 8001f62:	3601      	adds	r6, #1
 8001f64:	b2f6      	uxtb	r6, r6
 8001f66:	42be      	cmp	r6, r7
 8001f68:	d803      	bhi.n	8001f72 <WriteToAD5422+0x62>
		ValueToWrite = *(buf + i);
 8001f6a:	f818 5006 	ldrb.w	r5, [r8, r6]
		for(j=0; j<8; j++)
 8001f6e:	2400      	movs	r4, #0
 8001f70:	e7e7      	b.n	8001f42 <WriteToAD5422+0x32>
		}
	}

	/*  */
	CLR_SCLK();
 8001f72:	4c06      	ldr	r4, [pc, #24]	; (8001f8c <WriteToAD5422+0x7c>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	2120      	movs	r1, #32
 8001f78:	4620      	mov	r0, r4
 8001f7a:	f7fe fc15 	bl	80007a8 <HAL_GPIO_WritePin>
	AD54X2_Delay(1);

	/*  */
	SET_LATCH();
 8001f7e:	2201      	movs	r2, #1
 8001f80:	2110      	movs	r1, #16
 8001f82:	4620      	mov	r0, r4
 8001f84:	f7fe fc10 	bl	80007a8 <HAL_GPIO_WritePin>
 8001f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f8c:	40020c00 	.word	0x40020c00

08001f90 <Task1_LED>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_Task1_LED */
void Task1_LED(void const * argument)
{
 8001f90:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Task1_LED */
  /* Infinite loop */
  for(;;)
  {

	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001f92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f96:	4804      	ldr	r0, [pc, #16]	; (8001fa8 <Task1_LED+0x18>)
 8001f98:	f7fe fc0c 	bl	80007b4 <HAL_GPIO_TogglePin>
    osDelay(500);
 8001f9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fa0:	f7ff f8fd 	bl	800119e <osDelay>
 8001fa4:	e7f5      	b.n	8001f92 <Task1_LED+0x2>
 8001fa6:	bf00      	nop
 8001fa8:	40021400 	.word	0x40021400

08001fac <Task2_SPI>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_SPI */
void Task2_SPI(void const * argument)
{
 8001fac:	b508      	push	{r3, lr}

  /* USER CODE BEGIN Task2_SPI */
	buf[2] = 0x55;	//
 8001fae:	4c17      	ldr	r4, [pc, #92]	; (800200c <Task2_SPI+0x60>)
 8001fb0:	2355      	movs	r3, #85	; 0x55
 8001fb2:	60a3      	str	r3, [r4, #8]
	buf[1] = 0x10;	//Disable Slew Rate	while selecting the current mode
 8001fb4:	2310      	movs	r3, #16
 8001fb6:	6063      	str	r3, [r4, #4]
	buf[0] = 0x00;	//0-5V
 8001fb8:	2600      	movs	r6, #0
 8001fba:	6026      	str	r6, [r4, #0]
	WriteToAD5422(3, buf);	//Write 551000 
 8001fbc:	4621      	mov	r1, r4
 8001fbe:	2003      	movs	r0, #3
 8001fc0:	f7ff ffa6 	bl	8001f10 <WriteToAD5422>

	buf[2] = 0x01;	//
 8001fc4:	2501      	movs	r5, #1
 8001fc6:	60a5      	str	r5, [r4, #8]
	buf[1] = 0x00;	//
 8001fc8:	6066      	str	r6, [r4, #4]
	buf[1] = 0x00;
	WriteToAD5422(3, buf);	//Write 0x010000 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
 8001fca:	4621      	mov	r1, r4
 8001fcc:	2003      	movs	r0, #3
 8001fce:	f7ff ff9f 	bl	8001f10 <WriteToAD5422>
	osDelay(1000);
 8001fd2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fd6:	f7ff f8e2 	bl	800119e <osDelay>

	buf[2] = 0x01;              //Data register
 8001fda:	60a5      	str	r5, [r4, #8]
	buf[1] = 0xff;
 8001fdc:	23ff      	movs	r3, #255	; 0xff
 8001fde:	6063      	str	r3, [r4, #4]
	buf[0] = 0xff;				//Write 0x010001 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
 8001fe0:	6023      	str	r3, [r4, #0]
	WriteToAD5422(3,buf);		//Write 0x018000 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
 8001fe2:	4621      	mov	r1, r4
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	f7ff ff93 	bl	8001f10 <WriteToAD5422>

	buf[2] = 0x02;
 8001fea:	2302      	movs	r3, #2
 8001fec:	60a3      	str	r3, [r4, #8]
	buf[1] = 0x00;
 8001fee:	6066      	str	r6, [r4, #4]
	buf[0] = 0x01;			    //Read data register
 8001ff0:	6025      	str	r5, [r4, #0]
	WriteToAD5422(3,buf);
 8001ff2:	4621      	mov	r1, r4
 8001ff4:	2003      	movs	r0, #3
 8001ff6:	f7ff ff8b 	bl	8001f10 <WriteToAD5422>

  /* Infinite loop */
  for(;;)
  {
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001ffa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ffe:	4804      	ldr	r0, [pc, #16]	; (8002010 <Task2_SPI+0x64>)
 8002000:	f7fe fbd8 	bl	80007b4 <HAL_GPIO_TogglePin>
//		HAL_SPI_Transmit(hspi);
    osDelay(250);
 8002004:	20fa      	movs	r0, #250	; 0xfa
 8002006:	f7ff f8ca 	bl	800119e <osDelay>
 800200a:	e7f6      	b.n	8001ffa <Task2_SPI+0x4e>
 800200c:	20003d70 	.word	0x20003d70
 8002010:	40021400 	.word	0x40021400

08002014 <vApplicationGetIdleTaskMemory>:
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002014:	4b03      	ldr	r3, [pc, #12]	; (8002024 <vApplicationGetIdleTaskMemory+0x10>)
 8002016:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002018:	4b03      	ldr	r3, [pc, #12]	; (8002028 <vApplicationGetIdleTaskMemory+0x14>)
 800201a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800201c:	2380      	movs	r3, #128	; 0x80
 800201e:	6013      	str	r3, [r2, #0]
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	20003f80 	.word	0x20003f80
 8002028:	20003d80 	.word	0x20003d80

0800202c <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 800202c:	b570      	push	{r4, r5, r6, lr}
 800202e:	b08e      	sub	sp, #56	; 0x38
  osThreadDef(Task1, Task1_LED, osPriorityIdle, 0, 128);
 8002030:	4c0f      	ldr	r4, [pc, #60]	; (8002070 <MX_FREERTOS_Init+0x44>)
 8002032:	ad07      	add	r5, sp, #28
 8002034:	4626      	mov	r6, r4
 8002036:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002038:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800203a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800203e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 8002042:	2100      	movs	r1, #0
 8002044:	a807      	add	r0, sp, #28
 8002046:	f7ff f875 	bl	8001134 <osThreadCreate>
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <MX_FREERTOS_Init+0x48>)
 800204c:	6018      	str	r0, [r3, #0]
  osThreadDef(Task2, Task2_SPI, osPriorityIdle, 0, 128);
 800204e:	466d      	mov	r5, sp
 8002050:	341c      	adds	r4, #28
 8002052:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002054:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002056:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800205a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 800205e:	2100      	movs	r1, #0
 8002060:	4668      	mov	r0, sp
 8002062:	f7ff f867 	bl	8001134 <osThreadCreate>
 8002066:	4b04      	ldr	r3, [pc, #16]	; (8002078 <MX_FREERTOS_Init+0x4c>)
 8002068:	6018      	str	r0, [r3, #0]
}
 800206a:	b00e      	add	sp, #56	; 0x38
 800206c:	bd70      	pop	{r4, r5, r6, pc}
 800206e:	bf00      	nop
 8002070:	08002530 	.word	0x08002530
 8002074:	20003fd8 	.word	0x20003fd8
 8002078:	20003fdc 	.word	0x20003fdc

0800207c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800207c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002080:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002082:	2400      	movs	r4, #0
 8002084:	9407      	str	r4, [sp, #28]
 8002086:	9408      	str	r4, [sp, #32]
 8002088:	9409      	str	r4, [sp, #36]	; 0x24
 800208a:	940a      	str	r4, [sp, #40]	; 0x28
 800208c:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800208e:	9401      	str	r4, [sp, #4]
 8002090:	4b49      	ldr	r3, [pc, #292]	; (80021b8 <MX_GPIO_Init+0x13c>)
 8002092:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002094:	f042 0204 	orr.w	r2, r2, #4
 8002098:	631a      	str	r2, [r3, #48]	; 0x30
 800209a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800209c:	f002 0204 	and.w	r2, r2, #4
 80020a0:	9201      	str	r2, [sp, #4]
 80020a2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020a4:	9402      	str	r4, [sp, #8]
 80020a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020a8:	f042 0220 	orr.w	r2, r2, #32
 80020ac:	631a      	str	r2, [r3, #48]	; 0x30
 80020ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020b0:	f002 0220 	and.w	r2, r2, #32
 80020b4:	9202      	str	r2, [sp, #8]
 80020b6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020b8:	9403      	str	r4, [sp, #12]
 80020ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80020c0:	631a      	str	r2, [r3, #48]	; 0x30
 80020c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020c4:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80020c8:	9203      	str	r2, [sp, #12]
 80020ca:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020cc:	9404      	str	r4, [sp, #16]
 80020ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020d0:	f042 0202 	orr.w	r2, r2, #2
 80020d4:	631a      	str	r2, [r3, #48]	; 0x30
 80020d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020d8:	f002 0202 	and.w	r2, r2, #2
 80020dc:	9204      	str	r2, [sp, #16]
 80020de:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e0:	9405      	str	r4, [sp, #20]
 80020e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020e4:	f042 0201 	orr.w	r2, r2, #1
 80020e8:	631a      	str	r2, [r3, #48]	; 0x30
 80020ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020ec:	f002 0201 	and.w	r2, r2, #1
 80020f0:	9205      	str	r2, [sp, #20]
 80020f2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020f4:	9406      	str	r4, [sp, #24]
 80020f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020f8:	f042 0208 	orr.w	r2, r2, #8
 80020fc:	631a      	str	r2, [r3, #48]	; 0x30
 80020fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002100:	f003 0308 	and.w	r3, r3, #8
 8002104:	9306      	str	r3, [sp, #24]
 8002106:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 8002108:	4f2c      	ldr	r7, [pc, #176]	; (80021bc <MX_GPIO_Init+0x140>)
 800210a:	2201      	movs	r2, #1
 800210c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002110:	4638      	mov	r0, r7
 8002112:	f7fe fb49 	bl	80007a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD5412_CS_GPIO_Port, AD5412_CS_Pin, GPIO_PIN_SET);
 8002116:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80021c4 <MX_GPIO_Init+0x148>
 800211a:	2201      	movs	r2, #1
 800211c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002120:	4640      	mov	r0, r8
 8002122:	f7fe fb41 	bl	80007a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LATCH_GPIO_Port, LATCH_Pin, GPIO_PIN_SET);
 8002126:	4e26      	ldr	r6, [pc, #152]	; (80021c0 <MX_GPIO_Init+0x144>)
 8002128:	2201      	movs	r2, #1
 800212a:	2110      	movs	r1, #16
 800212c:	4630      	mov	r0, r6
 800212e:	f7fe fb3b 	bl	80007a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SCLK_Pin|SDI_Pin, GPIO_PIN_RESET);
 8002132:	4622      	mov	r2, r4
 8002134:	2160      	movs	r1, #96	; 0x60
 8002136:	4630      	mov	r0, r6
 8002138:	f7fe fb36 	bl	80007a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800213c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002140:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002142:	2501      	movs	r5, #1
 8002144:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002146:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002148:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800214a:	a907      	add	r1, sp, #28
 800214c:	4638      	mov	r0, r7
 800214e:	f7fe fa45 	bl	80005dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8002152:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002156:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002158:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800215e:	a907      	add	r1, sp, #28
 8002160:	4638      	mov	r0, r7
 8002162:	f7fe fa3b 	bl	80005dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD5412_CS_Pin;
 8002166:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800216a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800216c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800216e:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002170:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(AD5412_CS_GPIO_Port, &GPIO_InitStruct);
 8002172:	a907      	add	r1, sp, #28
 8002174:	4640      	mov	r0, r8
 8002176:	f7fe fa31 	bl	80005dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LATCH_Pin|SDI_Pin;
 800217a:	2350      	movs	r3, #80	; 0x50
 800217c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800217e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002180:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002182:	2703      	movs	r7, #3
 8002184:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002186:	a907      	add	r1, sp, #28
 8002188:	4630      	mov	r0, r6
 800218a:	f7fe fa27 	bl	80005dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCLK_Pin;
 800218e:	2320      	movs	r3, #32
 8002190:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002192:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002194:	2302      	movs	r3, #2
 8002196:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002198:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(SCLK_GPIO_Port, &GPIO_InitStruct);
 800219a:	a907      	add	r1, sp, #28
 800219c:	4630      	mov	r0, r6
 800219e:	f7fe fa1d 	bl	80005dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDO_Pin;
 80021a2:	2380      	movs	r3, #128	; 0x80
 80021a4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021a6:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(SDO_GPIO_Port, &GPIO_InitStruct);
 80021aa:	a907      	add	r1, sp, #28
 80021ac:	4630      	mov	r0, r6
 80021ae:	f7fe fa15 	bl	80005dc <HAL_GPIO_Init>

}
 80021b2:	b00c      	add	sp, #48	; 0x30
 80021b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021b8:	40023800 	.word	0x40023800
 80021bc:	40021400 	.word	0x40021400
 80021c0:	40020c00 	.word	0x40020c00
 80021c4:	40020400 	.word	0x40020400

080021c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021c8:	b530      	push	{r4, r5, lr}
 80021ca:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021cc:	2230      	movs	r2, #48	; 0x30
 80021ce:	2100      	movs	r1, #0
 80021d0:	a808      	add	r0, sp, #32
 80021d2:	f000 f999 	bl	8002508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021d6:	2400      	movs	r4, #0
 80021d8:	9403      	str	r4, [sp, #12]
 80021da:	9404      	str	r4, [sp, #16]
 80021dc:	9405      	str	r4, [sp, #20]
 80021de:	9406      	str	r4, [sp, #24]
 80021e0:	9407      	str	r4, [sp, #28]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021e2:	9401      	str	r4, [sp, #4]
 80021e4:	4b1b      	ldr	r3, [pc, #108]	; (8002254 <SystemClock_Config+0x8c>)
 80021e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021e8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80021ec:	641a      	str	r2, [r3, #64]	; 0x40
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f4:	9301      	str	r3, [sp, #4]
 80021f6:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021f8:	9402      	str	r4, [sp, #8]
 80021fa:	4b17      	ldr	r3, [pc, #92]	; (8002258 <SystemClock_Config+0x90>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800220a:	9302      	str	r3, [sp, #8]
 800220c:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800220e:	2502      	movs	r5, #2
 8002210:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002212:	2301      	movs	r3, #1
 8002214:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002216:	2310      	movs	r3, #16
 8002218:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800221a:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800221c:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800221e:	2308      	movs	r3, #8
 8002220:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002222:	23a8      	movs	r3, #168	; 0xa8
 8002224:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002226:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002228:	2304      	movs	r3, #4
 800222a:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800222c:	a808      	add	r0, sp, #32
 800222e:	f7fe facb 	bl	80007c8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002232:	230f      	movs	r3, #15
 8002234:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002236:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002238:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800223a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800223e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002240:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002244:	9307      	str	r3, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002246:	2105      	movs	r1, #5
 8002248:	a803      	add	r0, sp, #12
 800224a:	f7fe fcf3 	bl	8000c34 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 800224e:	b015      	add	sp, #84	; 0x54
 8002250:	bd30      	pop	{r4, r5, pc}
 8002252:	bf00      	nop
 8002254:	40023800 	.word	0x40023800
 8002258:	40007000 	.word	0x40007000

0800225c <main>:
{
 800225c:	b508      	push	{r3, lr}
  HAL_Init();
 800225e:	f7fe f93f 	bl	80004e0 <HAL_Init>
  SystemClock_Config();
 8002262:	f7ff ffb1 	bl	80021c8 <SystemClock_Config>
  MX_GPIO_Init();
 8002266:	f7ff ff09 	bl	800207c <MX_GPIO_Init>
  MX_SPI1_Init();
 800226a:	f000 f813 	bl	8002294 <MX_SPI1_Init>
  MX_FREERTOS_Init(); 
 800226e:	f7ff fedd 	bl	800202c <MX_FREERTOS_Init>
  osKernelStart();
 8002272:	f7fe ff5a 	bl	800112a <osKernelStart>
 8002276:	e7fe      	b.n	8002276 <main+0x1a>

08002278 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002278:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800227a:	6802      	ldr	r2, [r0, #0]
 800227c:	4b03      	ldr	r3, [pc, #12]	; (800228c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800227e:	429a      	cmp	r2, r3
 8002280:	d000      	beq.n	8002284 <HAL_TIM_PeriodElapsedCallback+0xc>
 8002282:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8002284:	f7fe f946 	bl	8000514 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002288:	e7fb      	b.n	8002282 <HAL_TIM_PeriodElapsedCallback+0xa>
 800228a:	bf00      	nop
 800228c:	40010000 	.word	0x40010000

08002290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002290:	4770      	bx	lr
	...

08002294 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002294:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 8002296:	480d      	ldr	r0, [pc, #52]	; (80022cc <MX_SPI1_Init+0x38>)
 8002298:	4b0d      	ldr	r3, [pc, #52]	; (80022d0 <MX_SPI1_Init+0x3c>)
 800229a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800229c:	f44f 7382 	mov.w	r3, #260	; 0x104
 80022a0:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022a2:	2300      	movs	r3, #0
 80022a4:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022a6:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022a8:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022aa:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022b0:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022b2:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022b4:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022b6:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022b8:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022ba:	230a      	movs	r3, #10
 80022bc:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022be:	f7fe fd99 	bl	8000df4 <HAL_SPI_Init>
 80022c2:	b900      	cbnz	r0, 80022c6 <MX_SPI1_Init+0x32>
 80022c4:	bd08      	pop	{r3, pc}
  {
    Error_Handler();
 80022c6:	f7ff ffe3 	bl	8002290 <Error_Handler>
  }

}
 80022ca:	e7fb      	b.n	80022c4 <MX_SPI1_Init+0x30>
 80022cc:	20003fe0 	.word	0x20003fe0
 80022d0:	40013000 	.word	0x40013000

080022d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022d4:	b500      	push	{lr}
 80022d6:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	2300      	movs	r3, #0
 80022da:	9303      	str	r3, [sp, #12]
 80022dc:	9304      	str	r3, [sp, #16]
 80022de:	9305      	str	r3, [sp, #20]
 80022e0:	9306      	str	r3, [sp, #24]
 80022e2:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI1)
 80022e4:	6802      	ldr	r2, [r0, #0]
 80022e6:	4b15      	ldr	r3, [pc, #84]	; (800233c <HAL_SPI_MspInit+0x68>)
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d002      	beq.n	80022f2 <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80022ec:	b009      	add	sp, #36	; 0x24
 80022ee:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022f2:	2100      	movs	r1, #0
 80022f4:	9101      	str	r1, [sp, #4]
 80022f6:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 80022fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002300:	645a      	str	r2, [r3, #68]	; 0x44
 8002302:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002304:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002308:	9201      	str	r2, [sp, #4]
 800230a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230c:	9102      	str	r1, [sp, #8]
 800230e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002310:	f042 0202 	orr.w	r2, r2, #2
 8002314:	631a      	str	r2, [r3, #48]	; 0x30
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	9302      	str	r3, [sp, #8]
 800231e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002320:	2338      	movs	r3, #56	; 0x38
 8002322:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002324:	2302      	movs	r3, #2
 8002326:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002328:	2303      	movs	r3, #3
 800232a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800232c:	2305      	movs	r3, #5
 800232e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002330:	a903      	add	r1, sp, #12
 8002332:	4803      	ldr	r0, [pc, #12]	; (8002340 <HAL_SPI_MspInit+0x6c>)
 8002334:	f7fe f952 	bl	80005dc <HAL_GPIO_Init>
}
 8002338:	e7d8      	b.n	80022ec <HAL_SPI_MspInit+0x18>
 800233a:	bf00      	nop
 800233c:	40013000 	.word	0x40013000
 8002340:	40020400 	.word	0x40020400

08002344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002344:	b500      	push	{lr}
 8002346:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002348:	2200      	movs	r2, #0
 800234a:	9200      	str	r2, [sp, #0]
 800234c:	4b0d      	ldr	r3, [pc, #52]	; (8002384 <HAL_MspInit+0x40>)
 800234e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002350:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002354:	6459      	str	r1, [r3, #68]	; 0x44
 8002356:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002358:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 800235c:	9100      	str	r1, [sp, #0]
 800235e:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002360:	9201      	str	r2, [sp, #4]
 8002362:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002364:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002368:	6419      	str	r1, [r3, #64]	; 0x40
 800236a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002370:	9301      	str	r3, [sp, #4]
 8002372:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002374:	210f      	movs	r1, #15
 8002376:	f06f 0001 	mvn.w	r0, #1
 800237a:	f7fe f8ef 	bl	800055c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800237e:	b003      	add	sp, #12
 8002380:	f85d fb04 	ldr.w	pc, [sp], #4
 8002384:	40023800 	.word	0x40023800

08002388 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002388:	b510      	push	{r4, lr}
 800238a:	b088      	sub	sp, #32
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800238c:	2200      	movs	r2, #0
 800238e:	4601      	mov	r1, r0
 8002390:	2019      	movs	r0, #25
 8002392:	f7fe f8e3 	bl	800055c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8002396:	2019      	movs	r0, #25
 8002398:	f7fe f912 	bl	80005c0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800239c:	2400      	movs	r4, #0
 800239e:	9401      	str	r4, [sp, #4]
 80023a0:	4b14      	ldr	r3, [pc, #80]	; (80023f4 <HAL_InitTick+0x6c>)
 80023a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80023a4:	f042 0201 	orr.w	r2, r2, #1
 80023a8:	645a      	str	r2, [r3, #68]	; 0x44
 80023aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	9301      	str	r3, [sp, #4]
 80023b2:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023b4:	a902      	add	r1, sp, #8
 80023b6:	a803      	add	r0, sp, #12
 80023b8:	f7fe fcfe 	bl	8000db8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80023bc:	f7fe fcec 	bl	8000d98 <HAL_RCC_GetPCLK2Freq>
 80023c0:	0043      	lsls	r3, r0, #1
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80023c2:	480d      	ldr	r0, [pc, #52]	; (80023f8 <HAL_InitTick+0x70>)
 80023c4:	fba0 2303 	umull	r2, r3, r0, r3
 80023c8:	0c9b      	lsrs	r3, r3, #18
 80023ca:	3b01      	subs	r3, #1
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80023cc:	480b      	ldr	r0, [pc, #44]	; (80023fc <HAL_InitTick+0x74>)
 80023ce:	4a0c      	ldr	r2, [pc, #48]	; (8002400 <HAL_InitTick+0x78>)
 80023d0:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80023d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023d6:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80023d8:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 80023da:	6104      	str	r4, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023dc:	6084      	str	r4, [r0, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80023de:	f7fe fe83 	bl	80010e8 <HAL_TIM_Base_Init>
 80023e2:	b110      	cbz	r0, 80023ea <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }
  
  /* Return function status */
  return HAL_ERROR;
 80023e4:	2001      	movs	r0, #1
}
 80023e6:	b008      	add	sp, #32
 80023e8:	bd10      	pop	{r4, pc}
    return HAL_TIM_Base_Start_IT(&htim1);
 80023ea:	4804      	ldr	r0, [pc, #16]	; (80023fc <HAL_InitTick+0x74>)
 80023ec:	f7fe fd43 	bl	8000e76 <HAL_TIM_Base_Start_IT>
 80023f0:	e7f9      	b.n	80023e6 <HAL_InitTick+0x5e>
 80023f2:	bf00      	nop
 80023f4:	40023800 	.word	0x40023800
 80023f8:	431bde83 	.word	0x431bde83
 80023fc:	20004038 	.word	0x20004038
 8002400:	40010000 	.word	0x40010000

08002404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002404:	4770      	bx	lr

08002406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002406:	e7fe      	b.n	8002406 <HardFault_Handler>

08002408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002408:	e7fe      	b.n	8002408 <MemManage_Handler>

0800240a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800240a:	e7fe      	b.n	800240a <BusFault_Handler>

0800240c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800240c:	e7fe      	b.n	800240c <UsageFault_Handler>

0800240e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800240e:	4770      	bx	lr

08002410 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002410:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002412:	4802      	ldr	r0, [pc, #8]	; (800241c <TIM1_UP_TIM10_IRQHandler+0xc>)
 8002414:	f7fe fd44 	bl	8000ea0 <HAL_TIM_IRQHandler>
 8002418:	bd08      	pop	{r3, pc}
 800241a:	bf00      	nop
 800241c:	20004038 	.word	0x20004038

08002420 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002420:	490f      	ldr	r1, [pc, #60]	; (8002460 <SystemInit+0x40>)
 8002422:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002426:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800242a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800242e:	4b0d      	ldr	r3, [pc, #52]	; (8002464 <SystemInit+0x44>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	f042 0201 	orr.w	r2, r2, #1
 8002436:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002438:	2000      	movs	r0, #0
 800243a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002442:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002446:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002448:	4a07      	ldr	r2, [pc, #28]	; (8002468 <SystemInit+0x48>)
 800244a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002452:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002454:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002456:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800245a:	608b      	str	r3, [r1, #8]
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	e000ed00 	.word	0xe000ed00
 8002464:	40023800 	.word	0x40023800
 8002468:	24003010 	.word	0x24003010

0800246c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800246c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002470:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002472:	e003      	b.n	800247c <LoopCopyDataInit>

08002474 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002476:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002478:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800247a:	3104      	adds	r1, #4

0800247c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800247c:	480b      	ldr	r0, [pc, #44]	; (80024ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800247e:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002480:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002482:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002484:	d3f6      	bcc.n	8002474 <CopyDataInit>
  ldr  r2, =_sbss
 8002486:	4a0b      	ldr	r2, [pc, #44]	; (80024b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002488:	e002      	b.n	8002490 <LoopFillZerobss>

0800248a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800248a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800248c:	f842 3b04 	str.w	r3, [r2], #4

08002490 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002490:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002492:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002494:	d3f9      	bcc.n	800248a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002496:	f7ff ffc3 	bl	8002420 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800249a:	f000 f811 	bl	80024c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800249e:	f7ff fedd 	bl	800225c <main>
  bx  lr    
 80024a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024a4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80024a8:	080025a8 	.word	0x080025a8
  ldr  r0, =_sdata
 80024ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024b0:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80024b4:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80024b8:	20004078 	.word	0x20004078

080024bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024bc:	e7fe      	b.n	80024bc <ADC_IRQHandler>
	...

080024c0 <__libc_init_array>:
 80024c0:	b570      	push	{r4, r5, r6, lr}
 80024c2:	4e0d      	ldr	r6, [pc, #52]	; (80024f8 <__libc_init_array+0x38>)
 80024c4:	4c0d      	ldr	r4, [pc, #52]	; (80024fc <__libc_init_array+0x3c>)
 80024c6:	1ba4      	subs	r4, r4, r6
 80024c8:	10a4      	asrs	r4, r4, #2
 80024ca:	2500      	movs	r5, #0
 80024cc:	42a5      	cmp	r5, r4
 80024ce:	d109      	bne.n	80024e4 <__libc_init_array+0x24>
 80024d0:	4e0b      	ldr	r6, [pc, #44]	; (8002500 <__libc_init_array+0x40>)
 80024d2:	4c0c      	ldr	r4, [pc, #48]	; (8002504 <__libc_init_array+0x44>)
 80024d4:	f000 f820 	bl	8002518 <_init>
 80024d8:	1ba4      	subs	r4, r4, r6
 80024da:	10a4      	asrs	r4, r4, #2
 80024dc:	2500      	movs	r5, #0
 80024de:	42a5      	cmp	r5, r4
 80024e0:	d105      	bne.n	80024ee <__libc_init_array+0x2e>
 80024e2:	bd70      	pop	{r4, r5, r6, pc}
 80024e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024e8:	4798      	blx	r3
 80024ea:	3501      	adds	r5, #1
 80024ec:	e7ee      	b.n	80024cc <__libc_init_array+0xc>
 80024ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024f2:	4798      	blx	r3
 80024f4:	3501      	adds	r5, #1
 80024f6:	e7f2      	b.n	80024de <__libc_init_array+0x1e>
 80024f8:	080025a0 	.word	0x080025a0
 80024fc:	080025a0 	.word	0x080025a0
 8002500:	080025a0 	.word	0x080025a0
 8002504:	080025a4 	.word	0x080025a4

08002508 <memset>:
 8002508:	4402      	add	r2, r0
 800250a:	4603      	mov	r3, r0
 800250c:	4293      	cmp	r3, r2
 800250e:	d100      	bne.n	8002512 <memset+0xa>
 8002510:	4770      	bx	lr
 8002512:	f803 1b01 	strb.w	r1, [r3], #1
 8002516:	e7f9      	b.n	800250c <memset+0x4>

08002518 <_init>:
 8002518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800251a:	bf00      	nop
 800251c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800251e:	bc08      	pop	{r3}
 8002520:	469e      	mov	lr, r3
 8002522:	4770      	bx	lr

08002524 <_fini>:
 8002524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002526:	bf00      	nop
 8002528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800252a:	bc08      	pop	{r3}
 800252c:	469e      	mov	lr, r3
 800252e:	4770      	bx	lr
