<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>FPGA程序设计 - 编程大咖</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:url" content="https://bcdaka.github.io/posts/63d969f4f1c6d515ae38c16f210c8682/">
  <meta property="og:site_name" content="编程大咖">
  <meta property="og:title" content="FPGA程序设计">
  <meta property="og:description" content="在设计FPGA时，多运用模块化的思想取设计模块，将某一功能设计成module。 设计之前要先画一下模块设计图，列出输入输出接口，再进一步设计内部功能。 状态机要画图，确定每个状态和状态之间怎么切换。状态用localparam定义。 顶层向下传递的要定义为wire，底层向上传递的要定义为reg。 根据时序将每一个时钟周期进行按步分解。对于通讯协议要对每条线仔细分析。 每个模块要用一个tb测试 testbench例子 always #10 Clk = ~Clk; initial begin Clk = 1; Rst_n = 0; Cmd = 6&#39;b000000; Go = 0; Tx_DATA = 8&#39;d0; #2001; Rst_n = 1; #2000; //写数据操作，往EEPROM器件的B1地址写数据DA //第一次：起始位&#43;EEPROM器件地址（7位）&#43;写方向（1位） Cmd = STA | WR; Go = 1; Tx_DATA = 8&#39;hA0 | 8&#39;d0;//写方向 @ (posedge Clk); #1; Go = 0; @ (posedge Trans_Done); #200; //第二次：写8位EEPROM的寄存器地址 Cmd = WR; Go = 1; Tx_DATA = 8&#39;hB1;//写地址B1 @ (posedge Clk); #1; Go = 0; @ (posedge Trans_Done); #200; //第三次：写8位数据 &#43; 停止位 Cmd = WR | STO; Go = 1; Tx_DATA = 8&#39;hda;//写数据DA @ (posedge Clk); #1; Go = 0; @ (posedge Trans_Done); #200; #5000000; //仿真模型的两次操作时间间隔 //读数据操作，从EEPROM器件的B1地址读数据 //第一次：起始位&#43;EEPROM器件地址（7位）&#43;写方向（1位） Cmd = STA | WR; Go = 1; Tx_DATA = 8&#39;hA0 | 8&#39;d0;//写方向 @ (posedge Clk); #1; Go = 0; @ (posedge Trans_Done); #200; //第二次：写8位EEPROM的寄存器地址 Cmd = WR; Go = 1; Tx_DATA = 8&#39;hB1;//写地址B1 @ (posedge Clk); #1; Go = 0; @ (posedge Trans_Done); #200; //第三次：起始位&#43;EEPROM器件地址（7位）&#43;读方向（1位） Cmd = STA | WR; Go = 1; Tx_DATA = 8&#39;hA0 | 8&#39;d1;//读方向 @ (posedge Clk); #1; Go = 0; @ (posedge Trans_Done); #200; //第四次：读8位数据 &#43; 停止位 Cmd = RD | STO; Go = 1; @ (posedge Clk); #1; Go = 0; @ (posedge Trans_Done); #200; #2000; $stop; end 每个模块要建立一个testbench 时钟分频 //系统时钟采用50MHz parameter SYS_CLOCK = 50_000_000; //SCL总线时钟采用400kHz parameter SCL_CLOCK = 400_000; //产生时钟SCL计数器最大值 localparam SCL_CNT_M = SYS_CLOCK/SCL_CLOCK/4 - 1; reg [19:0]div_cnt; reg en_div_cnt; always@(posedge Clk or negedge Rst_n) if(!">
  <meta property="og:locale" content="zh_CN">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2024-07-02T14:47:57+08:00">
    <meta property="article:modified_time" content="2024-07-02T14:47:57+08:00">

	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
  


</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程大咖" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程大咖</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">FPGA程序设计</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <ul><li> <h2>在设计FPGA时，多运用模块化的思想取设计模块，将某一功能设计成module。</h2> </li><li> <h2>设计之前要先画一下模块设计图，列出输入输出接口，再进一步设计内部功能。<img alt="" height="330" src="https://images2.imgbox.com/51/8b/MviLd4lX_o.png" width="487"></h2> </li><li> <h2>状态机要画图，确定每个状态和状态之间怎么切换。状态用localparam定义。</h2> </li><li> <h2>顶层向下传递的要定义为wire，底层向上传递的要定义为reg。</h2> </li><li> <h2>根据时序将每一个时钟周期进行按步分解。对于通讯协议要对每条线仔细分析。</h2> </li><li> <h2>每个模块要用一个tb测试</h2> </li><li> <h2>testbench例子</h2> </li></ul> 
<pre><code class="language-cpp">    always #10 Clk = ~Clk;
	
	initial begin
        Clk = 1;
	    Rst_n = 0;
	    Cmd = 6'b000000;
	    Go = 0;
	    Tx_DATA = 8'd0;
	    #2001;
		Rst_n = 1;
		#2000;
		
		//写数据操作，往EEPROM器件的B1地址写数据DA
		//第一次：起始位+EEPROM器件地址（7位）+写方向（1位）
		Cmd = STA | WR;
	    Go = 1;
	    Tx_DATA = 8'hA0 | 8'd0;//写方向
	    @ (posedge Clk);
        #1;
	    Go = 0;
	    @ (posedge Trans_Done);
	    #200;
	    
	    //第二次：写8位EEPROM的寄存器地址
	    Cmd = WR;
	    Go = 1;
	    Tx_DATA = 8'hB1;//写地址B1
	    @ (posedge Clk);
	    #1;
	    Go = 0;
	    @ (posedge Trans_Done);
	    #200;
	    
	    //第三次：写8位数据 + 停止位
	    Cmd = WR | STO;
	    Go = 1;
	    Tx_DATA = 8'hda;//写数据DA
	    @ (posedge Clk);
	    #1;
	    Go = 0;
	    @ (posedge Trans_Done);
	    #200;
	    
	    #5000000; //仿真模型的两次操作时间间隔
	    //读数据操作，从EEPROM器件的B1地址读数据
	    //第一次：起始位+EEPROM器件地址（7位）+写方向（1位）
		Cmd = STA | WR;
	    Go = 1;
	    Tx_DATA = 8'hA0 | 8'd0;//写方向
	    @ (posedge Clk);
	    #1;
	    Go = 0;
	    @ (posedge Trans_Done);
	    #200;
	    
	    //第二次：写8位EEPROM的寄存器地址
	    Cmd = WR;
	    Go = 1;
	    Tx_DATA = 8'hB1;//写地址B1
	    @ (posedge Clk);
	    #1;
	    Go = 0;
	    @ (posedge Trans_Done);
	    #200;
	    
	    //第三次：起始位+EEPROM器件地址（7位）+读方向（1位）
		Cmd = STA | WR;
	    Go = 1;
	    Tx_DATA = 8'hA0 | 8'd1;//读方向
	    @ (posedge Clk);
	    #1;
	    Go = 0;
	    @ (posedge Trans_Done);
	    #200;
	    
	    //第四次：读8位数据 + 停止位
	    Cmd = RD | STO;
	    Go = 1;
	    @ (posedge Clk);
	    #1;
	    Go = 0;
	    @ (posedge Trans_Done);
	    #200;
	    
	    #2000;
	    $stop;
	end</code></pre> 
<ul><li> <h2>每个模块要建立一个testbench</h2> </li><li> <h2>时钟分频</h2> </li></ul> 
<pre><code>   	//系统时钟采用50MHz
	parameter SYS_CLOCK = 50_000_000;
	//SCL总线时钟采用400kHz
	parameter SCL_CLOCK = 400_000;
	//产生时钟SCL计数器最大值
	localparam SCL_CNT_M = SYS_CLOCK/SCL_CLOCK/4 - 1;

    reg [19:0]div_cnt;
	reg en_div_cnt;
	always@(posedge Clk or negedge Rst_n)
	if(!Rst_n)
		div_cnt &lt;= 20'd0;
	else if(en_div_cnt)begin
		if(div_cnt &lt; SCL_CNT_M)
			div_cnt &lt;= div_cnt + 1'b1;
		else
			div_cnt &lt;= 0;
	end
	else
		div_cnt &lt;= 0;

	wire sclk_plus = div_cnt == SCL_CNT_M;</code></pre> 
<ul><li> <h2>串转并</h2> </li></ul> 
<pre><code class="language-cpp">reg[7:0]Rx_DATA;
Rx_DATA &lt;= {Rx_DATA[6:0],i2c_sdat};</code></pre> 
<ul><li> <h2>命令可以选择使用独热码编码</h2> </li></ul> 
<pre><code class="language-cpp">localparam
IDLE = 7'b0000001, //空闲状态
GEN_STA = 7'b0000010, //产生起始信号
WR_DATA = 7'b0000100, //写数据状态
RD_DATA = 7'b0001000, //读数据状态
CHECK_ACK = 7'b0010000, //检测应答状态
GEN_ACK = 7'b0100000, //产生应答状态
GEN_STO = 7'b1000000; //产生停止信号</code></pre> 
<ul><li> <h2>亚稳态</h2> </li></ul> 
<p>跨时钟域信号传输；异步信号采集；复位电路。</p> 
<p>在FPGA系统中，如果数据传输中不满足触发器的Tsu和Th不满足，或者复位过程中复位信号的释放相对于有效时钟沿的恢复时间（recovery <a href="https://bbs.elecfans.com/group_715" rel="nofollow" title="ti">ti</a>me）不满足，就可能产生亚稳态，此时触发器输出端Q在有效时钟沿之后比较长的一段时间处于不确定的状态，在这段时间里Q端在0和1之间处于振荡状态，而不是等于数据输入端D的值。这段时间称为决断时间（resolution time）。经过resolution time之后Q端将稳定到0或1上，但是稳定到0或者1，是随机的，与输入没有必然的关系。</p> 
<p><img alt="" height="394" src="https://images2.imgbox.com/be/e4/ujI2XAfk_o.png" width="741"></p> 
<h3>异步信号采集</h3> 
<p><img alt="" height="149" src="https://images2.imgbox.com/78/2b/faT5g3AA_o.png" width="447"></p> 
<pre><code class="language-cpp">always@(posedge clk or posedge reset)
    if(reset)begin
        uart_rx_sync1 &lt;= 1'b0;
        uart_rx_sync2 &lt;= 1'b0;
    end
    else begin
        uart_rx_sync1 &lt;= uart_rx;
        uart_rx_sync2 &lt;= uart_rx_sync1;
end</code></pre> 
<h2>边沿检测</h2> 
<p><img alt="" height="185" src="https://images2.imgbox.com/94/40/VmHXse0V_o.png" width="419"></p> 
<p><img alt="" height="175" src="https://images2.imgbox.com/ea/3a/4sxHB6Bw_o.png" width="421"></p> 
<pre><code class="language-cpp">//下降沿检测
always@(posedge clk or posedge reset)
if(reset)begin
    uart_rx_reg1 &lt;= 1'b0;
    uart_rx_reg2 &lt;= 1'b0;
end
else begin
    uart_rx_reg1 &lt;= uart_rx_sync2;
    uart_rx_reg2 &lt;= uart_rx_reg1;
end

assign uart_rx_nedge = !uart_rx_reg1 &amp; uart_rx_reg2;</code></pre> 
<p></p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/38892e1ee2c376d0a9d56e749cadd25d/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">最新AI大模型系统源码，ChatGPT商业运营版系统源（详细图文搭建部署教程）&#43;AI绘画系统，DALL-E3文生图， Whisper &amp; TTS 语音识别，文档分析</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/5f36c1460479f035773be4a7f20c7d68/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">elementPlus自定义el-select下拉样式</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程大咖.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://www.w3counter.com/tracker.js?id=151347"></script>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>