\hypertarget{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields}{}\section{\+\_\+hw\+\_\+adc\+\_\+cfg1\+:\+:\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields Struct Reference}
\label{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields}\index{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a1f3e0e8dc8cc5078e2aa72624cbf1aeb}{A\+D\+I\+C\+LK}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a5e7efe4e01650b23477f25c2c7f4493e}{M\+O\+DE}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a765571e3dc18c45f864323fdabf6729a}{A\+D\+L\+S\+MP}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_afcde1a9bbd001e795665131c44e91d86}{A\+D\+IV}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a92962d15eb818c2071afb6911dbceb81}{A\+D\+L\+PC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_aced0e1db3a32dc2a9b64a1f0353f0cdd}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 24
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}!A\+D\+I\+C\+LK@{A\+D\+I\+C\+LK}}
\index{A\+D\+I\+C\+LK@{A\+D\+I\+C\+LK}!\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+I\+C\+LK}{ADICLK}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields\+::\+A\+D\+I\+C\+LK}\hypertarget{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a1f3e0e8dc8cc5078e2aa72624cbf1aeb}{}\label{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a1f3e0e8dc8cc5078e2aa72624cbf1aeb}
\mbox{[}1\+:0\mbox{]} Input Clock Select \index{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}!A\+D\+IV@{A\+D\+IV}}
\index{A\+D\+IV@{A\+D\+IV}!\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+IV}{ADIV}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields\+::\+A\+D\+IV}\hypertarget{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_afcde1a9bbd001e795665131c44e91d86}{}\label{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_afcde1a9bbd001e795665131c44e91d86}
\mbox{[}6\+:5\mbox{]} Clock Divide Select \index{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}!A\+D\+L\+PC@{A\+D\+L\+PC}}
\index{A\+D\+L\+PC@{A\+D\+L\+PC}!\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+L\+PC}{ADLPC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields\+::\+A\+D\+L\+PC}\hypertarget{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a92962d15eb818c2071afb6911dbceb81}{}\label{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a92962d15eb818c2071afb6911dbceb81}
\mbox{[}7\mbox{]} Low-\/\+Power Configuration \index{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}!A\+D\+L\+S\+MP@{A\+D\+L\+S\+MP}}
\index{A\+D\+L\+S\+MP@{A\+D\+L\+S\+MP}!\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+L\+S\+MP}{ADLSMP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields\+::\+A\+D\+L\+S\+MP}\hypertarget{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a765571e3dc18c45f864323fdabf6729a}{}\label{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a765571e3dc18c45f864323fdabf6729a}
\mbox{[}4\mbox{]} Sample Time Configuration \index{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}!M\+O\+DE@{M\+O\+DE}}
\index{M\+O\+DE@{M\+O\+DE}!\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+O\+DE}{MODE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields\+::\+M\+O\+DE}\hypertarget{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a5e7efe4e01650b23477f25c2c7f4493e}{}\label{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_a5e7efe4e01650b23477f25c2c7f4493e}
\mbox{[}3\+:2\mbox{]} Conversion mode selection \index{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields@{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_aced0e1db3a32dc2a9b64a1f0353f0cdd}{}\label{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_aced0e1db3a32dc2a9b64a1f0353f0cdd}
\mbox{[}31\+:8\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
