<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='307' type='void llvm::CodeGenRegisterClass::inheritProperties(llvm::CodeGenRegBank &amp; )'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='305'>// For a synthesized class, inherit missing properties from the nearest
    // super-class.</doc>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='829' ll='853' type='void llvm::CodeGenRegisterClass::inheritProperties(llvm::CodeGenRegBank &amp; RegBank)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='991' u='c' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='828'>// Compute inherited propertied for a synthesized register class.</doc>
