
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  000032aa  0000333e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000032aa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005e1  00800138  00800138  00003376  2**0
                  ALLOC
  3 .debug_aranges 00000260  00000000  00000000  00003376  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000d55  00000000  00000000  000035d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00004008  00000000  00000000  0000432b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000013d2  00000000  00000000  00008333  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003dc4  00000000  00000000  00009705  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000800  00000000  00000000  0000d4cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000019d0  00000000  00000000  0000dccc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000023e2  00000000  00000000  0000f69c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 01 	jmp	0x28c	; 0x28c <__ctors_end>
       4:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       8:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      10:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      14:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      18:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      1c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      20:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      24:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      28:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      2c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      30:	0c 94 eb 0e 	jmp	0x1dd6	; 0x1dd6 <__vector_12>
      34:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      38:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      3c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      40:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      44:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      48:	0c 94 c1 16 	jmp	0x2d82	; 0x2d82 <__vector_18>
      4c:	0c 94 0c 17 	jmp	0x2e18	; 0x2e18 <__vector_19>
      50:	0c 94 85 16 	jmp	0x2d0a	; 0x2d0a <__vector_20>
      54:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      58:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      5c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      60:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      64:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      68:	0c 94 28 02 	jmp	0x450	; 0x450 <__vector_26>
      6c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      70:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      74:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      78:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      7c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      80:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      84:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      88:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>

0000008c <aucCRCHi>:
      8c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      9c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      ac:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      bc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      cc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      dc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      ec:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      fc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     10c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     11c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     12c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     13c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     14c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     15c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     16c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     17c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@

0000018c <aucCRCLo>:
     18c:	00 c0 c1 01 c3 03 02 c2 c6 06 07 c7 05 c5 c4 04     ................
     19c:	cc 0c 0d cd 0f cf ce 0e 0a ca cb 0b c9 09 08 c8     ................
     1ac:	d8 18 19 d9 1b db da 1a 1e de df 1f dd 1d 1c dc     ................
     1bc:	14 d4 d5 15 d7 17 16 d6 d2 12 13 d3 11 d1 d0 10     ................
     1cc:	f0 30 31 f1 33 f3 f2 32 36 f6 f7 37 f5 35 34 f4     .01.3..26..7.54.
     1dc:	3c fc fd 3d ff 3f 3e fe fa 3a 3b fb 39 f9 f8 38     <..=.?>..:;.9..8
     1ec:	28 e8 e9 29 eb 2b 2a ea ee 2e 2f ef 2d ed ec 2c     (..).+*.../.-..,
     1fc:	e4 24 25 e5 27 e7 e6 26 22 e2 e3 23 e1 21 20 e0     .$%.'..&"..#.! .
     20c:	a0 60 61 a1 63 a3 a2 62 66 a6 a7 67 a5 65 64 a4     .`a.c..bf..g.ed.
     21c:	6c ac ad 6d af 6f 6e ae aa 6a 6b ab 69 a9 a8 68     l..m.on..jk.i..h
     22c:	78 b8 b9 79 bb 7b 7a ba be 7e 7f bf 7d bd bc 7c     x..y.{z..~..}..|
     23c:	b4 74 75 b5 77 b7 b6 76 72 b2 b3 73 b1 71 70 b0     .tu.w..vr..s.qp.
     24c:	50 90 91 51 93 53 52 92 96 56 57 97 55 95 94 54     P..Q.SR..VW.U..T
     25c:	9c 5c 5d 9d 5f 9f 9e 5e 5a 9a 9b 5b 99 59 58 98     .\]._..^Z..[.YX.
     26c:	88 48 49 89 4b 8b 8a 4a 4e 8e 8f 4f 8d 4d 4c 8c     .HI.K..JN..O.ML.
     27c:	44 84 85 45 87 47 46 86 82 42 43 83 41 81 80 40     D..E.GF..BC.A..@

0000028c <__ctors_end>:
     28c:	11 24       	eor	r1, r1
     28e:	1f be       	out	0x3f, r1	; 63
     290:	cf ef       	ldi	r28, 0xFF	; 255
     292:	d0 e1       	ldi	r29, 0x10	; 16
     294:	de bf       	out	0x3e, r29	; 62
     296:	cd bf       	out	0x3d, r28	; 61

00000298 <__do_copy_data>:
     298:	11 e0       	ldi	r17, 0x01	; 1
     29a:	a0 e0       	ldi	r26, 0x00	; 0
     29c:	b1 e0       	ldi	r27, 0x01	; 1
     29e:	ea ea       	ldi	r30, 0xAA	; 170
     2a0:	f2 e3       	ldi	r31, 0x32	; 50
     2a2:	00 e0       	ldi	r16, 0x00	; 0
     2a4:	0b bf       	out	0x3b, r16	; 59
     2a6:	02 c0       	rjmp	.+4      	; 0x2ac <__do_copy_data+0x14>
     2a8:	07 90       	elpm	r0, Z+
     2aa:	0d 92       	st	X+, r0
     2ac:	a8 33       	cpi	r26, 0x38	; 56
     2ae:	b1 07       	cpc	r27, r17
     2b0:	d9 f7       	brne	.-10     	; 0x2a8 <__do_copy_data+0x10>

000002b2 <__do_clear_bss>:
     2b2:	17 e0       	ldi	r17, 0x07	; 7
     2b4:	a8 e3       	ldi	r26, 0x38	; 56
     2b6:	b1 e0       	ldi	r27, 0x01	; 1
     2b8:	01 c0       	rjmp	.+2      	; 0x2bc <.do_clear_bss_start>

000002ba <.do_clear_bss_loop>:
     2ba:	1d 92       	st	X+, r1

000002bc <.do_clear_bss_start>:
     2bc:	a9 31       	cpi	r26, 0x19	; 25
     2be:	b1 07       	cpc	r27, r17
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <.do_clear_bss_loop>
     2c2:	0e 94 aa 03 	call	0x754	; 0x754 <main>
     2c6:	0c 94 53 19 	jmp	0x32a6	; 0x32a6 <_exit>

000002ca <__bad_interrupt>:
     2ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002ce <mbMasterClrTimeOutError>:
	return 0;
}

void mbMasterClrTimeOutError( void *lpObject )
{
	uiModbusTimeOutCounter = uiRegHolding[18];
     2ce:	80 91 ce 01 	lds	r24, 0x01CE
     2d2:	90 91 cf 01 	lds	r25, 0x01CF
     2d6:	90 93 a9 01 	sts	0x01A9, r25
     2da:	80 93 a8 01 	sts	0x01A8, r24
}
     2de:	08 95       	ret

000002e0 <eMBRegInputCB>:
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     2e0:	dc 01       	movw	r26, r24
	unsigned int iRegIndex;
 
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
     2e2:	61 15       	cp	r22, r1
     2e4:	71 05       	cpc	r23, r1
     2e6:	41 f1       	breq	.+80     	; 0x338 <eMBRegInputCB+0x58>
     2e8:	ca 01       	movw	r24, r20
     2ea:	86 0f       	add	r24, r22
     2ec:	97 1f       	adc	r25, r23
     2ee:	86 36       	cpi	r24, 0x66	; 102
     2f0:	91 05       	cpc	r25, r1
     2f2:	10 f5       	brcc	.+68     	; 0x338 <eMBRegInputCB+0x58>
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
     2f4:	61 50       	subi	r22, 0x01	; 1
     2f6:	70 40       	sbci	r23, 0x00	; 0
     2f8:	12 c0       	rjmp	.+36     	; 0x31e <eMBRegInputCB+0x3e>
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
     2fa:	fb 01       	movw	r30, r22
     2fc:	ee 0f       	add	r30, r30
     2fe:	ff 1f       	adc	r31, r31
     300:	e6 58       	subi	r30, 0x86	; 134
     302:	fd 4f       	sbci	r31, 0xFD	; 253
     304:	80 81       	ld	r24, Z
     306:	91 81       	ldd	r25, Z+1	; 0x01
     308:	9c 93       	st	X, r25
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
     30a:	80 81       	ld	r24, Z
     30c:	91 81       	ldd	r25, Z+1	; 0x01
     30e:	11 96       	adiw	r26, 0x01	; 1
     310:	8c 93       	st	X, r24
     312:	11 97       	sbiw	r26, 0x01	; 1
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     314:	12 96       	adiw	r26, 0x02	; 2
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
     316:	6f 5f       	subi	r22, 0xFF	; 255
     318:	7f 4f       	sbci	r23, 0xFF	; 255
			--usNRegs;
     31a:	41 50       	subi	r20, 0x01	; 1
     31c:	50 40       	sbci	r21, 0x00	; 0
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
     31e:	41 15       	cp	r20, r1
     320:	51 05       	cpc	r21, r1
     322:	59 f7       	brne	.-42     	; 0x2fa <eMBRegInputCB+0x1a>
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
			--usNRegs;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     324:	80 91 ce 01 	lds	r24, 0x01CE
     328:	90 91 cf 01 	lds	r25, 0x01CF
     32c:	90 93 a9 01 	sts	0x01A9, r25
     330:	80 93 a8 01 	sts	0x01A8, r24
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	08 95       	ret
		return MB_ENOERR;
     338:	81 e0       	ldi	r24, 0x01	; 1
	}
	return MB_ENOREG;
}
     33a:	08 95       	ret

0000033c <eMBRegHoldingCB>:

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     33c:	cf 93       	push	r28
     33e:	df 93       	push	r29
     340:	ec 01       	movw	r28, r24
	unsigned int iRegIndex;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_HOLDING_START) &&
     342:	61 15       	cp	r22, r1
     344:	71 05       	cpc	r23, r1
     346:	09 f4       	brne	.+2      	; 0x34a <eMBRegHoldingCB+0xe>
     348:	49 c0       	rjmp	.+146    	; 0x3dc <eMBRegHoldingCB+0xa0>
     34a:	ca 01       	movw	r24, r20
     34c:	86 0f       	add	r24, r22
     34e:	97 1f       	adc	r25, r23
     350:	86 36       	cpi	r24, 0x66	; 102
     352:	91 05       	cpc	r25, r1
     354:	08 f0       	brcs	.+2      	; 0x358 <eMBRegHoldingCB+0x1c>
     356:	42 c0       	rjmp	.+132    	; 0x3dc <eMBRegHoldingCB+0xa0>
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
     358:	22 23       	and	r18, r18
     35a:	19 f0       	breq	.+6      	; 0x362 <eMBRegHoldingCB+0x26>
     35c:	21 30       	cpi	r18, 0x01	; 1
     35e:	f1 f5       	brne	.+124    	; 0x3dc <eMBRegHoldingCB+0xa0>
     360:	17 c0       	rjmp	.+46     	; 0x390 <eMBRegHoldingCB+0x54>
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
     362:	61 50       	subi	r22, 0x01	; 1
     364:	70 40       	sbci	r23, 0x00	; 0
     366:	10 c0       	rjmp	.+32     	; 0x388 <eMBRegHoldingCB+0x4c>
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
     368:	fb 01       	movw	r30, r22
     36a:	ee 0f       	add	r30, r30
     36c:	ff 1f       	adc	r31, r31
     36e:	e6 55       	subi	r30, 0x56	; 86
     370:	fe 4f       	sbci	r31, 0xFE	; 254
     372:	80 81       	ld	r24, Z
     374:	91 81       	ldd	r25, Z+1	; 0x01
     376:	98 83       	st	Y, r25
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
     378:	80 81       	ld	r24, Z
     37a:	91 81       	ldd	r25, Z+1	; 0x01
     37c:	89 83       	std	Y+1, r24	; 0x01
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     37e:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
				++iRegIndex;
     380:	6f 5f       	subi	r22, 0xFF	; 255
     382:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     384:	41 50       	subi	r20, 0x01	; 1
     386:	50 40       	sbci	r21, 0x00	; 0
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     388:	41 15       	cp	r20, r1
     38a:	51 05       	cpc	r21, r1
     38c:	69 f7       	brne	.-38     	; 0x368 <eMBRegHoldingCB+0x2c>
     38e:	1c c0       	rjmp	.+56     	; 0x3c8 <eMBRegHoldingCB+0x8c>
		/*
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
     390:	61 50       	subi	r22, 0x01	; 1
     392:	70 40       	sbci	r23, 0x00	; 0
     394:	16 c0       	rjmp	.+44     	; 0x3c2 <eMBRegHoldingCB+0x86>
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
     396:	b8 81       	ld	r27, Y
     398:	a0 e0       	ldi	r26, 0x00	; 0
     39a:	fb 01       	movw	r30, r22
     39c:	ee 0f       	add	r30, r30
     39e:	ff 1f       	adc	r31, r31
     3a0:	e6 55       	subi	r30, 0x56	; 86
     3a2:	fe 4f       	sbci	r31, 0xFE	; 254
     3a4:	b1 83       	std	Z+1, r27	; 0x01
     3a6:	a0 83       	st	Z, r26
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
     3a8:	20 81       	ld	r18, Z
     3aa:	31 81       	ldd	r19, Z+1	; 0x01
     3ac:	89 81       	ldd	r24, Y+1	; 0x01
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	28 2b       	or	r18, r24
     3b2:	39 2b       	or	r19, r25
     3b4:	31 83       	std	Z+1, r19	; 0x01
     3b6:	20 83       	st	Z, r18
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     3b8:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
     3ba:	6f 5f       	subi	r22, 0xFF	; 255
     3bc:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3be:	41 50       	subi	r20, 0x01	; 1
     3c0:	50 40       	sbci	r21, 0x00	; 0
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3c2:	41 15       	cp	r20, r1
     3c4:	51 05       	cpc	r21, r1
     3c6:	39 f7       	brne	.-50     	; 0x396 <eMBRegHoldingCB+0x5a>
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
				--usNRegs;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     3c8:	80 91 ce 01 	lds	r24, 0x01CE
     3cc:	90 91 cf 01 	lds	r25, 0x01CF
     3d0:	90 93 a9 01 	sts	0x01A9, r25
     3d4:	80 93 a8 01 	sts	0x01A8, r24
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	01 c0       	rjmp	.+2      	; 0x3de <eMBRegHoldingCB+0xa2>
		}
		 return MB_ENOERR;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	return MB_ENOREG;
}
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	08 95       	ret

000003e4 <initBoard>:

	PORTG &= ~MCU_PG0_bm;
}

void initBoard(void)
{
     3e4:	0f 93       	push	r16
     3e6:	1f 93       	push	r17
	PORTG &= ~MCU_IO_RESET_bm;
     3e8:	05 e6       	ldi	r16, 0x65	; 101
     3ea:	10 e0       	ldi	r17, 0x00	; 0
     3ec:	f8 01       	movw	r30, r16
     3ee:	80 81       	ld	r24, Z
     3f0:	8b 7f       	andi	r24, 0xFB	; 251
     3f2:	80 83       	st	Z, r24
	DDRG |= MCU_IO_RESET_bm | MCU_PG1_bm | MCU_PG0_bm;
     3f4:	e4 e6       	ldi	r30, 0x64	; 100
     3f6:	f0 e0       	ldi	r31, 0x00	; 0
     3f8:	80 81       	ld	r24, Z
     3fa:	87 60       	ori	r24, 0x07	; 7
     3fc:	80 83       	st	Z, r24

	initDigitalOutput();
     3fe:	0e 94 28 11 	call	0x2250	; 0x2250 <initDigitalOutput>

	PORTB |= MCU_CS1_bm | MCU_CS0_bm;
     402:	88 b3       	in	r24, 0x18	; 24
     404:	81 61       	ori	r24, 0x11	; 17
     406:	88 bb       	out	0x18, r24	; 24
	DDRB |= ( MCU_CS1_bm | MCU_CS0_bm );
     408:	87 b3       	in	r24, 0x17	; 23
     40a:	81 61       	ori	r24, 0x11	; 17
     40c:	87 bb       	out	0x17, r24	; 23

	DDRE |= MCU_RS485_DE_bm;
     40e:	12 9a       	sbi	0x02, 2	; 2
	disable_rs485_transmit();
     410:	1a 98       	cbi	0x03, 2	; 3

	spi_init();
     412:	0e 94 e0 11 	call	0x23c0	; 0x23c0 <spi_init>
	initHmiLed();
     416:	0e 94 bf 11 	call	0x237e	; 0x237e <initHmiLed>
	initAddressSwitch();
     41a:	0e 94 60 11 	call	0x22c0	; 0x22c0 <initAddressSwitch>
	initDigitalInput();
     41e:	0e 94 02 11 	call	0x2204	; 0x2204 <initDigitalInput>

	PORTG |= MCU_IO_RESET_bm;
     422:	f8 01       	movw	r30, r16
     424:	80 81       	ld	r24, Z
     426:	84 60       	ori	r24, 0x04	; 4
     428:	80 83       	st	Z, r24

	OCR3A = 249;
     42a:	89 ef       	ldi	r24, 0xF9	; 249
     42c:	90 e0       	ldi	r25, 0x00	; 0
     42e:	90 93 87 00 	sts	0x0087, r25
     432:	80 93 86 00 	sts	0x0086, r24
	TCCR3A = 0;
     436:	10 92 8b 00 	sts	0x008B, r1
	TCCR3B = (1<<WGM32) | (1<<CS31) | (1<<CS30);
     43a:	8b e0       	ldi	r24, 0x0B	; 11
     43c:	80 93 8a 00 	sts	0x008A, r24
	ETIMSK |= (1<<OCIE3A);
     440:	ed e7       	ldi	r30, 0x7D	; 125
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	80 81       	ld	r24, Z
     446:	80 61       	ori	r24, 0x10	; 16
     448:	80 83       	st	Z, r24
}
     44a:	1f 91       	pop	r17
     44c:	0f 91       	pop	r16
     44e:	08 95       	ret

00000450 <__vector_26>:
		}
	}*/
}

ISR( TIMER3_COMPA_vect )
{
     450:	1f 92       	push	r1
     452:	0f 92       	push	r0
     454:	0f b6       	in	r0, 0x3f	; 63
     456:	0f 92       	push	r0
     458:	0b b6       	in	r0, 0x3b	; 59
     45a:	0f 92       	push	r0
     45c:	11 24       	eor	r1, r1
     45e:	2f 93       	push	r18
     460:	3f 93       	push	r19
     462:	4f 93       	push	r20
     464:	5f 93       	push	r21
     466:	6f 93       	push	r22
     468:	7f 93       	push	r23
     46a:	8f 93       	push	r24
     46c:	9f 93       	push	r25
     46e:	af 93       	push	r26
     470:	bf 93       	push	r27
     472:	ef 93       	push	r30
     474:	ff 93       	push	r31
	volatile static uint16_t n0 = 0, n1 = 0, n2 = 0, n3 = 0;

	PORTG |= MCU_PG0_bm;
     476:	80 91 65 00 	lds	r24, 0x0065
     47a:	81 60       	ori	r24, 0x01	; 1
     47c:	80 93 65 00 	sts	0x0065, r24

	if( 10 == ++n0 ) {
     480:	80 91 78 02 	lds	r24, 0x0278
     484:	90 91 79 02 	lds	r25, 0x0279
     488:	01 96       	adiw	r24, 0x01	; 1
     48a:	90 93 79 02 	sts	0x0279, r25
     48e:	80 93 78 02 	sts	0x0278, r24
     492:	80 91 78 02 	lds	r24, 0x0278
     496:	90 91 79 02 	lds	r25, 0x0279
     49a:	0a 97       	sbiw	r24, 0x0a	; 10
     49c:	39 f4       	brne	.+14     	; 0x4ac <__vector_26+0x5c>
		uc10msTimerEvent = 1;
     49e:	81 e0       	ldi	r24, 0x01	; 1
     4a0:	80 93 a1 01 	sts	0x01A1, r24
		n0 = 0;
     4a4:	10 92 79 02 	sts	0x0279, r1
     4a8:	10 92 78 02 	sts	0x0278, r1
	}

	if( 100 == ++n1 ) {
     4ac:	80 91 76 02 	lds	r24, 0x0276
     4b0:	90 91 77 02 	lds	r25, 0x0277
     4b4:	01 96       	adiw	r24, 0x01	; 1
     4b6:	90 93 77 02 	sts	0x0277, r25
     4ba:	80 93 76 02 	sts	0x0276, r24
     4be:	80 91 76 02 	lds	r24, 0x0276
     4c2:	90 91 77 02 	lds	r25, 0x0277
     4c6:	84 36       	cpi	r24, 0x64	; 100
     4c8:	91 05       	cpc	r25, r1
     4ca:	39 f4       	brne	.+14     	; 0x4da <__vector_26+0x8a>
		uc100msTimerEvent = 1;
     4cc:	81 e0       	ldi	r24, 0x01	; 1
     4ce:	80 93 a2 01 	sts	0x01A2, r24
		n1 = 0;
     4d2:	10 92 77 02 	sts	0x0277, r1
     4d6:	10 92 76 02 	sts	0x0276, r1
	}

	if( 500 == ++n2 ) {
     4da:	80 91 74 02 	lds	r24, 0x0274
     4de:	90 91 75 02 	lds	r25, 0x0275
     4e2:	01 96       	adiw	r24, 0x01	; 1
     4e4:	90 93 75 02 	sts	0x0275, r25
     4e8:	80 93 74 02 	sts	0x0274, r24
     4ec:	80 91 74 02 	lds	r24, 0x0274
     4f0:	90 91 75 02 	lds	r25, 0x0275
     4f4:	84 5f       	subi	r24, 0xF4	; 244
     4f6:	91 40       	sbci	r25, 0x01	; 1
     4f8:	51 f4       	brne	.+20     	; 0x50e <__vector_26+0xbe>
		uc500msTimerEvent = 1;
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	90 93 a4 01 	sts	0x01A4, r25
     502:	80 93 a3 01 	sts	0x01A3, r24
		n2 = 0;
     506:	10 92 75 02 	sts	0x0275, r1
     50a:	10 92 74 02 	sts	0x0274, r1
	}

	if( 1000 == ++n3 ) {
     50e:	80 91 72 02 	lds	r24, 0x0272
     512:	90 91 73 02 	lds	r25, 0x0273
     516:	01 96       	adiw	r24, 0x01	; 1
     518:	90 93 73 02 	sts	0x0273, r25
     51c:	80 93 72 02 	sts	0x0272, r24
     520:	80 91 72 02 	lds	r24, 0x0272
     524:	90 91 73 02 	lds	r25, 0x0273
     528:	88 5e       	subi	r24, 0xE8	; 232
     52a:	93 40       	sbci	r25, 0x03	; 3
     52c:	51 f4       	brne	.+20     	; 0x542 <__vector_26+0xf2>
		uc1000msTimerEvent = 1;
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	90 93 a6 01 	sts	0x01A6, r25
     536:	80 93 a5 01 	sts	0x01A5, r24
		n3 = 0;
     53a:	10 92 73 02 	sts	0x0273, r1
     53e:	10 92 72 02 	sts	0x0272, r1
	}

	rs485TimerIsr();
     542:	0e 94 23 16 	call	0x2c46	; 0x2c46 <rs485TimerIsr>

	if( uiRegHolding[18] ) {
     546:	80 91 ce 01 	lds	r24, 0x01CE
     54a:	90 91 cf 01 	lds	r25, 0x01CF
     54e:	89 2b       	or	r24, r25
     550:	a1 f0       	breq	.+40     	; 0x57a <__vector_26+0x12a>
		if( uiModbusTimeOutCounter ) {
     552:	80 91 a8 01 	lds	r24, 0x01A8
     556:	90 91 a9 01 	lds	r25, 0x01A9
     55a:	89 2b       	or	r24, r25
     55c:	51 f0       	breq	.+20     	; 0x572 <__vector_26+0x122>
			--uiModbusTimeOutCounter;
     55e:	80 91 a8 01 	lds	r24, 0x01A8
     562:	90 91 a9 01 	lds	r25, 0x01A9
     566:	01 97       	sbiw	r24, 0x01	; 1
     568:	90 93 a9 01 	sts	0x01A9, r25
     56c:	80 93 a8 01 	sts	0x01A8, r24
     570:	06 c0       	rjmp	.+12     	; 0x57e <__vector_26+0x12e>
		} else {
			ucFlagTimeOutOutError = 1;
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	80 93 a7 01 	sts	0x01A7, r24
     578:	02 c0       	rjmp	.+4      	; 0x57e <__vector_26+0x12e>
		}
	} else {
		ucFlagTimeOutOutError = 0;
     57a:	10 92 a7 01 	sts	0x01A7, r1
	}

	PORTG &= ~MCU_PG0_bm;
     57e:	80 91 65 00 	lds	r24, 0x0065
     582:	8e 7f       	andi	r24, 0xFE	; 254
     584:	80 93 65 00 	sts	0x0065, r24
}
     588:	ff 91       	pop	r31
     58a:	ef 91       	pop	r30
     58c:	bf 91       	pop	r27
     58e:	af 91       	pop	r26
     590:	9f 91       	pop	r25
     592:	8f 91       	pop	r24
     594:	7f 91       	pop	r23
     596:	6f 91       	pop	r22
     598:	5f 91       	pop	r21
     59a:	4f 91       	pop	r20
     59c:	3f 91       	pop	r19
     59e:	2f 91       	pop	r18
     5a0:	0f 90       	pop	r0
     5a2:	0b be       	out	0x3b, r0	; 59
     5a4:	0f 90       	pop	r0
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	0f 90       	pop	r0
     5aa:	1f 90       	pop	r1
     5ac:	18 95       	reti

000005ae <byteArrToBitArr>:

	return MB_ENOREG;
}

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
     5ae:	cf 92       	push	r12
     5b0:	df 92       	push	r13
     5b2:	ef 92       	push	r14
     5b4:	ff 92       	push	r15
     5b6:	0f 93       	push	r16
     5b8:	1f 93       	push	r17
     5ba:	cf 93       	push	r28
     5bc:	df 93       	push	r29
     5be:	6c 01       	movw	r12, r24
     5c0:	7b 01       	movw	r14, r22
     5c2:	8a 01       	movw	r16, r20
     5c4:	c0 e0       	ldi	r28, 0x00	; 0
     5c6:	d0 e0       	ldi	r29, 0x00	; 0
     5c8:	0c c0       	rjmp	.+24     	; 0x5e2 <byteArrToBitArr+0x34>
	uint16_t i ;

	for( i = 0; i < bit_count; i++ ) {
		bitarr_write(lpBit, i, (1 & lpByte[i] ) ? 1:0 );
     5ca:	f7 01       	movw	r30, r14
     5cc:	ec 0f       	add	r30, r28
     5ce:	fd 1f       	adc	r31, r29
     5d0:	40 81       	ld	r20, Z
     5d2:	50 e0       	ldi	r21, 0x00	; 0
     5d4:	41 70       	andi	r20, 0x01	; 1
     5d6:	50 70       	andi	r21, 0x00	; 0
     5d8:	c6 01       	movw	r24, r12
     5da:	be 01       	movw	r22, r28
     5dc:	0e 94 9a 18 	call	0x3134	; 0x3134 <bitarr_write>

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
	uint16_t i ;

	for( i = 0; i < bit_count; i++ ) {
     5e0:	21 96       	adiw	r28, 0x01	; 1
     5e2:	c0 17       	cp	r28, r16
     5e4:	d1 07       	cpc	r29, r17
     5e6:	88 f3       	brcs	.-30     	; 0x5ca <byteArrToBitArr+0x1c>
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
		}
	}*/
}
     5e8:	df 91       	pop	r29
     5ea:	cf 91       	pop	r28
     5ec:	1f 91       	pop	r17
     5ee:	0f 91       	pop	r16
     5f0:	ff 90       	pop	r15
     5f2:	ef 90       	pop	r14
     5f4:	df 90       	pop	r13
     5f6:	cf 90       	pop	r12
     5f8:	08 95       	ret

000005fa <eMBRegDiscreteCB>:
{
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
     5fa:	ef 92       	push	r14
     5fc:	ff 92       	push	r15
     5fe:	0f 93       	push	r16
     600:	1f 93       	push	r17
     602:	cf 93       	push	r28
     604:	df 93       	push	r29
     606:	7c 01       	movw	r14, r24
	short iNDiscrete = ( short )usNDiscrete;
	unsigned short usBitOffset;

	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
     608:	61 15       	cp	r22, r1
     60a:	71 05       	cpc	r23, r1
     60c:	51 f1       	breq	.+84     	; 0x662 <eMBRegDiscreteCB+0x68>
     60e:	ca 01       	movw	r24, r20
     610:	86 0f       	add	r24, r22
     612:	97 1f       	adc	r25, r23
     614:	86 36       	cpi	r24, 0x66	; 102
     616:	91 05       	cpc	r25, r1
     618:	20 f5       	brcc	.+72     	; 0x662 <eMBRegDiscreteCB+0x68>
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
	short iNDiscrete = ( short )usNDiscrete;
     61a:	ea 01       	movw	r28, r20
	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
     61c:	8b 01       	movw	r16, r22
     61e:	01 50       	subi	r16, 0x01	; 1
     620:	10 40       	sbci	r17, 0x00	; 0
     622:	12 c0       	rjmp	.+36     	; 0x648 <eMBRegDiscreteCB+0x4e>
		while(iNDiscrete > 0) {
			*pucRegBuffer++ =
     624:	ae 01       	movw	r20, r28
     626:	c9 30       	cpi	r28, 0x09	; 9
     628:	d1 05       	cpc	r29, r1
     62a:	14 f0       	brlt	.+4      	; 0x630 <eMBRegDiscreteCB+0x36>
     62c:	48 e0       	ldi	r20, 0x08	; 8
     62e:	50 e0       	ldi	r21, 0x00	; 0
     630:	8e e4       	ldi	r24, 0x4E	; 78
     632:	93 e0       	ldi	r25, 0x03	; 3
     634:	b8 01       	movw	r22, r16
     636:	50 e0       	ldi	r21, 0x00	; 0
     638:	0e 94 32 0d 	call	0x1a64	; 0x1a64 <xMBUtilGetBits>
     63c:	f7 01       	movw	r30, r14
     63e:	81 93       	st	Z+, r24
     640:	7f 01       	movw	r14, r30
			xMBUtilGetBits
			(
				ucRegDiscBuf, usBitOffset,
				(unsigned char)(iNDiscrete>8? 8:iNDiscrete)
			);
			iNDiscrete -= 8;
     642:	28 97       	sbiw	r28, 0x08	; 8
			usBitOffset += 8;
     644:	08 5f       	subi	r16, 0xF8	; 248
     646:	1f 4f       	sbci	r17, 0xFF	; 255
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
		while(iNDiscrete > 0) {
     648:	1c 16       	cp	r1, r28
     64a:	1d 06       	cpc	r1, r29
     64c:	5c f3       	brlt	.-42     	; 0x624 <eMBRegDiscreteCB+0x2a>
			);
			iNDiscrete -= 8;
			usBitOffset += 8;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     64e:	80 91 ce 01 	lds	r24, 0x01CE
     652:	90 91 cf 01 	lds	r25, 0x01CF
     656:	90 93 a9 01 	sts	0x01A9, r25
     65a:	80 93 a8 01 	sts	0x01A8, r24
     65e:	80 e0       	ldi	r24, 0x00	; 0
     660:	01 c0       	rjmp	.+2      	; 0x664 <eMBRegDiscreteCB+0x6a>
		return MB_ENOERR;
     662:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return MB_ENOREG;
}
     664:	df 91       	pop	r29
     666:	cf 91       	pop	r28
     668:	1f 91       	pop	r17
     66a:	0f 91       	pop	r16
     66c:	ff 90       	pop	r15
     66e:	ef 90       	pop	r14
     670:	08 95       	ret

00000672 <eMBRegCoilsCB>:

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
     672:	ef 92       	push	r14
     674:	ff 92       	push	r15
     676:	0f 93       	push	r16
     678:	1f 93       	push	r17
     67a:	cf 93       	push	r28
     67c:	df 93       	push	r29
     67e:	7c 01       	movw	r14, r24
    short           iNCoils = ( short )usNCoils;
    unsigned short  usBitOffset;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
     680:	61 15       	cp	r22, r1
     682:	71 05       	cpc	r23, r1
     684:	09 f4       	brne	.+2      	; 0x688 <eMBRegCoilsCB+0x16>
     686:	46 c0       	rjmp	.+140    	; 0x714 <eMBRegCoilsCB+0xa2>
     688:	ca 01       	movw	r24, r20
     68a:	86 0f       	add	r24, r22
     68c:	97 1f       	adc	r25, r23
     68e:	86 36       	cpi	r24, 0x66	; 102
     690:	91 05       	cpc	r25, r1
     692:	08 f0       	brcs	.+2      	; 0x696 <eMBRegCoilsCB+0x24>
     694:	3f c0       	rjmp	.+126    	; 0x714 <eMBRegCoilsCB+0xa2>

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
    short           iNCoils = ( short )usNCoils;
     696:	ea 01       	movw	r28, r20
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
		(usAddress + usNCoils <= REG_COILS_START + REG_COILS_SIZE)
	) {
		usBitOffset = (unsigned short)(usAddress - REG_COILS_START);
     698:	8b 01       	movw	r16, r22
     69a:	01 50       	subi	r16, 0x01	; 1
     69c:	10 40       	sbci	r17, 0x00	; 0
		switch(eMode) {
     69e:	22 23       	and	r18, r18
     6a0:	a9 f0       	breq	.+42     	; 0x6cc <eMBRegCoilsCB+0x5a>
     6a2:	21 30       	cpi	r18, 0x01	; 1
     6a4:	b9 f5       	brne	.+110    	; 0x714 <eMBRegCoilsCB+0xa2>
     6a6:	29 c0       	rjmp	.+82     	; 0x6fa <eMBRegCoilsCB+0x88>
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
				*pucRegBuffer++ =
     6a8:	ae 01       	movw	r20, r28
     6aa:	c9 30       	cpi	r28, 0x09	; 9
     6ac:	d1 05       	cpc	r29, r1
     6ae:	14 f0       	brlt	.+4      	; 0x6b4 <eMBRegCoilsCB+0x42>
     6b0:	48 e0       	ldi	r20, 0x08	; 8
     6b2:	50 e0       	ldi	r21, 0x00	; 0
     6b4:	82 e4       	ldi	r24, 0x42	; 66
     6b6:	93 e0       	ldi	r25, 0x03	; 3
     6b8:	b8 01       	movw	r22, r16
     6ba:	50 e0       	ldi	r21, 0x00	; 0
     6bc:	0e 94 32 0d 	call	0x1a64	; 0x1a64 <xMBUtilGetBits>
     6c0:	f7 01       	movw	r30, r14
     6c2:	81 93       	st	Z+, r24
     6c4:	7f 01       	movw	r14, r30
				xMBUtilGetBits( ucRegCoilsBuf, usBitOffset,
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils)
				);
				usBitOffset += 8;
     6c6:	08 5f       	subi	r16, 0xF8	; 248
     6c8:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     6ca:	28 97       	sbiw	r28, 0x08	; 8
		/*
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
     6cc:	1c 16       	cp	r1, r28
     6ce:	1d 06       	cpc	r1, r29
     6d0:	5c f3       	brlt	.-42     	; 0x6a8 <eMBRegCoilsCB+0x36>
     6d2:	16 c0       	rjmp	.+44     	; 0x700 <eMBRegCoilsCB+0x8e>
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
				xMBUtilSetBits( ucRegCoilsBuf, usBitOffset,
     6d4:	f7 01       	movw	r30, r14
     6d6:	21 91       	ld	r18, Z+
     6d8:	7f 01       	movw	r14, r30
     6da:	ae 01       	movw	r20, r28
     6dc:	c9 30       	cpi	r28, 0x09	; 9
     6de:	d1 05       	cpc	r29, r1
     6e0:	14 f0       	brlt	.+4      	; 0x6e6 <eMBRegCoilsCB+0x74>
     6e2:	48 e0       	ldi	r20, 0x08	; 8
     6e4:	50 e0       	ldi	r21, 0x00	; 0
     6e6:	82 e4       	ldi	r24, 0x42	; 66
     6e8:	93 e0       	ldi	r25, 0x03	; 3
     6ea:	b8 01       	movw	r22, r16
     6ec:	50 e0       	ldi	r21, 0x00	; 0
     6ee:	30 e0       	ldi	r19, 0x00	; 0
     6f0:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <xMBUtilSetBits>
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils),
								*pucRegBuffer++
				);
				usBitOffset += 8;
     6f4:	08 5f       	subi	r16, 0xF8	; 248
     6f6:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     6f8:	28 97       	sbiw	r28, 0x08	; 8
		 	Update current register values.
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
     6fa:	1c 16       	cp	r1, r28
     6fc:	1d 06       	cpc	r1, r29
     6fe:	54 f3       	brlt	.-44     	; 0x6d4 <eMBRegCoilsCB+0x62>
				);
				usBitOffset += 8;
				iNCoils -= 8;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     700:	80 91 ce 01 	lds	r24, 0x01CE
     704:	90 91 cf 01 	lds	r25, 0x01CF
     708:	90 93 a9 01 	sts	0x01A9, r25
     70c:	80 93 a8 01 	sts	0x01A8, r24
     710:	80 e0       	ldi	r24, 0x00	; 0
     712:	01 c0       	rjmp	.+2      	; 0x716 <eMBRegCoilsCB+0xa4>
		 return MB_ENOERR;
     714:	81 e0       	ldi	r24, 0x01	; 1
		}
	}
	
	return MB_ENOREG;
}
     716:	df 91       	pop	r29
     718:	cf 91       	pop	r28
     71a:	1f 91       	pop	r17
     71c:	0f 91       	pop	r16
     71e:	ff 90       	pop	r15
     720:	ef 90       	pop	r14
     722:	08 95       	ret

00000724 <veznaEepRestoreUartSetings>:
{
	initRS485( 9600, 8, 1, 0 );
}

void veznaEepRestoreUartSetings( void *lpObject )
{
     724:	0f 93       	push	r16
	initRS485( 115200, 8, 1, 1 );
     726:	60 e0       	ldi	r22, 0x00	; 0
     728:	72 ec       	ldi	r23, 0xC2	; 194
     72a:	81 e0       	ldi	r24, 0x01	; 1
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	48 e0       	ldi	r20, 0x08	; 8
     730:	21 e0       	ldi	r18, 0x01	; 1
     732:	01 e0       	ldi	r16, 0x01	; 1
     734:	0e 94 3b 17 	call	0x2e76	; 0x2e76 <initRS485>
}
     738:	0f 91       	pop	r16
     73a:	08 95       	ret

0000073c <veznaEepSetUartSetings>:
{
	uiModbusTimeOutCounter = uiRegHolding[18];
}

void veznaEepSetUartSetings( void *lpObject )
{
     73c:	0f 93       	push	r16
	initRS485( 9600, 8, 1, 0 );
     73e:	60 e8       	ldi	r22, 0x80	; 128
     740:	75 e2       	ldi	r23, 0x25	; 37
     742:	80 e0       	ldi	r24, 0x00	; 0
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	48 e0       	ldi	r20, 0x08	; 8
     748:	21 e0       	ldi	r18, 0x01	; 1
     74a:	00 e0       	ldi	r16, 0x00	; 0
     74c:	0e 94 3b 17 	call	0x2e76	; 0x2e76 <initRS485>
}
     750:	0f 91       	pop	r16
     752:	08 95       	ret

00000754 <main>:
/* ----------------------- Start implementation -----------------------------*/

volatile char lpBit[4];

int main(void)
{
     754:	3f 92       	push	r3
     756:	4f 92       	push	r4
     758:	5f 92       	push	r5
     75a:	6f 92       	push	r6
     75c:	7f 92       	push	r7
     75e:	8f 92       	push	r8
     760:	9f 92       	push	r9
     762:	af 92       	push	r10
     764:	bf 92       	push	r11
     766:	cf 92       	push	r12
     768:	df 92       	push	r13
     76a:	ef 92       	push	r14
     76c:	ff 92       	push	r15
     76e:	0f 93       	push	r16
     770:	1f 93       	push	r17
     772:	df 93       	push	r29
     774:	cf 93       	push	r28
     776:	cd b7       	in	r28, 0x3d	; 61
     778:	de b7       	in	r29, 0x3e	; 62
     77a:	29 97       	sbiw	r28, 0x09	; 9
     77c:	0f b6       	in	r0, 0x3f	; 63
     77e:	f8 94       	cli
     780:	de bf       	out	0x3e, r29	; 62
     782:	0f be       	out	0x3f, r0	; 63
     784:	cd bf       	out	0x3d, r28	; 61
	uint8_t fFirstRun = 1, ucRS485_address, ucRS485_address_old = 0;
	UCHAR ucSlaveID[] = { 0xAA, 0xBB, 0xCC };
     786:	de 01       	movw	r26, r28
     788:	17 96       	adiw	r26, 0x07	; 7
     78a:	e0 e0       	ldi	r30, 0x00	; 0
     78c:	f1 e0       	ldi	r31, 0x01	; 1
     78e:	83 e0       	ldi	r24, 0x03	; 3
     790:	01 90       	ld	r0, Z+
     792:	0d 92       	st	X+, r0
     794:	81 50       	subi	r24, 0x01	; 1
     796:	e1 f7       	brne	.-8      	; 0x790 <main+0x3c>
	eMBErrorCode eStatus;
	uint16_t remote_run = 0, flashTimer = 0;
     798:	1e 82       	std	Y+6, r1	; 0x06
     79a:	1d 82       	std	Y+5, r1	; 0x05

	volatile uint8_t ucTrigOutError = 0, ucTrigOut0Error = 0, ucTrigOut1Error = 0;
     79c:	19 82       	std	Y+1, r1	; 0x01
     79e:	1a 82       	std	Y+2, r1	; 0x02
     7a0:	1b 82       	std	Y+3, r1	; 0x03
	volatile uint8_t ucTrigTimeOutError = 0;
     7a2:	1c 82       	std	Y+4, r1	; 0x04
	while( 0 )
	{
		byteArrToBitArr( lpBit, inPort, 32 );
	}

	initBoard();
     7a4:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <initBoard>
	
	rs485TaskInit();
     7a8:	0e 94 07 16 	call	0x2c0e	; 0x2c0e <rs485TaskInit>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[0] );
     7ac:	87 e3       	ldi	r24, 0x37	; 55
     7ae:	95 e0       	ldi	r25, 0x05	; 5
     7b0:	0e 94 5b 16 	call	0x2cb6	; 0x2cb6 <rs485ChannelDefInit>

	stSlaveChannelWriteCoilsA11.address = 11;
     7b4:	3b e0       	ldi	r19, 0x0B	; 11
     7b6:	43 2e       	mov	r4, r19
     7b8:	40 92 01 06 	sts	0x0601, r4
	stSlaveChannelWriteCoilsA11.coils_address = 11;
     7bc:	40 92 04 06 	sts	0x0604, r4
	stSlaveChannelWriteCoilsA11.lpCoils = (uint8_t*)&inPort[15];
     7c0:	88 e4       	ldi	r24, 0x48	; 72
     7c2:	91 e0       	ldi	r25, 0x01	; 1
     7c4:	90 93 03 06 	sts	0x0603, r25
     7c8:	80 93 02 06 	sts	0x0602, r24

	arrRS485Channel[0].lpObject = (void*)&stSlaveChannelWriteCoilsA11;
     7cc:	60 e0       	ldi	r22, 0x00	; 0
     7ce:	76 e0       	ldi	r23, 0x06	; 6
     7d0:	70 93 38 05 	sts	0x0538, r23
     7d4:	60 93 37 05 	sts	0x0537, r22
	arrRS485Channel[0].ucEnableRequest = 1;
     7d8:	55 24       	eor	r5, r5
     7da:	53 94       	inc	r5
     7dc:	50 92 3b 05 	sts	0x053B, r5
	arrRS485Channel[0].msReadTimeOut = 8;
     7e0:	28 e0       	ldi	r18, 0x08	; 8
     7e2:	62 2e       	mov	r6, r18
     7e4:	71 2c       	mov	r7, r1
     7e6:	70 92 3a 05 	sts	0x053A, r7
     7ea:	60 92 39 05 	sts	0x0539, r6

	arrRS485Channel[0].rs485SendRequestFunc = mbSendRequestForceSingleCoil;
     7ee:	8c e0       	ldi	r24, 0x0C	; 12
     7f0:	94 e1       	ldi	r25, 0x14	; 20
     7f2:	90 93 47 05 	sts	0x0547, r25
     7f6:	80 93 46 05 	sts	0x0546, r24
	arrRS485Channel[0].rs485GetResponseFunc = mbReceiveRequestForceSingleCoil;		
     7fa:	8d ec       	ldi	r24, 0xCD	; 205
     7fc:	92 e1       	ldi	r25, 0x12	; 18
     7fe:	90 93 49 05 	sts	0x0549, r25
     802:	80 93 48 05 	sts	0x0548, r24
	arrRS485Channel[0].rs485SetTimeOutError = rs485SetTimeOutErrorNullFunc;
     806:	83 e8       	ldi	r24, 0x83	; 131
     808:	96 e1       	ldi	r25, 0x16	; 22
     80a:	90 93 3f 05 	sts	0x053F, r25
     80e:	80 93 3e 05 	sts	0x053E, r24
	arrRS485Channel[0].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     812:	97 e6       	ldi	r25, 0x67	; 103
     814:	89 2e       	mov	r8, r25
     816:	91 e0       	ldi	r25, 0x01	; 1
     818:	99 2e       	mov	r9, r25
     81a:	90 92 41 05 	sts	0x0541, r9
     81e:	80 92 40 05 	sts	0x0540, r8

	//rs485AddChannel( &arrRS485Channel[0] );

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[1] );
     822:	8a e4       	ldi	r24, 0x4A	; 74
     824:	95 e0       	ldi	r25, 0x05	; 5
     826:	0e 94 5b 16 	call	0x2cb6	; 0x2cb6 <rs485ChannelDefInit>

	stSlaveChannelReadInputsA3.address = 3;
     82a:	83 e0       	ldi	r24, 0x03	; 3
     82c:	38 2e       	mov	r3, r24
     82e:	30 92 20 05 	sts	0x0520, r3
	stSlaveChannelReadInputsA3.inputs_address = 0;
     832:	10 92 23 05 	sts	0x0523, r1
	stSlaveChannelReadInputsA3.inputs_number = 10;
     836:	0a e0       	ldi	r16, 0x0A	; 10
     838:	c0 2e       	mov	r12, r16
     83a:	d1 2c       	mov	r13, r1
     83c:	d0 92 25 05 	sts	0x0525, r13
     840:	c0 92 24 05 	sts	0x0524, r12
	stSlaveChannelReadInputsA3.lpInputs = (uint8_t*)ucRegDiscBufA3;
     844:	8e ef       	ldi	r24, 0xFE	; 254
     846:	95 e0       	ldi	r25, 0x05	; 5
     848:	90 93 22 05 	sts	0x0522, r25
     84c:	80 93 21 05 	sts	0x0521, r24

	arrRS485Channel[1].lpObject = (void*)&stSlaveChannelReadInputsA3;
     850:	8f e1       	ldi	r24, 0x1F	; 31
     852:	95 e0       	ldi	r25, 0x05	; 5
     854:	90 93 4b 05 	sts	0x054B, r25
     858:	80 93 4a 05 	sts	0x054A, r24
	arrRS485Channel[1].ucEnableRequest = 1;
     85c:	50 92 4e 05 	sts	0x054E, r5
	arrRS485Channel[1].msReadTimeOut = 8;
     860:	70 92 4d 05 	sts	0x054D, r7
     864:	60 92 4c 05 	sts	0x054C, r6

	arrRS485Channel[1].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     868:	1e e3       	ldi	r17, 0x3E	; 62
     86a:	a1 2e       	mov	r10, r17
     86c:	14 e1       	ldi	r17, 0x14	; 20
     86e:	b1 2e       	mov	r11, r17
     870:	b0 92 5a 05 	sts	0x055A, r11
     874:	a0 92 59 05 	sts	0x0559, r10
	arrRS485Channel[1].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     878:	01 e1       	ldi	r16, 0x11	; 17
     87a:	13 e1       	ldi	r17, 0x13	; 19
     87c:	10 93 5c 05 	sts	0x055C, r17
     880:	00 93 5b 05 	sts	0x055B, r16
	arrRS485Channel[1].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     884:	90 92 54 05 	sts	0x0554, r9
     888:	80 92 53 05 	sts	0x0553, r8

	rs485AddChannel( &arrRS485Channel[1] );
     88c:	8a e4       	ldi	r24, 0x4A	; 74
     88e:	95 e0       	ldi	r25, 0x05	; 5
     890:	0e 94 42 16 	call	0x2c84	; 0x2c84 <rs485AddChannel>

	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

	rs485ChannelDefInit( &arrRS485Channel[2] );
     894:	8d e5       	ldi	r24, 0x5D	; 93
     896:	95 e0       	ldi	r25, 0x05	; 5
     898:	0e 94 5b 16 	call	0x2cb6	; 0x2cb6 <rs485ChannelDefInit>

	stSlaveChannelReadInputsA11.address = 11;
     89c:	40 92 28 05 	sts	0x0528, r4
	stSlaveChannelReadInputsA11.inputs_address = 0;
     8a0:	10 92 2b 05 	sts	0x052B, r1
	stSlaveChannelReadInputsA11.inputs_number = 10;
     8a4:	d0 92 2d 05 	sts	0x052D, r13
     8a8:	c0 92 2c 05 	sts	0x052C, r12
	stSlaveChannelReadInputsA11.lpInputs = (uint8_t*)ucRegDiscBufA11;
     8ac:	bd e0       	ldi	r27, 0x0D	; 13
     8ae:	eb 2e       	mov	r14, r27
     8b0:	b6 e0       	ldi	r27, 0x06	; 6
     8b2:	fb 2e       	mov	r15, r27
     8b4:	f0 92 2a 05 	sts	0x052A, r15
     8b8:	e0 92 29 05 	sts	0x0529, r14

	arrRS485Channel[2].lpObject = (void*)&stSlaveChannelReadInputsA11;
     8bc:	87 e2       	ldi	r24, 0x27	; 39
     8be:	95 e0       	ldi	r25, 0x05	; 5
     8c0:	90 93 5e 05 	sts	0x055E, r25
     8c4:	80 93 5d 05 	sts	0x055D, r24
	arrRS485Channel[2].ucEnableRequest = 1;
     8c8:	50 92 61 05 	sts	0x0561, r5
	arrRS485Channel[2].msReadTimeOut = 10;
     8cc:	d0 92 60 05 	sts	0x0560, r13
     8d0:	c0 92 5f 05 	sts	0x055F, r12

	arrRS485Channel[2].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     8d4:	b0 92 6d 05 	sts	0x056D, r11
     8d8:	a0 92 6c 05 	sts	0x056C, r10
	arrRS485Channel[2].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     8dc:	10 93 6f 05 	sts	0x056F, r17
     8e0:	00 93 6e 05 	sts	0x056E, r16
	arrRS485Channel[2].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     8e4:	90 92 67 05 	sts	0x0567, r9
     8e8:	80 92 66 05 	sts	0x0566, r8

	rs485AddChannel( &arrRS485Channel[2] );
     8ec:	8d e5       	ldi	r24, 0x5D	; 93
     8ee:	95 e0       	ldi	r25, 0x05	; 5
     8f0:	0e 94 42 16 	call	0x2c84	; 0x2c84 <rs485AddChannel>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[3] );
     8f4:	80 e7       	ldi	r24, 0x70	; 112
     8f6:	95 e0       	ldi	r25, 0x05	; 5
     8f8:	0e 94 5b 16 	call	0x2cb6	; 0x2cb6 <rs485ChannelDefInit>

	stSlaveChannelWriteCoilsA3.address = 3;
     8fc:	30 92 f8 05 	sts	0x05F8, r3
	stSlaveChannelWriteCoilsA3.coils_address = 0;
     900:	10 92 fb 05 	sts	0x05FB, r1
	stSlaveChannelWriteCoilsA3.coils_number = 12;
     904:	ac e0       	ldi	r26, 0x0C	; 12
     906:	aa 2e       	mov	r10, r26
     908:	b1 2c       	mov	r11, r1
     90a:	b0 92 fd 05 	sts	0x05FD, r11
     90e:	a0 92 fc 05 	sts	0x05FC, r10
	stSlaveChannelWriteCoilsA3.lpCoils = (uint8_t*)ucRegDiscBufA11;
     912:	f0 92 fa 05 	sts	0x05FA, r15
     916:	e0 92 f9 05 	sts	0x05F9, r14

	arrRS485Channel[3].lpObject = (void*)&stSlaveChannelWriteCoilsA3;
     91a:	87 ef       	ldi	r24, 0xF7	; 247
     91c:	95 e0       	ldi	r25, 0x05	; 5
     91e:	90 93 71 05 	sts	0x0571, r25
     922:	80 93 70 05 	sts	0x0570, r24
	arrRS485Channel[3].ucEnableRequest = 1;
     926:	50 92 74 05 	sts	0x0574, r5
	arrRS485Channel[3].msReadTimeOut = 8;
     92a:	70 92 73 05 	sts	0x0573, r7
     92e:	60 92 72 05 	sts	0x0572, r6

	arrRS485Channel[3].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     932:	fa e6       	ldi	r31, 0x6A	; 106
     934:	ef 2e       	mov	r14, r31
     936:	f3 e1       	ldi	r31, 0x13	; 19
     938:	ff 2e       	mov	r15, r31
     93a:	f0 92 80 05 	sts	0x0580, r15
     93e:	e0 92 7f 05 	sts	0x057F, r14
	arrRS485Channel[3].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     942:	06 e6       	ldi	r16, 0x66	; 102
     944:	12 e1       	ldi	r17, 0x12	; 18
     946:	10 93 82 05 	sts	0x0582, r17
     94a:	00 93 81 05 	sts	0x0581, r16
	arrRS485Channel[3].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     94e:	90 92 7a 05 	sts	0x057A, r9
     952:	80 92 79 05 	sts	0x0579, r8

	rs485AddChannel( &arrRS485Channel[3] );
     956:	80 e7       	ldi	r24, 0x70	; 112
     958:	95 e0       	ldi	r25, 0x05	; 5
     95a:	0e 94 42 16 	call	0x2c84	; 0x2c84 <rs485AddChannel>
	
	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
	
	rs485ChannelDefInit( &arrRS485Channel[4] );
     95e:	83 e8       	ldi	r24, 0x83	; 131
     960:	95 e0       	ldi	r25, 0x05	; 5
     962:	0e 94 5b 16 	call	0x2cb6	; 0x2cb6 <rs485ChannelDefInit>

	stSlaveChannelWriteCoilsA11.address = 11;
     966:	40 92 01 06 	sts	0x0601, r4
	stSlaveChannelWriteCoilsA11.coils_address = 0;
     96a:	10 92 04 06 	sts	0x0604, r1
	stSlaveChannelWriteCoilsA11.coils_number = 12;
     96e:	b0 92 06 06 	sts	0x0606, r11
     972:	a0 92 05 06 	sts	0x0605, r10
	stSlaveChannelWriteCoilsA11.lpCoils = (uint8_t*)ucRegDiscBufA3Temp;
     976:	8b e0       	ldi	r24, 0x0B	; 11
     978:	96 e0       	ldi	r25, 0x06	; 6
     97a:	90 93 03 06 	sts	0x0603, r25
     97e:	80 93 02 06 	sts	0x0602, r24

	arrRS485Channel[4].lpObject = (void*)&stSlaveChannelWriteCoilsA11;
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	96 e0       	ldi	r25, 0x06	; 6
     986:	90 93 84 05 	sts	0x0584, r25
     98a:	80 93 83 05 	sts	0x0583, r24
	arrRS485Channel[4].ucEnableRequest = 1;
     98e:	50 92 87 05 	sts	0x0587, r5
	arrRS485Channel[4].msReadTimeOut = 10;
     992:	d0 92 86 05 	sts	0x0586, r13
     996:	c0 92 85 05 	sts	0x0585, r12

	arrRS485Channel[4].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     99a:	f0 92 93 05 	sts	0x0593, r15
     99e:	e0 92 92 05 	sts	0x0592, r14
	arrRS485Channel[4].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     9a2:	10 93 95 05 	sts	0x0595, r17
     9a6:	00 93 94 05 	sts	0x0594, r16
	arrRS485Channel[4].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     9aa:	90 92 8d 05 	sts	0x058D, r9
     9ae:	80 92 8c 05 	sts	0x058C, r8

	rs485AddChannel( &arrRS485Channel[4] );
     9b2:	83 e8       	ldi	r24, 0x83	; 131
     9b4:	95 e0       	ldi	r25, 0x05	; 5
     9b6:	0e 94 42 16 	call	0x2c84	; 0x2c84 <rs485AddChannel>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[5] );
     9ba:	86 e9       	ldi	r24, 0x96	; 150
     9bc:	95 e0       	ldi	r25, 0x05	; 5
     9be:	0e 94 5b 16 	call	0x2cb6	; 0x2cb6 <rs485ChannelDefInit>

	stSlaveChannelPresetRegisterA10.address = 11;
     9c2:	40 92 30 05 	sts	0x0530, r4
	stSlaveChannelPresetRegisterA10.register_address = 15;
     9c6:	8f e0       	ldi	r24, 0x0F	; 15
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	90 93 32 05 	sts	0x0532, r25
     9ce:	80 93 31 05 	sts	0x0531, r24
	stSlaveChannelPresetRegisterA10.lpRegister = &remote_run;
     9d2:	ce 01       	movw	r24, r28
     9d4:	05 96       	adiw	r24, 0x05	; 5
     9d6:	90 93 34 05 	sts	0x0534, r25
     9da:	80 93 33 05 	sts	0x0533, r24
	stSlaveChannelPresetRegisterA10.lpRegisterNew = NULL;
     9de:	10 92 36 05 	sts	0x0536, r1
     9e2:	10 92 35 05 	sts	0x0535, r1

	arrRS485Channel[5].lpObject = (void*)&stSlaveChannelPresetRegisterA10;
     9e6:	8f e2       	ldi	r24, 0x2F	; 47
     9e8:	95 e0       	ldi	r25, 0x05	; 5
     9ea:	90 93 97 05 	sts	0x0597, r25
     9ee:	80 93 96 05 	sts	0x0596, r24
	arrRS485Channel[5].ucEnableRequest = 1;
     9f2:	50 92 9a 05 	sts	0x059A, r5
	arrRS485Channel[5].msReadTimeOut = 8;
     9f6:	70 92 99 05 	sts	0x0599, r7
     9fa:	60 92 98 05 	sts	0x0598, r6

	arrRS485Channel[5].rs485SendRequestFunc = mbSendRequestPresetSingleRegister;
     9fe:	80 ed       	ldi	r24, 0xD0	; 208
     a00:	93 e1       	ldi	r25, 0x13	; 19
     a02:	90 93 a6 05 	sts	0x05A6, r25
     a06:	80 93 a5 05 	sts	0x05A5, r24
	arrRS485Channel[5].rs485GetResponseFunc = mbReceiveRequestPresetSingleRegister;
     a0a:	87 e8       	ldi	r24, 0x87	; 135
     a0c:	92 e1       	ldi	r25, 0x12	; 18
     a0e:	90 93 a8 05 	sts	0x05A8, r25
     a12:	80 93 a7 05 	sts	0x05A7, r24
	arrRS485Channel[5].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     a16:	90 92 a0 05 	sts	0x05A0, r9
     a1a:	80 92 9f 05 	sts	0x059F, r8

	rs485AddChannel( &arrRS485Channel[5] );
     a1e:	86 e9       	ldi	r24, 0x96	; 150
     a20:	95 e0       	ldi	r25, 0x05	; 5
     a22:	0e 94 42 16 	call	0x2c84	; 0x2c84 <rs485AddChannel>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[6] );
     a26:	89 ea       	ldi	r24, 0xA9	; 169
     a28:	95 e0       	ldi	r25, 0x05	; 5
     a2a:	0e 94 5b 16 	call	0x2cb6	; 0x2cb6 <rs485ChannelDefInit>

	rs485AddChannel( &arrRS485Channel[6] );*/

	///////////////////////////////////////////////////////////////////////////

	sei();
     a2e:	78 94       	sei
     a30:	11 e0       	ldi	r17, 0x01	; 1
     a32:	00 e0       	ldi	r16, 0x00	; 0
     a34:	44 24       	eor	r4, r4
     a36:	55 24       	eor	r5, r5
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );

		ucTrigOut0Error |= ( !MCU_DO_DIAG0 && MCU_VCC_FB0 ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     a38:	aa 24       	eor	r10, r10
     a3a:	a3 94       	inc	r10

			eStatus = eMBDisable();

			if( !rs485TaskIsEnable() ) {
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200/2, MB_PAR_EVEN );
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     a3c:	e7 e0       	ldi	r30, 0x07	; 7
     a3e:	8e 2e       	mov	r8, r30
     a40:	91 2c       	mov	r9, r1
     a42:	8c 0e       	add	r8, r28
     a44:	9d 1e       	adc	r9, r29
     a46:	02 c0       	rjmp	.+4      	; 0xa4c <main+0x2f8>

	rs485AddChannel( &arrRS485Channel[6] );*/

	///////////////////////////////////////////////////////////////////////////

	sei();
     a48:	0c 2d       	mov	r16, r12
     a4a:	10 e0       	ldi	r17, 0x00	; 0
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );
     a4c:	89 e3       	ldi	r24, 0x39	; 57
     a4e:	91 e0       	ldi	r25, 0x01	; 1
     a50:	0e 94 af 10 	call	0x215e	; 0x215e <readDigitalInput>

		ucTrigOut0Error |= ( !MCU_DO_DIAG0 && MCU_VCC_FB0 ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     a54:	2a 81       	ldd	r18, Y+2	; 0x02
     a56:	80 91 4f 01 	lds	r24, 0x014F
     a5a:	88 23       	and	r24, r24
     a5c:	19 f0       	breq	.+6      	; 0xa64 <main+0x310>
     a5e:	80 e0       	ldi	r24, 0x00	; 0
     a60:	90 e0       	ldi	r25, 0x00	; 0
     a62:	08 c0       	rjmp	.+16     	; 0xa74 <main+0x320>
     a64:	80 91 4d 01 	lds	r24, 0x014D
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	88 23       	and	r24, r24
     a6c:	09 f4       	brne	.+2      	; 0xa70 <main+0x31c>
     a6e:	91 e0       	ldi	r25, 0x01	; 1
     a70:	9a 25       	eor	r25, r10
     a72:	89 2f       	mov	r24, r25
     a74:	28 2b       	or	r18, r24
     a76:	2a 83       	std	Y+2, r18	; 0x02
		ucTrigOut1Error |= ( !MCU_DO_DIAG1 && MCU_VCC_FB1 ); // !MCU_DO_DIAG1_bm && MCU_VCC_FB1_bm
     a78:	2b 81       	ldd	r18, Y+3	; 0x03
     a7a:	80 91 50 01 	lds	r24, 0x0150
     a7e:	88 23       	and	r24, r24
     a80:	19 f0       	breq	.+6      	; 0xa88 <main+0x334>
     a82:	80 e0       	ldi	r24, 0x00	; 0
     a84:	90 e0       	ldi	r25, 0x00	; 0
     a86:	08 c0       	rjmp	.+16     	; 0xa98 <main+0x344>
     a88:	80 91 4e 01 	lds	r24, 0x014E
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	88 23       	and	r24, r24
     a90:	09 f4       	brne	.+2      	; 0xa94 <main+0x340>
     a92:	91 e0       	ldi	r25, 0x01	; 1
     a94:	9a 25       	eor	r25, r10
     a96:	89 2f       	mov	r24, r25
     a98:	28 2b       	or	r18, r24
     a9a:	2b 83       	std	Y+3, r18	; 0x03
		ucTrigOutError	|= ( ucTrigOut1Error || ucTrigOut0Error );
     a9c:	99 81       	ldd	r25, Y+1	; 0x01
     a9e:	8b 81       	ldd	r24, Y+3	; 0x03
     aa0:	88 23       	and	r24, r24
     aa2:	29 f4       	brne	.+10     	; 0xaae <main+0x35a>
     aa4:	8a 81       	ldd	r24, Y+2	; 0x02
     aa6:	20 e0       	ldi	r18, 0x00	; 0
     aa8:	30 e0       	ldi	r19, 0x00	; 0
     aaa:	88 23       	and	r24, r24
     aac:	11 f0       	breq	.+4      	; 0xab2 <main+0x35e>
     aae:	21 e0       	ldi	r18, 0x01	; 1
     ab0:	30 e0       	ldi	r19, 0x00	; 0
     ab2:	92 2b       	or	r25, r18
     ab4:	99 83       	std	Y+1, r25	; 0x01

		ucTrigTimeOutError |= ucFlagTimeOutOutError;
     ab6:	9c 81       	ldd	r25, Y+4	; 0x04
     ab8:	80 91 a7 01 	lds	r24, 0x01A7
     abc:	89 2b       	or	r24, r25
     abe:	8c 83       	std	Y+4, r24	; 0x04

		inPort[25] = isRun;
     ac0:	80 91 38 01 	lds	r24, 0x0138
     ac4:	80 93 52 01 	sts	0x0152, r24
		inPort[26] = ucTrigOut0Error;
     ac8:	8a 81       	ldd	r24, Y+2	; 0x02
     aca:	80 93 53 01 	sts	0x0153, r24
		inPort[27] = ucTrigOut1Error;
     ace:	8b 81       	ldd	r24, Y+3	; 0x03
     ad0:	80 93 54 01 	sts	0x0154, r24
		inPort[28] = ucTrigTimeOutError;
     ad4:	8c 81       	ldd	r24, Y+4	; 0x04
     ad6:	80 93 55 01 	sts	0x0155, r24
		inPort[29] = ucTrigOutError;
     ada:	89 81       	ldd	r24, Y+1	; 0x01
     adc:	80 93 56 01 	sts	0x0156, r24
		inPort[30] = uiRegHolding[18] ? 1 : 0;
     ae0:	80 91 ce 01 	lds	r24, 0x01CE
     ae4:	90 91 cf 01 	lds	r25, 0x01CF
     ae8:	20 e0       	ldi	r18, 0x00	; 0
     aea:	89 2b       	or	r24, r25
     aec:	09 f0       	breq	.+2      	; 0xaf0 <main+0x39c>
     aee:	21 e0       	ldi	r18, 0x01	; 1
     af0:	20 93 57 01 	sts	0x0157, r18

		//=====================================================================

		ucRS485_address = readAddressSwitch();
     af4:	0e 94 36 11 	call	0x226c	; 0x226c <readAddressSwitch>
     af8:	c8 2e       	mov	r12, r24

		if( fFirstRun || ( ucRS485_address != ucRS485_address_old ) ) {
     afa:	11 23       	and	r17, r17
     afc:	11 f4       	brne	.+4      	; 0xb02 <main+0x3ae>
     afe:	80 17       	cp	r24, r16
     b00:	91 f1       	breq	.+100    	; 0xb66 <main+0x412>
			ucRS485_address_old = ucRS485_address;

			if( !ucRS485_address ) {
     b02:	cc 20       	and	r12, r12
     b04:	19 f4       	brne	.+6      	; 0xb0c <main+0x3b8>
				rs485TaskEnable();
     b06:	0e 94 fd 15 	call	0x2bfa	; 0x2bfa <rs485TaskEnable>
     b0a:	02 c0       	rjmp	.+4      	; 0xb10 <main+0x3bc>
			} else {
				rs485TaskDisable();
     b0c:	0e 94 01 16 	call	0x2c02	; 0x2c02 <rs485TaskDisable>
			}

			eStatus = eMBDisable();
     b10:	0e 94 7c 0f 	call	0x1ef8	; 0x1ef8 <eMBDisable>

			if( !rs485TaskIsEnable() ) {
     b14:	0e 94 04 16 	call	0x2c08	; 0x2c08 <rs485TaskIsEnable>
     b18:	88 23       	and	r24, r24
     b1a:	b9 f4       	brne	.+46     	; 0xb4a <main+0x3f6>
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200/2, MB_PAR_EVEN );
     b1c:	6c 2d       	mov	r22, r12
     b1e:	40 e0       	ldi	r20, 0x00	; 0
     b20:	00 e0       	ldi	r16, 0x00	; 0
     b22:	11 ee       	ldi	r17, 0xE1	; 225
     b24:	20 e0       	ldi	r18, 0x00	; 0
     b26:	30 e0       	ldi	r19, 0x00	; 0
     b28:	72 e0       	ldi	r23, 0x02	; 2
     b2a:	e7 2e       	mov	r14, r23
     b2c:	0e 94 1b 10 	call	0x2036	; 0x2036 <eMBInit>
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     b30:	84 e3       	ldi	r24, 0x34	; 52
     b32:	61 e0       	ldi	r22, 0x01	; 1
     b34:	a4 01       	movw	r20, r8
     b36:	23 e0       	ldi	r18, 0x03	; 3
     b38:	30 e0       	ldi	r19, 0x00	; 0
     b3a:	0e 94 c8 0c 	call	0x1990	; 0x1990 <eMBSetSlaveID>
				eStatus = eMBEnable();
     b3e:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <eMBEnable>
				
				CLR_QOIL_REMOTE_RUN;
     b42:	80 91 44 03 	lds	r24, 0x0344
     b46:	8e 7f       	andi	r24, 0xFE	; 254
     b48:	0c c0       	rjmp	.+24     	; 0xb62 <main+0x40e>
			} else {
				initRS485( 115200, 8, 1, 1 );
     b4a:	60 e0       	ldi	r22, 0x00	; 0
     b4c:	72 ec       	ldi	r23, 0xC2	; 194
     b4e:	81 e0       	ldi	r24, 0x01	; 1
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	48 e0       	ldi	r20, 0x08	; 8
     b54:	21 e0       	ldi	r18, 0x01	; 1
     b56:	01 e0       	ldi	r16, 0x01	; 1
     b58:	0e 94 3b 17 	call	0x2e76	; 0x2e76 <initRS485>

				SET_QOIL_REMOTE_RUN;
     b5c:	80 91 44 03 	lds	r24, 0x0344
     b60:	81 60       	ori	r24, 0x01	; 1
     b62:	80 93 44 03 	sts	0x0344, r24
			}
		}

		//=====================================================================

		if( uc10msTimerEvent ) {
     b66:	80 91 a1 01 	lds	r24, 0x01A1
     b6a:	88 23       	and	r24, r24
     b6c:	81 f0       	breq	.+32     	; 0xb8e <main+0x43a>
			static uint8_t n = 0;

			uc10msTimerEvent = 0;
     b6e:	10 92 a1 01 	sts	0x01A1, r1

			if( ++n == 50 ) {
     b72:	80 91 5a 03 	lds	r24, 0x035A
     b76:	8f 5f       	subi	r24, 0xFF	; 255
     b78:	80 93 5a 03 	sts	0x035A, r24
     b7c:	82 33       	cpi	r24, 0x32	; 50
     b7e:	39 f4       	brne	.+14     	; 0xb8e <main+0x43a>
				ucRegDiscBufA3Temp[0] ^= 1;
     b80:	80 91 0b 06 	lds	r24, 0x060B
     b84:	8a 25       	eor	r24, r10
     b86:	80 93 0b 06 	sts	0x060B, r24
				n = 0;
     b8a:	10 92 5a 03 	sts	0x035A, r1
			}
		}

		if( uc100msTimerEvent ) {
     b8e:	80 91 a2 01 	lds	r24, 0x01A2
     b92:	88 23       	and	r24, r24
     b94:	11 f0       	breq	.+4      	; 0xb9a <main+0x446>
			uc100msTimerEvent = 0;
     b96:	10 92 a2 01 	sts	0x01A2, r1
		}

		if( uc500msTimerEvent ) {
     b9a:	80 91 a3 01 	lds	r24, 0x01A3
     b9e:	90 91 a4 01 	lds	r25, 0x01A4
     ba2:	89 2b       	or	r24, r25
     ba4:	59 f0       	breq	.+22     	; 0xbbc <main+0x468>
			uc500msTimerEvent = 0;
     ba6:	10 92 a4 01 	sts	0x01A4, r1
     baa:	10 92 a3 01 	sts	0x01A3, r1

			flashTimer = !flashTimer;
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	45 28       	or	r4, r5
     bb4:	11 f4       	brne	.+4      	; 0xbba <main+0x466>
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	90 e0       	ldi	r25, 0x00	; 0
     bba:	2c 01       	movw	r4, r24
		}

		if( uc1000msTimerEvent ) {
     bbc:	80 91 a5 01 	lds	r24, 0x01A5
     bc0:	90 91 a6 01 	lds	r25, 0x01A6
     bc4:	89 2b       	or	r24, r25
     bc6:	21 f0       	breq	.+8      	; 0xbd0 <main+0x47c>
			uc1000msTimerEvent = 0;
     bc8:	10 92 a6 01 	sts	0x01A6, r1
     bcc:	10 92 a5 01 	sts	0x01A5, r1
		}

		//=====================================================================

		byteArrToBitArr( (uint8_t*)ucRegDiscBuf, (uint8_t*)inPort, 42 );
     bd0:	8e e4       	ldi	r24, 0x4E	; 78
     bd2:	93 e0       	ldi	r25, 0x03	; 3
     bd4:	69 e3       	ldi	r22, 0x39	; 57
     bd6:	71 e0       	ldi	r23, 0x01	; 1
     bd8:	4a e2       	ldi	r20, 0x2A	; 42
     bda:	50 e0       	ldi	r21, 0x00	; 0
     bdc:	0e 94 d7 02 	call	0x5ae	; 0x5ae <byteArrToBitArr>

		//=====================================================================

		if( !rs485TaskIsEnable() ) {
     be0:	0e 94 04 16 	call	0x2c08	; 0x2c08 <rs485TaskIsEnable>
     be4:	88 23       	and	r24, r24
     be6:	19 f4       	brne	.+6      	; 0xbee <main+0x49a>
			eMBPoll();
     be8:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <eMBPoll>
     bec:	18 c0       	rjmp	.+48     	; 0xc1e <main+0x4ca>
		} else {
			uint8_t temp;

			SET_QOIL_REMOTE_RUN;
     bee:	80 91 44 03 	lds	r24, 0x0344
     bf2:	81 60       	ori	r24, 0x01	; 1
     bf4:	80 93 44 03 	sts	0x0344, r24
			remote_run = isRun;
     bf8:	80 91 38 01 	lds	r24, 0x0138
     bfc:	8d 83       	std	Y+5, r24	; 0x05
     bfe:	1e 82       	std	Y+6, r1	; 0x06

			rs485Task();
     c00:	0e 94 8e 14 	call	0x291c	; 0x291c <rs485Task>

			temp  = ( ~1 & ucRegDiscBufA3[0] );
     c04:	90 91 fe 05 	lds	r25, 0x05FE
			temp |= ( 1 & ucRegDiscBufA3Temp[0] );
     c08:	80 91 0b 06 	lds	r24, 0x060B
     c0c:	81 70       	andi	r24, 0x01	; 1
     c0e:	9e 7f       	andi	r25, 0xFE	; 254
     c10:	89 2b       	or	r24, r25

			ucRegDiscBufA3Temp[0] = temp;
     c12:	80 93 0b 06 	sts	0x060B, r24
			ucRegDiscBufA3Temp[1] = ucRegDiscBufA3[1];
     c16:	80 91 ff 05 	lds	r24, 0x05FF
     c1a:	80 93 0c 06 	sts	0x060C, r24
		}

		//=====================================================================

		if( !MCU_RUN_SWITCH || ucTrigTimeOutError || ( ucAutoStopIfOutError && ucTrigOutError ) ) {
     c1e:	80 91 51 01 	lds	r24, 0x0151
     c22:	88 23       	and	r24, r24
     c24:	31 f0       	breq	.+12     	; 0xc32 <main+0x4de>
     c26:	8c 81       	ldd	r24, Y+4	; 0x04
     c28:	88 23       	and	r24, r24
     c2a:	19 f4       	brne	.+6      	; 0xc32 <main+0x4de>
     c2c:	89 81       	ldd	r24, Y+1	; 0x01
     c2e:	88 23       	and	r24, r24
     c30:	29 f0       	breq	.+10     	; 0xc3c <main+0x4e8>
			CLR_QOIL_REMOTE_RUN;
     c32:	80 91 44 03 	lds	r24, 0x0344
     c36:	8e 7f       	andi	r24, 0xFE	; 254
     c38:	80 93 44 03 	sts	0x0344, r24
		}

		if( !MCU_RUN_SWITCH || !OUT_REMOTE_RUN ) {
     c3c:	80 91 51 01 	lds	r24, 0x0151
     c40:	88 23       	and	r24, r24
     c42:	21 f0       	breq	.+8      	; 0xc4c <main+0x4f8>
     c44:	80 91 69 01 	lds	r24, 0x0169
     c48:	88 23       	and	r24, r24
     c4a:	91 f4       	brne	.+36     	; 0xc70 <main+0x51c>
			if( !OUT_DISABLE_OUTPUT_RESET_IN_RUN || ucTrigOutError || ucTrigTimeOutError ) {
     c4c:	80 91 6b 01 	lds	r24, 0x016B
     c50:	88 23       	and	r24, r24
     c52:	31 f0       	breq	.+12     	; 0xc60 <main+0x50c>
     c54:	89 81       	ldd	r24, Y+1	; 0x01
     c56:	88 23       	and	r24, r24
     c58:	19 f4       	brne	.+6      	; 0xc60 <main+0x50c>
     c5a:	8c 81       	ldd	r24, Y+4	; 0x04
     c5c:	88 23       	and	r24, r24
     c5e:	21 f0       	breq	.+8      	; 0xc68 <main+0x514>
				ucRegCoilsBuf[ 0 ] = 0;
     c60:	10 92 42 03 	sts	0x0342, r1
				ucRegCoilsBuf[ 1 ] = 0;
     c64:	10 92 43 03 	sts	0x0343, r1
			}

			PORTE &= ~MCU_DO_DIS_bm;
     c68:	1d 98       	cbi	0x03, 5	; 3
     c6a:	40 e0       	ldi	r20, 0x00	; 0
     c6c:	50 e0       	ldi	r21, 0x00	; 0
     c6e:	02 c0       	rjmp	.+4      	; 0xc74 <main+0x520>
		} else {
			PORTE |= MCU_DO_DIS_bm;
     c70:	1d 9a       	sbi	0x03, 5	; 3
     c72:	fb cf       	rjmp	.-10     	; 0xc6a <main+0x516>
		//=====================================================================

		n = 0;
		for( i = 0; i < 19; i++ ) {
			n = i / 8;
			outPort[ i ] = 0;
     c74:	da 01       	movw	r26, r20
     c76:	a7 5a       	subi	r26, 0xA7	; 167
     c78:	be 4f       	sbci	r27, 0xFE	; 254
     c7a:	1c 92       	st	X, r1
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
     c7c:	24 2f       	mov	r18, r20
     c7e:	26 95       	lsr	r18
     c80:	26 95       	lsr	r18
     c82:	26 95       	lsr	r18
     c84:	30 e0       	ldi	r19, 0x00	; 0
     c86:	f9 01       	movw	r30, r18
     c88:	ee 5b       	subi	r30, 0xBE	; 190
     c8a:	fc 4f       	sbci	r31, 0xFC	; 252
     c8c:	80 81       	ld	r24, Z
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	63 e0       	ldi	r22, 0x03	; 3
     c92:	22 0f       	add	r18, r18
     c94:	33 1f       	adc	r19, r19
     c96:	6a 95       	dec	r22
     c98:	e1 f7       	brne	.-8      	; 0xc92 <main+0x53e>
     c9a:	ba 01       	movw	r22, r20
     c9c:	62 1b       	sub	r22, r18
     c9e:	73 0b       	sbc	r23, r19
     ca0:	06 2e       	mov	r0, r22
     ca2:	02 c0       	rjmp	.+4      	; 0xca8 <main+0x554>
     ca4:	95 95       	asr	r25
     ca6:	87 95       	ror	r24
     ca8:	0a 94       	dec	r0
     caa:	e2 f7       	brpl	.-8      	; 0xca4 <main+0x550>
     cac:	80 fd       	sbrc	r24, 0
				outPort[i] = 1;
     cae:	ac 92       	st	X, r10
     cb0:	4f 5f       	subi	r20, 0xFF	; 255
     cb2:	5f 4f       	sbci	r21, 0xFF	; 255
		}

		//=====================================================================

		n = 0;
		for( i = 0; i < 19; i++ ) {
     cb4:	43 31       	cpi	r20, 0x13	; 19
     cb6:	51 05       	cpc	r21, r1
     cb8:	e9 f6       	brne	.-70     	; 0xc74 <main+0x520>
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
				outPort[i] = 1;
			}
		}

		isRun = OUT_REMOTE_RUN;
     cba:	80 91 69 01 	lds	r24, 0x0169
     cbe:	80 93 38 01 	sts	0x0138, r24

		writeDigitalOutput( (uint8_t*)outPort );
     cc2:	89 e5       	ldi	r24, 0x59	; 89
     cc4:	91 e0       	ldi	r25, 0x01	; 1
     cc6:	0e 94 05 11 	call	0x220a	; 0x220a <writeDigitalOutput>

		//=====================================================================
		// HMI:
		memcpy( (char*)hmiLed, (char*)inPort, 16 );
     cca:	a9 e7       	ldi	r26, 0x79	; 121
     ccc:	b1 e0       	ldi	r27, 0x01	; 1
     cce:	e9 e3       	ldi	r30, 0x39	; 57
     cd0:	f1 e0       	ldi	r31, 0x01	; 1
     cd2:	80 e1       	ldi	r24, 0x10	; 16
     cd4:	01 90       	ld	r0, Z+
     cd6:	0d 92       	st	X+, r0
     cd8:	81 50       	subi	r24, 0x01	; 1
     cda:	e1 f7       	brne	.-8      	; 0xcd4 <main+0x580>
		memcpy( (char*)&hmiLed[20], (char*)outPort, 16 );
     cdc:	ad e8       	ldi	r26, 0x8D	; 141
     cde:	b1 e0       	ldi	r27, 0x01	; 1
     ce0:	e9 e5       	ldi	r30, 0x59	; 89
     ce2:	f1 e0       	ldi	r31, 0x01	; 1
     ce4:	80 e1       	ldi	r24, 0x10	; 16
     ce6:	01 90       	ld	r0, Z+
     ce8:	0d 92       	st	X+, r0
     cea:	81 50       	subi	r24, 0x01	; 1
     cec:	e1 f7       	brne	.-8      	; 0xce6 <main+0x592>

		hmiLed[16] = !isRun || ( isRun && flashTimer );
     cee:	80 91 38 01 	lds	r24, 0x0138
     cf2:	88 23       	and	r24, r24
     cf4:	61 f0       	breq	.+24     	; 0xd0e <main+0x5ba>
     cf6:	80 91 38 01 	lds	r24, 0x0138
     cfa:	88 23       	and	r24, r24
     cfc:	19 f4       	brne	.+6      	; 0xd04 <main+0x5b0>
     cfe:	80 e0       	ldi	r24, 0x00	; 0
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	07 c0       	rjmp	.+14     	; 0xd12 <main+0x5be>
     d04:	80 e0       	ldi	r24, 0x00	; 0
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	41 14       	cp	r4, r1
     d0a:	51 04       	cpc	r5, r1
     d0c:	11 f0       	breq	.+4      	; 0xd12 <main+0x5be>
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	80 93 89 01 	sts	0x0189, r24
		hmiLed[18] = ucTrigTimeOutError;
     d16:	8c 81       	ldd	r24, Y+4	; 0x04
     d18:	80 93 8b 01 	sts	0x018B, r24
		hmiLed[19] = ( PORTE & MCU_RS485_DE_bm ) ? 1 : 0;
     d1c:	83 b1       	in	r24, 0x03	; 3
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	96 95       	lsr	r25
     d22:	87 95       	ror	r24
     d24:	96 95       	lsr	r25
     d26:	87 95       	ror	r24
     d28:	81 70       	andi	r24, 0x01	; 1
     d2a:	80 93 8c 01 	sts	0x018C, r24
		hmiLed[36] = MCU_VCC_FB0;
     d2e:	80 91 4d 01 	lds	r24, 0x014D
     d32:	80 93 9d 01 	sts	0x019D, r24
		hmiLed[37] = MCU_VCC_FB1;
     d36:	80 91 4e 01 	lds	r24, 0x014E
     d3a:	80 93 9e 01 	sts	0x019E, r24
		hmiLed[38] = ucTrigOut0Error;
     d3e:	8a 81       	ldd	r24, Y+2	; 0x02
     d40:	80 93 9f 01 	sts	0x019F, r24
		hmiLed[39] = ucTrigOut1Error;
     d44:	8b 81       	ldd	r24, Y+3	; 0x03
     d46:	80 93 a0 01 	sts	0x01A0, r24

		writeHmiLed( (uint8_t*)hmiLed );
     d4a:	89 e7       	ldi	r24, 0x79	; 121
     d4c:	91 e0       	ldi	r25, 0x01	; 1
     d4e:	0e 94 69 11 	call	0x22d2	; 0x22d2 <writeHmiLed>
		//=====================================================================

		if(	( !MCU_RUN_SWITCH || OUT_REMOTE_RESET ) //&&
     d52:	80 91 51 01 	lds	r24, 0x0151
     d56:	88 23       	and	r24, r24
     d58:	29 f0       	breq	.+10     	; 0xd64 <main+0x610>
     d5a:	80 91 6a 01 	lds	r24, 0x016A
     d5e:	88 23       	and	r24, r24
     d60:	09 f4       	brne	.+2      	; 0xd64 <main+0x610>
     d62:	72 ce       	rjmp	.-796    	; 0xa48 <main+0x2f4>
			//( ( MCU_VCC_FB1 && MCU_DO_DIAG1 ) && ( MCU_VCC_FB0 && MCU_DO_DIAG0 ) )
		) {
			ucTrigTimeOutError = 0;
     d64:	1c 82       	std	Y+4, r1	; 0x04
			ucTrigOut0Error = 0;
     d66:	1a 82       	std	Y+2, r1	; 0x02
			ucTrigOut1Error = 0;
     d68:	1b 82       	std	Y+3, r1	; 0x03

			ucFlagTimeOutOutError = 0;
     d6a:	10 92 a7 01 	sts	0x01A7, r1
			ucTrigOutError = 0;
     d6e:	19 82       	std	Y+1, r1	; 0x01
     d70:	6b ce       	rjmp	.-810    	; 0xa48 <main+0x2f4>

00000d72 <xMBRTUTimerT35Expired>:
    return xNeedPoll;
}

BOOL
xMBRTUTimerT35Expired( void )
{
     d72:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
     d74:	80 91 5c 03 	lds	r24, 0x035C
     d78:	88 23       	and	r24, r24
     d7a:	21 f0       	breq	.+8      	; 0xd84 <xMBRTUTimerT35Expired+0x12>
     d7c:	82 30       	cpi	r24, 0x02	; 2
     d7e:	21 f0       	breq	.+8      	; 0xd88 <xMBRTUTimerT35Expired+0x16>
     d80:	10 e0       	ldi	r17, 0x00	; 0
     d82:	06 c0       	rjmp	.+12     	; 0xd90 <xMBRTUTimerT35Expired+0x1e>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
     d84:	80 e0       	ldi	r24, 0x00	; 0
     d86:	01 c0       	rjmp	.+2      	; 0xd8a <xMBRTUTimerT35Expired+0x18>
        break;

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
     d88:	81 e0       	ldi	r24, 0x01	; 1
     d8a:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <xMBPortEventPost>
     d8e:	18 2f       	mov	r17, r24
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
     d90:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
     d94:	81 e0       	ldi	r24, 0x01	; 1
     d96:	80 93 5c 03 	sts	0x035C, r24

    return xNeedPoll;
}
     d9a:	81 2f       	mov	r24, r17
     d9c:	1f 91       	pop	r17
     d9e:	08 95       	ret

00000da0 <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
    ENTER_CRITICAL_SECTION(  );
     da0:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
     da2:	80 e0       	ldi	r24, 0x00	; 0
     da4:	60 e0       	ldi	r22, 0x00	; 0
     da6:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
     daa:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
     dae:	78 94       	sei
}
     db0:	08 95       	ret

00000db2 <xMBRTUTransmitFSM>:
    return xTaskNeedSwitch;
}

BOOL
xMBRTUTransmitFSM( void )
{
     db2:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
     db4:	80 91 5b 03 	lds	r24, 0x035B
     db8:	88 23       	and	r24, r24
     dba:	19 f0       	breq	.+6      	; 0xdc2 <xMBRTUTransmitFSM+0x10>
     dbc:	81 30       	cpi	r24, 0x01	; 1
     dbe:	29 f4       	brne	.+10     	; 0xdca <xMBRTUTransmitFSM+0x18>
     dc0:	06 c0       	rjmp	.+12     	; 0xdce <xMBRTUTransmitFSM+0x1c>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	60 e0       	ldi	r22, 0x00	; 0
     dc6:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
     dca:	10 e0       	ldi	r17, 0x00	; 0
     dcc:	2a c0       	rjmp	.+84     	; 0xe22 <xMBRTUTransmitFSM+0x70>
        break;

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
     dce:	80 91 5f 03 	lds	r24, 0x035F
     dd2:	90 91 60 03 	lds	r25, 0x0360
     dd6:	89 2b       	or	r24, r25
     dd8:	d1 f0       	breq	.+52     	; 0xe0e <xMBRTUTransmitFSM+0x5c>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
     dda:	e0 91 5d 03 	lds	r30, 0x035D
     dde:	f0 91 5e 03 	lds	r31, 0x035E
     de2:	80 81       	ld	r24, Z
     de4:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
     de8:	80 91 5d 03 	lds	r24, 0x035D
     dec:	90 91 5e 03 	lds	r25, 0x035E
     df0:	01 96       	adiw	r24, 0x01	; 1
     df2:	90 93 5e 03 	sts	0x035E, r25
     df6:	80 93 5d 03 	sts	0x035D, r24
            usSndBufferCount--;
     dfa:	80 91 5f 03 	lds	r24, 0x035F
     dfe:	90 91 60 03 	lds	r25, 0x0360
     e02:	01 97       	sbiw	r24, 0x01	; 1
     e04:	90 93 60 03 	sts	0x0360, r25
     e08:	80 93 5f 03 	sts	0x035F, r24
     e0c:	de cf       	rjmp	.-68     	; 0xdca <xMBRTUTransmitFSM+0x18>
        }
        else
        {
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
     e0e:	83 e0       	ldi	r24, 0x03	; 3
     e10:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <xMBPortEventPost>
     e14:	18 2f       	mov	r17, r24
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
     e16:	81 e0       	ldi	r24, 0x01	; 1
     e18:	60 e0       	ldi	r22, 0x00	; 0
     e1a:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
     e1e:	10 92 5b 03 	sts	0x035B, r1
        }
        break;
    }

    return xNeedPoll;
}
     e22:	81 2f       	mov	r24, r17
     e24:	1f 91       	pop	r17
     e26:	08 95       	ret

00000e28 <xMBRTUReceiveFSM>:
    return eStatus;
}

BOOL
xMBRTUReceiveFSM( void )
{
     e28:	df 93       	push	r29
     e2a:	cf 93       	push	r28
     e2c:	0f 92       	push	r0
     e2e:	cd b7       	in	r28, 0x3d	; 61
     e30:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
     e32:	ce 01       	movw	r24, r28
     e34:	01 96       	adiw	r24, 0x01	; 1
     e36:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <xMBPortSerialGetByte>

    switch ( eRcvState )
     e3a:	80 91 5c 03 	lds	r24, 0x035C
     e3e:	81 30       	cpi	r24, 0x01	; 1
     e40:	39 f0       	breq	.+14     	; 0xe50 <xMBRTUReceiveFSM+0x28>
     e42:	81 30       	cpi	r24, 0x01	; 1
     e44:	98 f1       	brcs	.+102    	; 0xeac <xMBRTUReceiveFSM+0x84>
     e46:	82 30       	cpi	r24, 0x02	; 2
     e48:	b9 f0       	breq	.+46     	; 0xe78 <xMBRTUReceiveFSM+0x50>
     e4a:	83 30       	cpi	r24, 0x03	; 3
     e4c:	89 f5       	brne	.+98     	; 0xeb0 <xMBRTUReceiveFSM+0x88>
     e4e:	2e c0       	rjmp	.+92     	; 0xeac <xMBRTUReceiveFSM+0x84>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
     e50:	10 92 62 03 	sts	0x0362, r1
     e54:	10 92 61 03 	sts	0x0361, r1
        ucRTUBuf[usRcvBufferPos++] = ucByte;
     e58:	80 91 61 03 	lds	r24, 0x0361
     e5c:	90 91 62 03 	lds	r25, 0x0362
     e60:	29 81       	ldd	r18, Y+1	; 0x01
     e62:	fc 01       	movw	r30, r24
     e64:	e1 5f       	subi	r30, 0xF1	; 241
     e66:	f9 4f       	sbci	r31, 0xF9	; 249
     e68:	20 83       	st	Z, r18
     e6a:	01 96       	adiw	r24, 0x01	; 1
     e6c:	90 93 62 03 	sts	0x0362, r25
     e70:	80 93 61 03 	sts	0x0361, r24
        eRcvState = STATE_RX_RCV;
     e74:	82 e0       	ldi	r24, 0x02	; 2
     e76:	18 c0       	rjmp	.+48     	; 0xea8 <xMBRTUReceiveFSM+0x80>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
     e78:	80 91 61 03 	lds	r24, 0x0361
     e7c:	90 91 62 03 	lds	r25, 0x0362
     e80:	8f 3f       	cpi	r24, 0xFF	; 255
     e82:	91 05       	cpc	r25, r1
     e84:	09 f0       	breq	.+2      	; 0xe88 <xMBRTUReceiveFSM+0x60>
     e86:	78 f4       	brcc	.+30     	; 0xea6 <xMBRTUReceiveFSM+0x7e>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
     e88:	80 91 61 03 	lds	r24, 0x0361
     e8c:	90 91 62 03 	lds	r25, 0x0362
     e90:	29 81       	ldd	r18, Y+1	; 0x01
     e92:	fc 01       	movw	r30, r24
     e94:	e1 5f       	subi	r30, 0xF1	; 241
     e96:	f9 4f       	sbci	r31, 0xF9	; 249
     e98:	20 83       	st	Z, r18
     e9a:	01 96       	adiw	r24, 0x01	; 1
     e9c:	90 93 62 03 	sts	0x0362, r25
     ea0:	80 93 61 03 	sts	0x0361, r24
     ea4:	03 c0       	rjmp	.+6      	; 0xeac <xMBRTUReceiveFSM+0x84>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
     ea6:	83 e0       	ldi	r24, 0x03	; 3
     ea8:	80 93 5c 03 	sts	0x035C, r24
        }
        vMBPortTimersEnable(  );
     eac:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <vMBPortTimersEnable>
        break;
    }
    return xTaskNeedSwitch;
}
     eb0:	80 e0       	ldi	r24, 0x00	; 0
     eb2:	0f 90       	pop	r0
     eb4:	cf 91       	pop	r28
     eb6:	df 91       	pop	r29
     eb8:	08 95       	ret

00000eba <eMBRTUStart>:
}

void
eMBRTUStart( void )
{
    ENTER_CRITICAL_SECTION(  );
     eba:	f8 94       	cli
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
     ebc:	10 92 5c 03 	sts	0x035C, r1
    vMBPortSerialEnable( TRUE, FALSE );
     ec0:	81 e0       	ldi	r24, 0x01	; 1
     ec2:	60 e0       	ldi	r22, 0x00	; 0
     ec4:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
     ec8:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
     ecc:	78 94       	sei
}
     ece:	08 95       	ret

00000ed0 <eMBRTUSend>:
    return eStatus;
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
     ed0:	1f 93       	push	r17
     ed2:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
     ed4:	f8 94       	cli

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
     ed6:	10 91 5c 03 	lds	r17, 0x035C
     eda:	11 30       	cpi	r17, 0x01	; 1
     edc:	11 f0       	breq	.+4      	; 0xee2 <eMBRTUSend+0x12>
     ede:	85 e0       	ldi	r24, 0x05	; 5
     ee0:	41 c0       	rjmp	.+130    	; 0xf64 <eMBRTUSend+0x94>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
     ee2:	fb 01       	movw	r30, r22
     ee4:	31 97       	sbiw	r30, 0x01	; 1
     ee6:	f0 93 5e 03 	sts	0x035E, r31
     eea:	e0 93 5d 03 	sts	0x035D, r30
        usSndBufferCount = 1;
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	90 93 60 03 	sts	0x0360, r25
     ef6:	80 93 5f 03 	sts	0x035F, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
     efa:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
     efc:	80 91 5f 03 	lds	r24, 0x035F
     f00:	90 91 60 03 	lds	r25, 0x0360
     f04:	84 0f       	add	r24, r20
     f06:	95 1f       	adc	r25, r21
     f08:	90 93 60 03 	sts	0x0360, r25
     f0c:	80 93 5f 03 	sts	0x035F, r24

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
     f10:	60 91 5f 03 	lds	r22, 0x035F
     f14:	70 91 60 03 	lds	r23, 0x0360
     f18:	cf 01       	movw	r24, r30
     f1a:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
     f1e:	20 91 5f 03 	lds	r18, 0x035F
     f22:	30 91 60 03 	lds	r19, 0x0360
     f26:	f9 01       	movw	r30, r18
     f28:	e1 5f       	subi	r30, 0xF1	; 241
     f2a:	f9 4f       	sbci	r31, 0xF9	; 249
     f2c:	80 83       	st	Z, r24
     f2e:	2f 5f       	subi	r18, 0xFF	; 255
     f30:	3f 4f       	sbci	r19, 0xFF	; 255
     f32:	30 93 60 03 	sts	0x0360, r19
     f36:	20 93 5f 03 	sts	0x035F, r18
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
     f3a:	20 91 5f 03 	lds	r18, 0x035F
     f3e:	30 91 60 03 	lds	r19, 0x0360
     f42:	f9 01       	movw	r30, r18
     f44:	e1 5f       	subi	r30, 0xF1	; 241
     f46:	f9 4f       	sbci	r31, 0xF9	; 249
     f48:	90 83       	st	Z, r25
     f4a:	2f 5f       	subi	r18, 0xFF	; 255
     f4c:	3f 4f       	sbci	r19, 0xFF	; 255
     f4e:	30 93 60 03 	sts	0x0360, r19
     f52:	20 93 5f 03 	sts	0x035F, r18

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
     f56:	10 93 5b 03 	sts	0x035B, r17
        vMBPortSerialEnable( FALSE, TRUE );
     f5a:	80 e0       	ldi	r24, 0x00	; 0
     f5c:	61 e0       	ldi	r22, 0x01	; 1
     f5e:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
     f62:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
     f64:	78 94       	sei
    return eStatus;
}
     f66:	1f 91       	pop	r17
     f68:	08 95       	ret

00000f6a <eMBRTUReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
     f6a:	ef 92       	push	r14
     f6c:	ff 92       	push	r15
     f6e:	0f 93       	push	r16
     f70:	1f 93       	push	r17
     f72:	cf 93       	push	r28
     f74:	df 93       	push	r29
     f76:	ec 01       	movw	r28, r24
     f78:	7b 01       	movw	r14, r22
     f7a:	8a 01       	movw	r16, r20
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     f7c:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     f7e:	80 91 61 03 	lds	r24, 0x0361
     f82:	90 91 62 03 	lds	r25, 0x0362
     f86:	04 97       	sbiw	r24, 0x04	; 4
     f88:	e0 f0       	brcs	.+56     	; 0xfc2 <eMBRTUReceive+0x58>
     f8a:	60 91 61 03 	lds	r22, 0x0361
     f8e:	70 91 62 03 	lds	r23, 0x0362
     f92:	8f e0       	ldi	r24, 0x0F	; 15
     f94:	96 e0       	ldi	r25, 0x06	; 6
     f96:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <usMBCRC16>
     f9a:	89 2b       	or	r24, r25
     f9c:	91 f4       	brne	.+36     	; 0xfc2 <eMBRTUReceive+0x58>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
     f9e:	80 91 0f 06 	lds	r24, 0x060F
     fa2:	88 83       	st	Y, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
     fa4:	80 91 61 03 	lds	r24, 0x0361
     fa8:	90 91 62 03 	lds	r25, 0x0362
     fac:	03 97       	sbiw	r24, 0x03	; 3
     fae:	f8 01       	movw	r30, r16
     fb0:	91 83       	std	Z+1, r25	; 0x01
     fb2:	80 83       	st	Z, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
     fb4:	80 e1       	ldi	r24, 0x10	; 16
     fb6:	96 e0       	ldi	r25, 0x06	; 6
     fb8:	f7 01       	movw	r30, r14
     fba:	91 83       	std	Z+1, r25	; 0x01
     fbc:	80 83       	st	Z, r24
     fbe:	80 e0       	ldi	r24, 0x00	; 0
     fc0:	01 c0       	rjmp	.+2      	; 0xfc4 <eMBRTUReceive+0x5a>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     fc2:	85 e0       	ldi	r24, 0x05	; 5
    else
    {
        eStatus = MB_EIO;
    }

    EXIT_CRITICAL_SECTION(  );
     fc4:	78 94       	sei
    return eStatus;
}
     fc6:	df 91       	pop	r29
     fc8:	cf 91       	pop	r28
     fca:	1f 91       	pop	r17
     fcc:	0f 91       	pop	r16
     fce:	ff 90       	pop	r15
     fd0:	ef 90       	pop	r14
     fd2:	08 95       	ret

00000fd4 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
     fd4:	cf 92       	push	r12
     fd6:	df 92       	push	r13
     fd8:	ef 92       	push	r14
     fda:	ff 92       	push	r15
     fdc:	0f 93       	push	r16
     fde:	86 2f       	mov	r24, r22
     fe0:	69 01       	movw	r12, r18
     fe2:	7a 01       	movw	r14, r20
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
     fe4:	f8 94       	cli

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
     fe6:	ba 01       	movw	r22, r20
     fe8:	a9 01       	movw	r20, r18
     fea:	28 e0       	ldi	r18, 0x08	; 8
     fec:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <xMBPortSerialInit>
     ff0:	81 30       	cpi	r24, 0x01	; 1
     ff2:	09 f5       	brne	.+66     	; 0x1036 <eMBRTUInit+0x62>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	c8 16       	cp	r12, r24
     ff8:	8b e4       	ldi	r24, 0x4B	; 75
     ffa:	d8 06       	cpc	r13, r24
     ffc:	80 e0       	ldi	r24, 0x00	; 0
     ffe:	e8 06       	cpc	r14, r24
    1000:	80 e0       	ldi	r24, 0x00	; 0
    1002:	f8 06       	cpc	r15, r24
    1004:	28 f0       	brcs	.+10     	; 0x1010 <eMBRTUInit+0x3c>
    1006:	83 e2       	ldi	r24, 0x23	; 35
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	a0 e0       	ldi	r26, 0x00	; 0
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	0d c0       	rjmp	.+26     	; 0x102a <eMBRTUInit+0x56>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
    1010:	cc 0c       	add	r12, r12
    1012:	dd 1c       	adc	r13, r13
    1014:	ee 1c       	adc	r14, r14
    1016:	ff 1c       	adc	r15, r15
    1018:	60 ea       	ldi	r22, 0xA0	; 160
    101a:	7f e7       	ldi	r23, 0x7F	; 127
    101c:	87 e1       	ldi	r24, 0x17	; 23
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	a7 01       	movw	r20, r14
    1022:	96 01       	movw	r18, r12
    1024:	0e 94 28 19 	call	0x3250	; 0x3250 <__udivmodsi4>
    1028:	c9 01       	movw	r24, r18
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
    102a:	0e 94 cf 0e 	call	0x1d9e	; 0x1d9e <xMBPortTimersInit>
    102e:	81 30       	cpi	r24, 0x01	; 1
    1030:	11 f4       	brne	.+4      	; 0x1036 <eMBRTUInit+0x62>
    1032:	80 e0       	ldi	r24, 0x00	; 0
    1034:	01 c0       	rjmp	.+2      	; 0x1038 <eMBRTUInit+0x64>
    1036:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
    1038:	78 94       	sei

    return eStatus;
}
    103a:	0f 91       	pop	r16
    103c:	ff 90       	pop	r15
    103e:	ef 90       	pop	r14
    1040:	df 90       	pop	r13
    1042:	cf 90       	pop	r12
    1044:	08 95       	ret

00001046 <eMBASCIIReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBASCIIReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    1046:	cf 93       	push	r28
    1048:	df 93       	push	r29
    104a:	dc 01       	movw	r26, r24
    104c:	ea 01       	movw	r28, r20
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
    104e:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    1050:	80 91 65 03 	lds	r24, 0x0365
    1054:	90 91 66 03 	lds	r25, 0x0366
    1058:	03 97       	sbiw	r24, 0x03	; 3
    105a:	38 f1       	brcs	.+78     	; 0x10aa <eMBASCIIReceive+0x64>
    105c:	40 91 65 03 	lds	r20, 0x0365
    1060:	50 91 66 03 	lds	r21, 0x0366
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	20 e0       	ldi	r18, 0x00	; 0
    1068:	30 e0       	ldi	r19, 0x00	; 0
    106a:	07 c0       	rjmp	.+14     	; 0x107a <eMBASCIIReceive+0x34>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    106c:	f9 01       	movw	r30, r18
    106e:	e2 5f       	subi	r30, 0xF2	; 242
    1070:	f9 4f       	sbci	r31, 0xF9	; 249
    1072:	80 81       	ld	r24, Z
    1074:	98 0f       	add	r25, r24
    1076:	41 50       	subi	r20, 0x01	; 1
    1078:	50 40       	sbci	r21, 0x00	; 0
    107a:	2f 5f       	subi	r18, 0xFF	; 255
    107c:	3f 4f       	sbci	r19, 0xFF	; 255
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    107e:	41 15       	cp	r20, r1
    1080:	51 05       	cpc	r21, r1
    1082:	a1 f7       	brne	.-24     	; 0x106c <eMBASCIIReceive+0x26>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    1084:	99 23       	and	r25, r25
    1086:	89 f4       	brne	.+34     	; 0x10aa <eMBASCIIReceive+0x64>
        && ( prvucMBLRC( ( UCHAR * ) ucASCIIBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucASCIIBuf[MB_SER_PDU_ADDR_OFF];
    1088:	80 91 0f 06 	lds	r24, 0x060F
    108c:	8c 93       	st	X, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_LRC );
    108e:	80 91 65 03 	lds	r24, 0x0365
    1092:	90 91 66 03 	lds	r25, 0x0366
    1096:	02 97       	sbiw	r24, 0x02	; 2
    1098:	99 83       	std	Y+1, r25	; 0x01
    109a:	88 83       	st	Y, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
    109c:	80 e1       	ldi	r24, 0x10	; 16
    109e:	96 e0       	ldi	r25, 0x06	; 6
    10a0:	fb 01       	movw	r30, r22
    10a2:	91 83       	std	Z+1, r25	; 0x01
    10a4:	80 83       	st	Z, r24
    10a6:	80 e0       	ldi	r24, 0x00	; 0
    10a8:	01 c0       	rjmp	.+2      	; 0x10ac <eMBASCIIReceive+0x66>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    10aa:	85 e0       	ldi	r24, 0x05	; 5
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
    10ac:	78 94       	sei
    return eStatus;
}
    10ae:	df 91       	pop	r29
    10b0:	cf 91       	pop	r28
    10b2:	08 95       	ret

000010b4 <xMBASCIITimerT1SExpired>:
}

BOOL
xMBASCIITimerT1SExpired( void )
{
    switch ( eRcvState )
    10b4:	80 91 64 03 	lds	r24, 0x0364
    10b8:	81 50       	subi	r24, 0x01	; 1
    10ba:	82 30       	cpi	r24, 0x02	; 2
    10bc:	10 f4       	brcc	.+4      	; 0x10c2 <xMBASCIITimerT1SExpired+0xe>
        /* If we have a timeout we go back to the idle state and wait for
         * the next frame.
         */
    case STATE_RX_RCV:
    case STATE_RX_WAIT_EOF:
        eRcvState = STATE_RX_IDLE;
    10be:	10 92 64 03 	sts	0x0364, r1

    default:
        assert( ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_WAIT_EOF ) );
        break;
    }
    vMBPortTimersDisable(  );
    10c2:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <vMBPortTimersDisable>

    /* no context switch required. */
    return FALSE;
}
    10c6:	80 e0       	ldi	r24, 0x00	; 0
    10c8:	08 95       	ret

000010ca <xMBASCIITransmitFSM>:
    return xNeedPoll;
}

BOOL
xMBASCIITransmitFSM( void )
{
    10ca:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;
    UCHAR           ucByte;

    assert( eRcvState == STATE_RX_IDLE );
    switch ( eSndState )
    10cc:	80 91 63 03 	lds	r24, 0x0363
    10d0:	82 30       	cpi	r24, 0x02	; 2
    10d2:	c9 f0       	breq	.+50     	; 0x1106 <__stack+0x7>
    10d4:	83 30       	cpi	r24, 0x03	; 3
    10d6:	38 f4       	brcc	.+14     	; 0x10e6 <xMBASCIITransmitFSM+0x1c>
    10d8:	88 23       	and	r24, r24
    10da:	09 f4       	brne	.+2      	; 0x10de <xMBASCIITransmitFSM+0x14>
    10dc:	81 c0       	rjmp	.+258    	; 0x11e0 <__stack+0xe1>
    10de:	81 30       	cpi	r24, 0x01	; 1
    10e0:	09 f0       	breq	.+2      	; 0x10e4 <xMBASCIITransmitFSM+0x1a>
    10e2:	82 c0       	rjmp	.+260    	; 0x11e8 <__stack+0xe9>
    10e4:	07 c0       	rjmp	.+14     	; 0x10f4 <xMBASCIITransmitFSM+0x2a>
    10e6:	83 30       	cpi	r24, 0x03	; 3
    10e8:	09 f4       	brne	.+2      	; 0x10ec <xMBASCIITransmitFSM+0x22>
    10ea:	65 c0       	rjmp	.+202    	; 0x11b6 <__stack+0xb7>
    10ec:	84 30       	cpi	r24, 0x04	; 4
    10ee:	09 f0       	breq	.+2      	; 0x10f2 <xMBASCIITransmitFSM+0x28>
    10f0:	7b c0       	rjmp	.+246    	; 0x11e8 <__stack+0xe9>
    10f2:	69 c0       	rjmp	.+210    	; 0x11c6 <__stack+0xc7>
    {
        /* Start of transmission. The start of a frame is defined by sending
         * the character ':'. */
    case STATE_TX_START:
        ucByte = ':';
        xMBPortSerialPutByte( ( CHAR )ucByte );
    10f4:	8a e3       	ldi	r24, 0x3A	; 58
    10f6:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <xMBPortSerialPutByte>
        eSndState = STATE_TX_DATA;
    10fa:	82 e0       	ldi	r24, 0x02	; 2
    10fc:	80 93 63 03 	sts	0x0363, r24
        eBytePos = BYTE_HIGH_NIBBLE;
    1100:	10 92 67 03 	sts	0x0367, r1
    1104:	71 c0       	rjmp	.+226    	; 0x11e8 <__stack+0xe9>
        /* Send the data block. Each data byte is encoded as a character hex
         * stream with the high nibble sent first and the low nibble sent
         * last. If all data bytes are exhausted we send a '\r' character
         * to end the transmission. */
    case STATE_TX_DATA:
        if( usSndBufferCount > 0 )
    1106:	80 91 6a 03 	lds	r24, 0x036A
    110a:	90 91 6b 03 	lds	r25, 0x036B
    110e:	89 2b       	or	r24, r25
    1110:	09 f4       	brne	.+2      	; 0x1114 <__stack+0x15>
    1112:	4c c0       	rjmp	.+152    	; 0x11ac <__stack+0xad>
        {
            switch ( eBytePos )
    1114:	80 91 67 03 	lds	r24, 0x0367
    1118:	88 23       	and	r24, r24
    111a:	21 f0       	breq	.+8      	; 0x1124 <__stack+0x25>
    111c:	81 30       	cpi	r24, 0x01	; 1
    111e:	09 f0       	breq	.+2      	; 0x1122 <__stack+0x23>
    1120:	63 c0       	rjmp	.+198    	; 0x11e8 <__stack+0xe9>
    1122:	1a c0       	rjmp	.+52     	; 0x1158 <__stack+0x59>
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
    1124:	e0 91 68 03 	lds	r30, 0x0368
    1128:	f0 91 69 03 	lds	r31, 0x0369
    112c:	e0 81       	ld	r30, Z
    112e:	e2 95       	swap	r30
    1130:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    1132:	ea 30       	cpi	r30, 0x0A	; 10
    1134:	18 f4       	brcc	.+6      	; 0x113c <__stack+0x3d>
    {
        return ( UCHAR )( '0' + ucByte );
    1136:	8e 2f       	mov	r24, r30
    1138:	80 5d       	subi	r24, 0xD0	; 208
    113a:	08 c0       	rjmp	.+16     	; 0x114c <__stack+0x4d>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    113c:	8e 2f       	mov	r24, r30
    113e:	8a 50       	subi	r24, 0x0A	; 10
    1140:	86 30       	cpi	r24, 0x06	; 6
    1142:	10 f0       	brcs	.+4      	; 0x1148 <__stack+0x49>
    1144:	80 e3       	ldi	r24, 0x30	; 48
    1146:	02 c0       	rjmp	.+4      	; 0x114c <__stack+0x4d>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    1148:	8e 2f       	mov	r24, r30
    114a:	89 5c       	subi	r24, 0xC9	; 201
        {
            switch ( eBytePos )
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
                xMBPortSerialPutByte( ( CHAR ) ucByte );
    114c:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <xMBPortSerialPutByte>
                eBytePos = BYTE_LOW_NIBBLE;
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	80 93 67 03 	sts	0x0367, r24
    1156:	48 c0       	rjmp	.+144    	; 0x11e8 <__stack+0xe9>
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
    1158:	e0 91 68 03 	lds	r30, 0x0368
    115c:	f0 91 69 03 	lds	r31, 0x0369
    1160:	e0 81       	ld	r30, Z
    1162:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    1164:	ea 30       	cpi	r30, 0x0A	; 10
    1166:	18 f4       	brcc	.+6      	; 0x116e <__stack+0x6f>
    {
        return ( UCHAR )( '0' + ucByte );
    1168:	8e 2f       	mov	r24, r30
    116a:	80 5d       	subi	r24, 0xD0	; 208
    116c:	08 c0       	rjmp	.+16     	; 0x117e <__stack+0x7f>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    116e:	8e 2f       	mov	r24, r30
    1170:	8a 50       	subi	r24, 0x0A	; 10
    1172:	86 30       	cpi	r24, 0x06	; 6
    1174:	10 f0       	brcs	.+4      	; 0x117a <__stack+0x7b>
    1176:	80 e3       	ldi	r24, 0x30	; 48
    1178:	02 c0       	rjmp	.+4      	; 0x117e <__stack+0x7f>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    117a:	8e 2f       	mov	r24, r30
    117c:	89 5c       	subi	r24, 0xC9	; 201
                eBytePos = BYTE_LOW_NIBBLE;
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
                xMBPortSerialPutByte( ( CHAR )ucByte );
    117e:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <xMBPortSerialPutByte>
                pucSndBufferCur++;
    1182:	80 91 68 03 	lds	r24, 0x0368
    1186:	90 91 69 03 	lds	r25, 0x0369
    118a:	01 96       	adiw	r24, 0x01	; 1
    118c:	90 93 69 03 	sts	0x0369, r25
    1190:	80 93 68 03 	sts	0x0368, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    1194:	10 92 67 03 	sts	0x0367, r1
                usSndBufferCount--;
    1198:	80 91 6a 03 	lds	r24, 0x036A
    119c:	90 91 6b 03 	lds	r25, 0x036B
    11a0:	01 97       	sbiw	r24, 0x01	; 1
    11a2:	90 93 6b 03 	sts	0x036B, r25
    11a6:	80 93 6a 03 	sts	0x036A, r24
    11aa:	1e c0       	rjmp	.+60     	; 0x11e8 <__stack+0xe9>
                break;
            }
        }
        else
        {
            xMBPortSerialPutByte( MB_ASCII_DEFAULT_CR );
    11ac:	8d e0       	ldi	r24, 0x0D	; 13
    11ae:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <xMBPortSerialPutByte>
            eSndState = STATE_TX_END;
    11b2:	83 e0       	ldi	r24, 0x03	; 3
    11b4:	05 c0       	rjmp	.+10     	; 0x11c0 <__stack+0xc1>
        }
        break;

        /* Finish the frame by sending a LF character. */
    case STATE_TX_END:
        xMBPortSerialPutByte( ( CHAR )ucMBLFCharacter );
    11b6:	80 91 6c 03 	lds	r24, 0x036C
    11ba:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <xMBPortSerialPutByte>
        /* We need another state to make sure that the CR character has
         * been sent. */
        eSndState = STATE_TX_NOTIFY;
    11be:	84 e0       	ldi	r24, 0x04	; 4
    11c0:	80 93 63 03 	sts	0x0363, r24
    11c4:	11 c0       	rjmp	.+34     	; 0x11e8 <__stack+0xe9>
        break;

        /* Notify the task which called eMBASCIISend that the frame has
         * been sent. */
    case STATE_TX_NOTIFY:
        eSndState = STATE_TX_IDLE;
    11c6:	10 92 63 03 	sts	0x0363, r1
        xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    11ca:	83 e0       	ldi	r24, 0x03	; 3
    11cc:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <xMBPortEventPost>
    11d0:	18 2f       	mov	r17, r24

        /* Disable transmitter. This prevents another transmit buffer
         * empty interrupt. */
        vMBPortSerialEnable( TRUE, FALSE );
    11d2:	81 e0       	ldi	r24, 0x01	; 1
    11d4:	60 e0       	ldi	r22, 0x00	; 0
    11d6:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
        eSndState = STATE_TX_IDLE;
    11da:	10 92 63 03 	sts	0x0363, r1
    11de:	05 c0       	rjmp	.+10     	; 0x11ea <__stack+0xeb>

        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	60 e0       	ldi	r22, 0x00	; 0
    11e4:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
    11e8:	10 e0       	ldi	r17, 0x00	; 0
        break;
    }

    return xNeedPoll;
}
    11ea:	81 2f       	mov	r24, r17
    11ec:	1f 91       	pop	r17
    11ee:	08 95       	ret

000011f0 <eMBASCIISend>:
    return eStatus;
}

eMBErrorCode
eMBASCIISend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    11f0:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    UCHAR           usLRC;

    ENTER_CRITICAL_SECTION(  );
    11f2:	f8 94       	cli
    /* Check if the receiver is still in idle state. If not we where too
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    11f4:	80 91 64 03 	lds	r24, 0x0364
    11f8:	88 23       	and	r24, r24
    11fa:	11 f0       	breq	.+4      	; 0x1200 <eMBASCIISend+0x10>
    11fc:	85 e0       	ldi	r24, 0x05	; 5
    11fe:	3a c0       	rjmp	.+116    	; 0x1274 <eMBASCIISend+0x84>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
    1200:	fb 01       	movw	r30, r22
    1202:	31 97       	sbiw	r30, 0x01	; 1
    1204:	f0 93 69 03 	sts	0x0369, r31
    1208:	e0 93 68 03 	sts	0x0368, r30
        usSndBufferCount = 1;
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	90 e0       	ldi	r25, 0x00	; 0
    1210:	90 93 6b 03 	sts	0x036B, r25
    1214:	80 93 6a 03 	sts	0x036A, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
    1218:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
    121a:	80 91 6a 03 	lds	r24, 0x036A
    121e:	90 91 6b 03 	lds	r25, 0x036B
    1222:	84 0f       	add	r24, r20
    1224:	95 1f       	adc	r25, r21
    1226:	90 93 6b 03 	sts	0x036B, r25
    122a:	80 93 6a 03 	sts	0x036A, r24

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
    122e:	20 91 6a 03 	lds	r18, 0x036A
    1232:	30 91 6b 03 	lds	r19, 0x036B
    1236:	40 e0       	ldi	r20, 0x00	; 0
    1238:	04 c0       	rjmp	.+8      	; 0x1242 <eMBASCIISend+0x52>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    123a:	81 91       	ld	r24, Z+
    123c:	48 0f       	add	r20, r24
    123e:	21 50       	subi	r18, 0x01	; 1
    1240:	30 40       	sbci	r19, 0x00	; 0
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    1242:	21 15       	cp	r18, r1
    1244:	31 05       	cpc	r19, r1
    1246:	c9 f7       	brne	.-14     	; 0x123a <eMBASCIISend+0x4a>
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    }

    /* Return twos complement */
    ucLRC = ( UCHAR ) ( -( ( CHAR ) ucLRC ) );
    1248:	41 95       	neg	r20
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
        usSndBufferCount += usLength;

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
        ucASCIIBuf[usSndBufferCount++] = usLRC;
    124a:	80 91 6a 03 	lds	r24, 0x036A
    124e:	90 91 6b 03 	lds	r25, 0x036B
    1252:	fc 01       	movw	r30, r24
    1254:	e1 5f       	subi	r30, 0xF1	; 241
    1256:	f9 4f       	sbci	r31, 0xF9	; 249
    1258:	40 83       	st	Z, r20
    125a:	01 96       	adiw	r24, 0x01	; 1
    125c:	90 93 6b 03 	sts	0x036B, r25
    1260:	80 93 6a 03 	sts	0x036A, r24

        /* Activate the transmitter. */
        eSndState = STATE_TX_START;
    1264:	81 e0       	ldi	r24, 0x01	; 1
    1266:	80 93 63 03 	sts	0x0363, r24
        vMBPortSerialEnable( FALSE, TRUE );
    126a:	80 e0       	ldi	r24, 0x00	; 0
    126c:	61 e0       	ldi	r22, 0x01	; 1
    126e:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
    1272:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
    1274:	78 94       	sei
    return eStatus;
}
    1276:	08 95       	ret

00001278 <eMBASCIIStop>:
}

void
eMBASCIIStop( void )
{
    ENTER_CRITICAL_SECTION(  );
    1278:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
    127a:	80 e0       	ldi	r24, 0x00	; 0
    127c:	60 e0       	ldi	r22, 0x00	; 0
    127e:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
    1282:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
    1286:	78 94       	sei
}
    1288:	08 95       	ret

0000128a <eMBASCIIStart>:
}

void
eMBASCIIStart( void )
{
    ENTER_CRITICAL_SECTION(  );
    128a:	f8 94       	cli
    vMBPortSerialEnable( TRUE, FALSE );
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	60 e0       	ldi	r22, 0x00	; 0
    1290:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>
    eRcvState = STATE_RX_IDLE;
    1294:	10 92 64 03 	sts	0x0364, r1
    EXIT_CRITICAL_SECTION(  );
    1298:	78 94       	sei

    /* No special startup required for ASCII. */
    ( void )xMBPortEventPost( EV_READY );
    129a:	80 e0       	ldi	r24, 0x00	; 0
    129c:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <xMBPortEventPost>
}
    12a0:	08 95       	ret

000012a2 <xMBASCIIReceiveFSM>:
    return eStatus;
}

BOOL
xMBASCIIReceiveFSM( void )
{
    12a2:	df 93       	push	r29
    12a4:	cf 93       	push	r28
    12a6:	0f 92       	push	r0
    12a8:	cd b7       	in	r28, 0x3d	; 61
    12aa:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;
    UCHAR           ucResult;

    assert( eSndState == STATE_TX_IDLE );

    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
    12ac:	ce 01       	movw	r24, r28
    12ae:	01 96       	adiw	r24, 0x01	; 1
    12b0:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <xMBPortSerialGetByte>
    switch ( eRcvState )
    12b4:	80 91 64 03 	lds	r24, 0x0364
    12b8:	81 30       	cpi	r24, 0x01	; 1
    12ba:	39 f0       	breq	.+14     	; 0x12ca <xMBASCIIReceiveFSM+0x28>
    12bc:	81 30       	cpi	r24, 0x01	; 1
    12be:	08 f4       	brcc	.+2      	; 0x12c2 <xMBASCIIReceiveFSM+0x20>
    12c0:	75 c0       	rjmp	.+234    	; 0x13ac <xMBASCIIReceiveFSM+0x10a>
    12c2:	82 30       	cpi	r24, 0x02	; 2
    12c4:	09 f0       	breq	.+2      	; 0x12c8 <xMBASCIIReceiveFSM+0x26>
    12c6:	80 c0       	rjmp	.+256    	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
    12c8:	53 c0       	rjmp	.+166    	; 0x1370 <xMBASCIIReceiveFSM+0xce>
         * block. Other characters are part of the data block and their
         * ASCII value is converted back to a binary representation.
         */
    case STATE_RX_RCV:
        /* Enable timer for character timeout. */
        vMBPortTimersEnable(  );
    12ca:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <vMBPortTimersEnable>
        if( ucByte == ':' )
    12ce:	99 81       	ldd	r25, Y+1	; 0x01
    12d0:	9a 33       	cpi	r25, 0x3A	; 58
    12d2:	39 f4       	brne	.+14     	; 0x12e2 <xMBASCIIReceiveFSM+0x40>
        {
            /* Empty receive buffer. */
            eBytePos = BYTE_HIGH_NIBBLE;
    12d4:	10 92 67 03 	sts	0x0367, r1
            usRcvBufferPos = 0;
    12d8:	10 92 66 03 	sts	0x0366, r1
    12dc:	10 92 65 03 	sts	0x0365, r1
    12e0:	73 c0       	rjmp	.+230    	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
        }
        else if( ucByte == MB_ASCII_DEFAULT_CR )
    12e2:	9d 30       	cpi	r25, 0x0D	; 13
    12e4:	11 f4       	brne	.+4      	; 0x12ea <xMBASCIIReceiveFSM+0x48>
        {
            eRcvState = STATE_RX_WAIT_EOF;
    12e6:	82 e0       	ldi	r24, 0x02	; 2
    12e8:	6d c0       	rjmp	.+218    	; 0x13c4 <xMBASCIIReceiveFSM+0x122>


static          UCHAR
prvucMBCHAR2BIN( UCHAR ucCharacter )
{
    if( ( ucCharacter >= '0' ) && ( ucCharacter <= '9' ) )
    12ea:	29 2f       	mov	r18, r25
    12ec:	20 53       	subi	r18, 0x30	; 48
    12ee:	2a 30       	cpi	r18, 0x0A	; 10
    12f0:	40 f0       	brcs	.+16     	; 0x1302 <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - '0' );
    }
    else if( ( ucCharacter >= 'A' ) && ( ucCharacter <= 'F' ) )
    12f2:	89 2f       	mov	r24, r25
    12f4:	81 54       	subi	r24, 0x41	; 65
    12f6:	86 30       	cpi	r24, 0x06	; 6
    12f8:	10 f0       	brcs	.+4      	; 0x12fe <xMBASCIIReceiveFSM+0x5c>
    12fa:	2f ef       	ldi	r18, 0xFF	; 255
    12fc:	02 c0       	rjmp	.+4      	; 0x1302 <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
    12fe:	29 2f       	mov	r18, r25
    1300:	27 53       	subi	r18, 0x37	; 55
            eRcvState = STATE_RX_WAIT_EOF;
        }
        else
        {
            ucResult = prvucMBCHAR2BIN( ucByte );
            switch ( eBytePos )
    1302:	80 91 67 03 	lds	r24, 0x0367
    1306:	88 23       	and	r24, r24
    1308:	21 f0       	breq	.+8      	; 0x1312 <xMBASCIIReceiveFSM+0x70>
    130a:	81 30       	cpi	r24, 0x01	; 1
    130c:	09 f0       	breq	.+2      	; 0x1310 <xMBASCIIReceiveFSM+0x6e>
    130e:	5c c0       	rjmp	.+184    	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
    1310:	1a c0       	rjmp	.+52     	; 0x1346 <xMBASCIIReceiveFSM+0xa4>
            {
                /* High nibble of the byte comes first. We check for
                 * a buffer overflow here. */
            case BYTE_HIGH_NIBBLE:
                if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
    1312:	80 91 65 03 	lds	r24, 0x0365
    1316:	90 91 66 03 	lds	r25, 0x0366
    131a:	8f 3f       	cpi	r24, 0xFF	; 255
    131c:	91 05       	cpc	r25, r1
    131e:	09 f0       	breq	.+2      	; 0x1322 <xMBASCIIReceiveFSM+0x80>
    1320:	68 f4       	brcc	.+26     	; 0x133c <xMBASCIIReceiveFSM+0x9a>
                {
                    ucASCIIBuf[usRcvBufferPos] = ( UCHAR )( ucResult << 4 );
    1322:	e0 91 65 03 	lds	r30, 0x0365
    1326:	f0 91 66 03 	lds	r31, 0x0366
    132a:	e1 5f       	subi	r30, 0xF1	; 241
    132c:	f9 4f       	sbci	r31, 0xF9	; 249
    132e:	22 95       	swap	r18
    1330:	20 7f       	andi	r18, 0xF0	; 240
    1332:	20 83       	st	Z, r18
                    eBytePos = BYTE_LOW_NIBBLE;
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	80 93 67 03 	sts	0x0367, r24
    133a:	46 c0       	rjmp	.+140    	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
                }
                else
                {
                    /* not handled in Modbus specification but seems
                     * a resonable implementation. */
                    eRcvState = STATE_RX_IDLE;
    133c:	10 92 64 03 	sts	0x0364, r1
                    /* Disable previously activated timer because of error state. */
                    vMBPortTimersDisable(  );
    1340:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <vMBPortTimersDisable>
    1344:	41 c0       	rjmp	.+130    	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
                }
                break;

            case BYTE_LOW_NIBBLE:
                ucASCIIBuf[usRcvBufferPos] |= ucResult;
    1346:	e0 91 65 03 	lds	r30, 0x0365
    134a:	f0 91 66 03 	lds	r31, 0x0366
    134e:	e1 5f       	subi	r30, 0xF1	; 241
    1350:	f9 4f       	sbci	r31, 0xF9	; 249
    1352:	80 81       	ld	r24, Z
    1354:	28 2b       	or	r18, r24
    1356:	20 83       	st	Z, r18
                usRcvBufferPos++;
    1358:	80 91 65 03 	lds	r24, 0x0365
    135c:	90 91 66 03 	lds	r25, 0x0366
    1360:	01 96       	adiw	r24, 0x01	; 1
    1362:	90 93 66 03 	sts	0x0366, r25
    1366:	80 93 65 03 	sts	0x0365, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    136a:	10 92 67 03 	sts	0x0367, r1
    136e:	2c c0       	rjmp	.+88     	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
            }
        }
        break;

    case STATE_RX_WAIT_EOF:
        if( ucByte == ucMBLFCharacter )
    1370:	99 81       	ldd	r25, Y+1	; 0x01
    1372:	80 91 6c 03 	lds	r24, 0x036C
    1376:	98 17       	cp	r25, r24
    1378:	41 f4       	brne	.+16     	; 0x138a <xMBASCIIReceiveFSM+0xe8>
        {
            /* Disable character timeout timer because all characters are
             * received. */
            vMBPortTimersDisable(  );
    137a:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <vMBPortTimersDisable>
            /* Receiver is again in idle state. */
            eRcvState = STATE_RX_IDLE;
    137e:	10 92 64 03 	sts	0x0364, r1

            /* Notify the caller of eMBASCIIReceive that a new frame
             * was received. */
            xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <xMBPortEventPost>
    1388:	20 c0       	rjmp	.+64     	; 0x13ca <xMBASCIIReceiveFSM+0x128>
        }
        else if( ucByte == ':' )
    138a:	9a 33       	cpi	r25, 0x3A	; 58
    138c:	61 f4       	brne	.+24     	; 0x13a6 <xMBASCIIReceiveFSM+0x104>
        {
            /* Empty receive buffer and back to receive state. */
            eBytePos = BYTE_HIGH_NIBBLE;
    138e:	10 92 67 03 	sts	0x0367, r1
            usRcvBufferPos = 0;
    1392:	10 92 66 03 	sts	0x0366, r1
    1396:	10 92 65 03 	sts	0x0365, r1
            eRcvState = STATE_RX_RCV;
    139a:	81 e0       	ldi	r24, 0x01	; 1
    139c:	80 93 64 03 	sts	0x0364, r24

            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    13a0:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <vMBPortTimersEnable>
    13a4:	11 c0       	rjmp	.+34     	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
        }
        else
        {
            /* Frame is not okay. Delete entire frame. */
            eRcvState = STATE_RX_IDLE;
    13a6:	10 92 64 03 	sts	0x0364, r1
    13aa:	0e c0       	rjmp	.+28     	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
        }
        break;

    case STATE_RX_IDLE:
        if( ucByte == ':' )
    13ac:	89 81       	ldd	r24, Y+1	; 0x01
    13ae:	8a 33       	cpi	r24, 0x3A	; 58
    13b0:	59 f4       	brne	.+22     	; 0x13c8 <xMBASCIIReceiveFSM+0x126>
        {
            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    13b2:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <vMBPortTimersEnable>
            /* Reset the input buffers to store the frame. */
            usRcvBufferPos = 0;;
    13b6:	10 92 66 03 	sts	0x0366, r1
    13ba:	10 92 65 03 	sts	0x0365, r1
            eBytePos = BYTE_HIGH_NIBBLE;
    13be:	10 92 67 03 	sts	0x0367, r1
            eRcvState = STATE_RX_RCV;
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	80 93 64 03 	sts	0x0364, r24
    13c8:	80 e0       	ldi	r24, 0x00	; 0
        }
        break;
    }

    return xNeedPoll;
}
    13ca:	0f 90       	pop	r0
    13cc:	cf 91       	pop	r28
    13ce:	df 91       	pop	r29
    13d0:	08 95       	ret

000013d2 <eMBASCIIInit>:
static volatile UCHAR ucMBLFCharacter;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBASCIIInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    13d2:	0f 93       	push	r16
    13d4:	86 2f       	mov	r24, r22
    eMBErrorCode    eStatus = MB_ENOERR;
    ( void )ucSlaveAddress;
    
    ENTER_CRITICAL_SECTION(  );
    13d6:	f8 94       	cli
    ucMBLFCharacter = MB_ASCII_DEFAULT_LF;
    13d8:	9a e0       	ldi	r25, 0x0A	; 10
    13da:	90 93 6c 03 	sts	0x036C, r25

    if( xMBPortSerialInit( ucPort, ulBaudRate, 7, eParity ) != TRUE )
    13de:	ba 01       	movw	r22, r20
    13e0:	a9 01       	movw	r20, r18
    13e2:	27 e0       	ldi	r18, 0x07	; 7
    13e4:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <xMBPortSerialInit>
    13e8:	81 30       	cpi	r24, 0x01	; 1
    13ea:	41 f4       	brne	.+16     	; 0x13fc <eMBASCIIInit+0x2a>
    {
        eStatus = MB_EPORTERR;
    }
    else if( xMBPortTimersInit( MB_ASCII_TIMEOUT_SEC * 20000UL ) != TRUE )
    13ec:	80 e2       	ldi	r24, 0x20	; 32
    13ee:	9e e4       	ldi	r25, 0x4E	; 78
    13f0:	0e 94 cf 0e 	call	0x1d9e	; 0x1d9e <xMBPortTimersInit>
    13f4:	81 30       	cpi	r24, 0x01	; 1
    13f6:	11 f4       	brne	.+4      	; 0x13fc <eMBASCIIInit+0x2a>
    13f8:	80 e0       	ldi	r24, 0x00	; 0
    13fa:	01 c0       	rjmp	.+2      	; 0x13fe <eMBASCIIInit+0x2c>
    13fc:	83 e0       	ldi	r24, 0x03	; 3
    {
        eStatus = MB_EPORTERR;
    }

    EXIT_CRITICAL_SECTION(  );
    13fe:	78 94       	sei

    return eStatus;
}
    1400:	0f 91       	pop	r16
    1402:	08 95       	ret

00001404 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
    1404:	cf 93       	push	r28
    1406:	df 93       	push	r29
    1408:	fc 01       	movw	r30, r24
    140a:	eb 01       	movw	r28, r22
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    140c:	88 81       	ld	r24, Y
    140e:	99 81       	ldd	r25, Y+1	; 0x01
    1410:	06 97       	sbiw	r24, 0x06	; 6
    1412:	c0 f1       	brcs	.+112    	; 0x1484 <eMBFuncWriteMultipleCoils+0x80>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1414:	a1 81       	ldd	r26, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1416:	b2 81       	ldd	r27, Z+2	; 0x02
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
    1418:	93 81       	ldd	r25, Z+3	; 0x03
    141a:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
    141c:	24 81       	ldd	r18, Z+4	; 0x04
    141e:	42 2f       	mov	r20, r18
    1420:	50 e0       	ldi	r21, 0x00	; 0
    1422:	48 2b       	or	r20, r24
    1424:	59 2b       	or	r21, r25

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    1426:	35 81       	ldd	r19, Z+5	; 0x05

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
    1428:	ca 01       	movw	r24, r20
    142a:	87 70       	andi	r24, 0x07	; 7
    142c:	90 70       	andi	r25, 0x00	; 0
    142e:	ba 01       	movw	r22, r20
    1430:	23 e0       	ldi	r18, 0x03	; 3
    1432:	76 95       	lsr	r23
    1434:	67 95       	ror	r22
    1436:	2a 95       	dec	r18
    1438:	e1 f7       	brne	.-8      	; 0x1432 <eMBFuncWriteMultipleCoils+0x2e>
    143a:	89 2b       	or	r24, r25
    143c:	19 f0       	breq	.+6      	; 0x1444 <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
    143e:	26 2f       	mov	r18, r22
    1440:	2f 5f       	subi	r18, 0xFF	; 255
    1442:	01 c0       	rjmp	.+2      	; 0x1446 <eMBFuncWriteMultipleCoils+0x42>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
    1444:	26 2f       	mov	r18, r22
        }

        if( ( usCoilCnt >= 1 ) &&
    1446:	ca 01       	movw	r24, r20
    1448:	01 97       	sbiw	r24, 0x01	; 1
    144a:	80 5b       	subi	r24, 0xB0	; 176
    144c:	97 40       	sbci	r25, 0x07	; 7
    144e:	d0 f4       	brcc	.+52     	; 0x1484 <eMBFuncWriteMultipleCoils+0x80>
    1450:	23 17       	cp	r18, r19
    1452:	c1 f4       	brne	.+48     	; 0x1484 <eMBFuncWriteMultipleCoils+0x80>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1454:	7a 2f       	mov	r23, r26
    1456:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1458:	8b 2f       	mov	r24, r27
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	68 2b       	or	r22, r24
    145e:	79 2b       	or	r23, r25

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
    1460:	6f 5f       	subi	r22, 0xFF	; 255
    1462:	7f 4f       	sbci	r23, 0xFF	; 255
    1464:	cf 01       	movw	r24, r30
    1466:	06 96       	adiw	r24, 0x06	; 6
    1468:	21 e0       	ldi	r18, 0x01	; 1
    146a:	0e 94 39 03 	call	0x672	; 0x672 <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    146e:	88 23       	and	r24, r24
    1470:	19 f0       	breq	.+6      	; 0x1478 <eMBFuncWriteMultipleCoils+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1472:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    1476:	07 c0       	rjmp	.+14     	; 0x1486 <eMBFuncWriteMultipleCoils+0x82>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    1478:	85 e0       	ldi	r24, 0x05	; 5
    147a:	90 e0       	ldi	r25, 0x00	; 0
    147c:	99 83       	std	Y+1, r25	; 0x01
    147e:	88 83       	st	Y, r24
    1480:	80 e0       	ldi	r24, 0x00	; 0
    1482:	01 c0       	rjmp	.+2      	; 0x1486 <eMBFuncWriteMultipleCoils+0x82>
    1484:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1486:	df 91       	pop	r29
    1488:	cf 91       	pop	r28
    148a:	08 95       	ret

0000148c <eMBFuncWriteCoil>:
}

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
    148c:	df 93       	push	r29
    148e:	cf 93       	push	r28
    1490:	00 d0       	rcall	.+0      	; 0x1492 <eMBFuncWriteCoil+0x6>
    1492:	cd b7       	in	r28, 0x3d	; 61
    1494:	de b7       	in	r29, 0x3e	; 62
    1496:	dc 01       	movw	r26, r24
    1498:	fb 01       	movw	r30, r22
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    149a:	80 81       	ld	r24, Z
    149c:	91 81       	ldd	r25, Z+1	; 0x01
    149e:	05 97       	sbiw	r24, 0x05	; 5
    14a0:	61 f5       	brne	.+88     	; 0x14fa <eMBFuncWriteCoil+0x6e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    14a2:	11 96       	adiw	r26, 0x01	; 1
    14a4:	2c 91       	ld	r18, X
    14a6:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    14a8:	12 96       	adiw	r26, 0x02	; 2
    14aa:	3c 91       	ld	r19, X
    14ac:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
    14ae:	14 96       	adiw	r26, 0x04	; 4
    14b0:	8c 91       	ld	r24, X
    14b2:	14 97       	sbiw	r26, 0x04	; 4
    14b4:	88 23       	and	r24, r24
    14b6:	09 f5       	brne	.+66     	; 0x14fa <eMBFuncWriteCoil+0x6e>
    14b8:	13 96       	adiw	r26, 0x03	; 3
    14ba:	9c 91       	ld	r25, X
    14bc:	89 2f       	mov	r24, r25
    14be:	81 50       	subi	r24, 0x01	; 1
    14c0:	8e 3f       	cpi	r24, 0xFE	; 254
    14c2:	d8 f0       	brcs	.+54     	; 0x14fa <eMBFuncWriteCoil+0x6e>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
    14c4:	1a 82       	std	Y+2, r1	; 0x02
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
    14c6:	9f 3f       	cpi	r25, 0xFF	; 255
    14c8:	19 f4       	brne	.+6      	; 0x14d0 <eMBFuncWriteCoil+0x44>
            {
                ucBuf[0] = 1;
    14ca:	81 e0       	ldi	r24, 0x01	; 1
    14cc:	89 83       	std	Y+1, r24	; 0x01
    14ce:	01 c0       	rjmp	.+2      	; 0x14d2 <eMBFuncWriteCoil+0x46>
            }
            else
            {
                ucBuf[0] = 0;
    14d0:	19 82       	std	Y+1, r1	; 0x01
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    14d2:	72 2f       	mov	r23, r18
    14d4:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    14d6:	83 2f       	mov	r24, r19
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	68 2b       	or	r22, r24
    14dc:	79 2b       	or	r23, r25
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
    14de:	6f 5f       	subi	r22, 0xFF	; 255
    14e0:	7f 4f       	sbci	r23, 0xFF	; 255
    14e2:	ce 01       	movw	r24, r28
    14e4:	01 96       	adiw	r24, 0x01	; 1
    14e6:	41 e0       	ldi	r20, 0x01	; 1
    14e8:	50 e0       	ldi	r21, 0x00	; 0
    14ea:	21 e0       	ldi	r18, 0x01	; 1
    14ec:	0e 94 39 03 	call	0x672	; 0x672 <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    14f0:	88 23       	and	r24, r24
    14f2:	21 f0       	breq	.+8      	; 0x14fc <eMBFuncWriteCoil+0x70>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    14f4:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    14f8:	01 c0       	rjmp	.+2      	; 0x14fc <eMBFuncWriteCoil+0x70>
    14fa:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	cf 91       	pop	r28
    1502:	df 91       	pop	r29
    1504:	08 95       	ret

00001506 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
    1506:	0f 93       	push	r16
    1508:	1f 93       	push	r17
    150a:	cf 93       	push	r28
    150c:	df 93       	push	r29
    150e:	fc 01       	movw	r30, r24
    1510:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    1512:	88 81       	ld	r24, Y
    1514:	99 81       	ldd	r25, Y+1	; 0x01
    1516:	05 97       	sbiw	r24, 0x05	; 5
    1518:	09 f0       	breq	.+2      	; 0x151c <eMBFuncReadCoils+0x16>
    151a:	47 c0       	rjmp	.+142    	; 0x15aa <eMBFuncReadCoils+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    151c:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    151e:	df 01       	movw	r26, r30
    1520:	12 96       	adiw	r26, 0x02	; 2
    1522:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
    1524:	93 81       	ldd	r25, Z+3	; 0x03
    1526:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
    1528:	24 81       	ldd	r18, Z+4	; 0x04
    152a:	42 2f       	mov	r20, r18
    152c:	50 e0       	ldi	r21, 0x00	; 0
    152e:	48 2b       	or	r20, r24
    1530:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
    1532:	ca 01       	movw	r24, r20
    1534:	01 97       	sbiw	r24, 0x01	; 1
    1536:	8f 5c       	subi	r24, 0xCF	; 207
    1538:	97 40       	sbci	r25, 0x07	; 7
    153a:	b8 f5       	brcc	.+110    	; 0x15aa <eMBFuncReadCoils+0xa4>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    153c:	19 82       	std	Y+1, r1	; 0x01
    153e:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
    1540:	81 e0       	ldi	r24, 0x01	; 1
    1542:	80 83       	st	Z, r24
            *usLen += 1;
    1544:	88 81       	ld	r24, Y
    1546:	99 81       	ldd	r25, Y+1	; 0x01
    1548:	01 96       	adiw	r24, 0x01	; 1
    154a:	99 83       	std	Y+1, r25	; 0x01
    154c:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
    154e:	ca 01       	movw	r24, r20
    1550:	87 70       	andi	r24, 0x07	; 7
    1552:	90 70       	andi	r25, 0x00	; 0
    1554:	ba 01       	movw	r22, r20
    1556:	13 e0       	ldi	r17, 0x03	; 3
    1558:	76 95       	lsr	r23
    155a:	67 95       	ror	r22
    155c:	1a 95       	dec	r17
    155e:	e1 f7       	brne	.-8      	; 0x1558 <eMBFuncReadCoils+0x52>
    1560:	89 2b       	or	r24, r25
    1562:	19 f0       	breq	.+6      	; 0x156a <eMBFuncReadCoils+0x64>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
    1564:	16 2f       	mov	r17, r22
    1566:	1f 5f       	subi	r17, 0xFF	; 255
    1568:	01 c0       	rjmp	.+2      	; 0x156c <eMBFuncReadCoils+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
    156a:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    156c:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    156e:	88 81       	ld	r24, Y
    1570:	99 81       	ldd	r25, Y+1	; 0x01
    1572:	01 96       	adiw	r24, 0x01	; 1
    1574:	99 83       	std	Y+1, r25	; 0x01
    1576:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1578:	70 2f       	mov	r23, r16
    157a:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    157c:	83 2f       	mov	r24, r19
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	68 2b       	or	r22, r24
    1582:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    1584:	6f 5f       	subi	r22, 0xFF	; 255
    1586:	7f 4f       	sbci	r23, 0xFF	; 255
    1588:	cd 01       	movw	r24, r26
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	0e 94 39 03 	call	0x672	; 0x672 <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1590:	88 23       	and	r24, r24
    1592:	19 f0       	breq	.+6      	; 0x159a <eMBFuncReadCoils+0x94>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1594:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    1598:	09 c0       	rjmp	.+18     	; 0x15ac <eMBFuncReadCoils+0xa6>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    159a:	88 81       	ld	r24, Y
    159c:	99 81       	ldd	r25, Y+1	; 0x01
    159e:	81 0f       	add	r24, r17
    15a0:	91 1d       	adc	r25, r1
    15a2:	99 83       	std	Y+1, r25	; 0x01
    15a4:	88 83       	st	Y, r24
    15a6:	80 e0       	ldi	r24, 0x00	; 0
    15a8:	01 c0       	rjmp	.+2      	; 0x15ac <eMBFuncReadCoils+0xa6>
    15aa:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    15ac:	df 91       	pop	r29
    15ae:	cf 91       	pop	r28
    15b0:	1f 91       	pop	r17
    15b2:	0f 91       	pop	r16
    15b4:	08 95       	ret

000015b6 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
    15b6:	0f 93       	push	r16
    15b8:	1f 93       	push	r17
    15ba:	cf 93       	push	r28
    15bc:	df 93       	push	r29
    15be:	fc 01       	movw	r30, r24
    15c0:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    15c2:	88 81       	ld	r24, Y
    15c4:	99 81       	ldd	r25, Y+1	; 0x01
    15c6:	05 97       	sbiw	r24, 0x05	; 5
    15c8:	09 f0       	breq	.+2      	; 0x15cc <eMBFuncReadDiscreteInputs+0x16>
    15ca:	46 c0       	rjmp	.+140    	; 0x1658 <eMBFuncReadDiscreteInputs+0xa2>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    15cc:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    15ce:	df 01       	movw	r26, r30
    15d0:	12 96       	adiw	r26, 0x02	; 2
    15d2:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
    15d4:	93 81       	ldd	r25, Z+3	; 0x03
    15d6:	80 e0       	ldi	r24, 0x00	; 0
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
    15d8:	24 81       	ldd	r18, Z+4	; 0x04
    15da:	42 2f       	mov	r20, r18
    15dc:	50 e0       	ldi	r21, 0x00	; 0
    15de:	48 2b       	or	r20, r24
    15e0:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
    15e2:	ca 01       	movw	r24, r20
    15e4:	01 97       	sbiw	r24, 0x01	; 1
    15e6:	8f 5c       	subi	r24, 0xCF	; 207
    15e8:	97 40       	sbci	r25, 0x07	; 7
    15ea:	b0 f5       	brcc	.+108    	; 0x1658 <eMBFuncReadDiscreteInputs+0xa2>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    15ec:	19 82       	std	Y+1, r1	; 0x01
    15ee:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
    15f0:	82 e0       	ldi	r24, 0x02	; 2
    15f2:	80 83       	st	Z, r24
            *usLen += 1;
    15f4:	88 81       	ld	r24, Y
    15f6:	99 81       	ldd	r25, Y+1	; 0x01
    15f8:	01 96       	adiw	r24, 0x01	; 1
    15fa:	99 83       	std	Y+1, r25	; 0x01
    15fc:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
    15fe:	ca 01       	movw	r24, r20
    1600:	87 70       	andi	r24, 0x07	; 7
    1602:	90 70       	andi	r25, 0x00	; 0
    1604:	ba 01       	movw	r22, r20
    1606:	23 e0       	ldi	r18, 0x03	; 3
    1608:	76 95       	lsr	r23
    160a:	67 95       	ror	r22
    160c:	2a 95       	dec	r18
    160e:	e1 f7       	brne	.-8      	; 0x1608 <eMBFuncReadDiscreteInputs+0x52>
    1610:	89 2b       	or	r24, r25
    1612:	19 f0       	breq	.+6      	; 0x161a <eMBFuncReadDiscreteInputs+0x64>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
    1614:	16 2f       	mov	r17, r22
    1616:	1f 5f       	subi	r17, 0xFF	; 255
    1618:	01 c0       	rjmp	.+2      	; 0x161c <eMBFuncReadDiscreteInputs+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
    161a:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    161c:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    161e:	88 81       	ld	r24, Y
    1620:	99 81       	ldd	r25, Y+1	; 0x01
    1622:	01 96       	adiw	r24, 0x01	; 1
    1624:	99 83       	std	Y+1, r25	; 0x01
    1626:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1628:	70 2f       	mov	r23, r16
    162a:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    162c:	83 2f       	mov	r24, r19
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	68 2b       	or	r22, r24
    1632:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    1634:	6f 5f       	subi	r22, 0xFF	; 255
    1636:	7f 4f       	sbci	r23, 0xFF	; 255
    1638:	cd 01       	movw	r24, r26
    163a:	0e 94 fd 02 	call	0x5fa	; 0x5fa <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    163e:	88 23       	and	r24, r24
    1640:	19 f0       	breq	.+6      	; 0x1648 <eMBFuncReadDiscreteInputs+0x92>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1642:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    1646:	09 c0       	rjmp	.+18     	; 0x165a <eMBFuncReadDiscreteInputs+0xa4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    1648:	88 81       	ld	r24, Y
    164a:	99 81       	ldd	r25, Y+1	; 0x01
    164c:	81 0f       	add	r24, r17
    164e:	91 1d       	adc	r25, r1
    1650:	99 83       	std	Y+1, r25	; 0x01
    1652:	88 83       	st	Y, r24
    1654:	80 e0       	ldi	r24, 0x00	; 0
    1656:	01 c0       	rjmp	.+2      	; 0x165a <eMBFuncReadDiscreteInputs+0xa4>
    1658:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    165a:	df 91       	pop	r29
    165c:	cf 91       	pop	r28
    165e:	1f 91       	pop	r17
    1660:	0f 91       	pop	r16
    1662:	08 95       	ret

00001664 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1664:	8f 92       	push	r8
    1666:	9f 92       	push	r9
    1668:	af 92       	push	r10
    166a:	bf 92       	push	r11
    166c:	cf 92       	push	r12
    166e:	df 92       	push	r13
    1670:	ef 92       	push	r14
    1672:	ff 92       	push	r15
    1674:	0f 93       	push	r16
    1676:	1f 93       	push	r17
    1678:	cf 93       	push	r28
    167a:	df 93       	push	r29
    167c:	ec 01       	movw	r28, r24
    167e:	8b 01       	movw	r16, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    1680:	fb 01       	movw	r30, r22
    1682:	80 81       	ld	r24, Z
    1684:	91 81       	ldd	r25, Z+1	; 0x01
    1686:	0a 97       	sbiw	r24, 0x0a	; 10
    1688:	08 f4       	brcc	.+2      	; 0x168c <eMBFuncReadWriteMultipleHoldingRegister+0x28>
    168a:	67 c0       	rjmp	.+206    	; 0x175a <eMBFuncReadWriteMultipleHoldingRegister+0xf6>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    168c:	89 80       	ldd	r8, Y+1	; 0x01
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    168e:	22 e0       	ldi	r18, 0x02	; 2
    1690:	a2 2e       	mov	r10, r18
    1692:	b1 2c       	mov	r11, r1
    1694:	ac 0e       	add	r10, r28
    1696:	bd 1e       	adc	r11, r29
    1698:	9a 80       	ldd	r9, Y+2	; 0x02
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
    169a:	9b 81       	ldd	r25, Y+3	; 0x03
    169c:	80 e0       	ldi	r24, 0x00	; 0
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
    169e:	2c 81       	ldd	r18, Y+4	; 0x04
    16a0:	e2 2e       	mov	r14, r18
    16a2:	ff 24       	eor	r15, r15
    16a4:	e8 2a       	or	r14, r24
    16a6:	f9 2a       	or	r15, r25

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    16a8:	ed 81       	ldd	r30, Y+5	; 0x05
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    16aa:	fe 81       	ldd	r31, Y+6	; 0x06
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    16ac:	6f 81       	ldd	r22, Y+7	; 0x07
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    16ae:	28 85       	ldd	r18, Y+8	; 0x08

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
    16b0:	79 85       	ldd	r23, Y+9	; 0x09

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    16b2:	c7 01       	movw	r24, r14
    16b4:	01 97       	sbiw	r24, 0x01	; 1
    16b6:	8d 37       	cpi	r24, 0x7D	; 125
    16b8:	91 05       	cpc	r25, r1
    16ba:	08 f0       	brcs	.+2      	; 0x16be <eMBFuncReadWriteMultipleHoldingRegister+0x5a>
    16bc:	53 c0       	rjmp	.+166    	; 0x1764 <eMBFuncReadWriteMultipleHoldingRegister+0x100>

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    16be:	96 2f       	mov	r25, r22
    16c0:	80 e0       	ldi	r24, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    16c2:	42 2f       	mov	r20, r18
    16c4:	50 e0       	ldi	r21, 0x00	; 0
    16c6:	48 2b       	or	r20, r24
    16c8:	59 2b       	or	r21, r25

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    16ca:	41 15       	cp	r20, r1
    16cc:	51 05       	cpc	r21, r1
    16ce:	09 f4       	brne	.+2      	; 0x16d2 <eMBFuncReadWriteMultipleHoldingRegister+0x6e>
    16d0:	49 c0       	rjmp	.+146    	; 0x1764 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    16d2:	4a 37       	cpi	r20, 0x7A	; 122
    16d4:	51 05       	cpc	r21, r1
    16d6:	08 f0       	brcs	.+2      	; 0x16da <eMBFuncReadWriteMultipleHoldingRegister+0x76>
    16d8:	45 c0       	rjmp	.+138    	; 0x1764 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    16da:	9a 01       	movw	r18, r20
    16dc:	22 0f       	add	r18, r18
    16de:	33 1f       	adc	r19, r19
    16e0:	87 2f       	mov	r24, r23
    16e2:	90 e0       	ldi	r25, 0x00	; 0
    16e4:	28 17       	cp	r18, r24
    16e6:	39 07       	cpc	r19, r25
    16e8:	e9 f5       	brne	.+122    	; 0x1764 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    16ea:	7e 2f       	mov	r23, r30
    16ec:	60 e0       	ldi	r22, 0x00	; 0
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    16ee:	8f 2f       	mov	r24, r31
    16f0:	90 e0       	ldi	r25, 0x00	; 0
    16f2:	68 2b       	or	r22, r24
    16f4:	79 2b       	or	r23, r25
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
    16f6:	6f 5f       	subi	r22, 0xFF	; 255
    16f8:	7f 4f       	sbci	r23, 0xFF	; 255
    16fa:	ce 01       	movw	r24, r28
    16fc:	0a 96       	adiw	r24, 0x0a	; 10
    16fe:	21 e0       	ldi	r18, 0x01	; 1
    1700:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
    1704:	88 23       	and	r24, r24
    1706:	59 f5       	brne	.+86     	; 0x175e <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
    1708:	f8 01       	movw	r30, r16
    170a:	11 82       	std	Z+1, r1	; 0x01
    170c:	10 82       	st	Z, r1

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
    170e:	87 e1       	ldi	r24, 0x17	; 23
    1710:	88 83       	st	Y, r24
                *usLen += 1;
    1712:	80 81       	ld	r24, Z
    1714:	91 81       	ldd	r25, Z+1	; 0x01
    1716:	01 96       	adiw	r24, 0x01	; 1
    1718:	91 83       	std	Z+1, r25	; 0x01
    171a:	80 83       	st	Z, r24

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
    171c:	67 01       	movw	r12, r14
    171e:	cc 0c       	add	r12, r12
    1720:	dd 1c       	adc	r13, r13
    1722:	c9 82       	std	Y+1, r12	; 0x01
                *usLen += 1;
    1724:	80 81       	ld	r24, Z
    1726:	91 81       	ldd	r25, Z+1	; 0x01
    1728:	01 96       	adiw	r24, 0x01	; 1
    172a:	91 83       	std	Z+1, r25	; 0x01
    172c:	80 83       	st	Z, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    172e:	78 2d       	mov	r23, r8
    1730:	60 e0       	ldi	r22, 0x00	; 0
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    1732:	89 2d       	mov	r24, r9
    1734:	90 e0       	ldi	r25, 0x00	; 0
    1736:	68 2b       	or	r22, r24
    1738:	79 2b       	or	r23, r25
                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;

                /* Make the read callback. */
                eRegStatus =
    173a:	6f 5f       	subi	r22, 0xFF	; 255
    173c:	7f 4f       	sbci	r23, 0xFF	; 255
    173e:	c5 01       	movw	r24, r10
    1740:	a7 01       	movw	r20, r14
    1742:	20 e0       	ldi	r18, 0x00	; 0
    1744:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
    1748:	88 23       	and	r24, r24
    174a:	49 f4       	brne	.+18     	; 0x175e <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
                {
                    *usLen += 2 * usRegReadCount;
    174c:	f8 01       	movw	r30, r16
    174e:	80 81       	ld	r24, Z
    1750:	91 81       	ldd	r25, Z+1	; 0x01
    1752:	8c 0d       	add	r24, r12
    1754:	9d 1d       	adc	r25, r13
    1756:	91 83       	std	Z+1, r25	; 0x01
    1758:	80 83       	st	Z, r24
    175a:	80 e0       	ldi	r24, 0x00	; 0
    175c:	04 c0       	rjmp	.+8      	; 0x1766 <eMBFuncReadWriteMultipleHoldingRegister+0x102>
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
    175e:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    1762:	01 c0       	rjmp	.+2      	; 0x1766 <eMBFuncReadWriteMultipleHoldingRegister+0x102>
    1764:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
        }
    }
    return eStatus;
}
    1766:	df 91       	pop	r29
    1768:	cf 91       	pop	r28
    176a:	1f 91       	pop	r17
    176c:	0f 91       	pop	r16
    176e:	ff 90       	pop	r15
    1770:	ef 90       	pop	r14
    1772:	df 90       	pop	r13
    1774:	cf 90       	pop	r12
    1776:	bf 90       	pop	r11
    1778:	af 90       	pop	r10
    177a:	9f 90       	pop	r9
    177c:	8f 90       	pop	r8
    177e:	08 95       	ret

00001780 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1780:	0f 93       	push	r16
    1782:	1f 93       	push	r17
    1784:	cf 93       	push	r28
    1786:	df 93       	push	r29
    1788:	fc 01       	movw	r30, r24
    178a:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    178c:	88 81       	ld	r24, Y
    178e:	99 81       	ldd	r25, Y+1	; 0x01
    1790:	05 97       	sbiw	r24, 0x05	; 5
    1792:	c1 f5       	brne	.+112    	; 0x1804 <eMBFuncReadHoldingRegister+0x84>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1794:	b1 81       	ldd	r27, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1796:	9f 01       	movw	r18, r30
    1798:	2e 5f       	subi	r18, 0xFE	; 254
    179a:	3f 4f       	sbci	r19, 0xFF	; 255
    179c:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    179e:	84 81       	ldd	r24, Z+4	; 0x04
    17a0:	48 2f       	mov	r20, r24
    17a2:	50 e0       	ldi	r21, 0x00	; 0

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
    17a4:	ca 01       	movw	r24, r20
    17a6:	01 97       	sbiw	r24, 0x01	; 1
    17a8:	8d 37       	cpi	r24, 0x7D	; 125
    17aa:	91 05       	cpc	r25, r1
    17ac:	58 f5       	brcc	.+86     	; 0x1804 <eMBFuncReadHoldingRegister+0x84>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    17ae:	19 82       	std	Y+1, r1	; 0x01
    17b0:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
    17b2:	83 e0       	ldi	r24, 0x03	; 3
    17b4:	80 83       	st	Z, r24
            *usLen += 1;
    17b6:	88 81       	ld	r24, Y
    17b8:	99 81       	ldd	r25, Y+1	; 0x01
    17ba:	01 96       	adiw	r24, 0x01	; 1
    17bc:	99 83       	std	Y+1, r25	; 0x01
    17be:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
    17c0:	8a 01       	movw	r16, r20
    17c2:	00 0f       	add	r16, r16
    17c4:	11 1f       	adc	r17, r17
    17c6:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    17c8:	88 81       	ld	r24, Y
    17ca:	99 81       	ldd	r25, Y+1	; 0x01
    17cc:	01 96       	adiw	r24, 0x01	; 1
    17ce:	99 83       	std	Y+1, r25	; 0x01
    17d0:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    17d2:	7b 2f       	mov	r23, r27
    17d4:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    17d6:	8a 2f       	mov	r24, r26
    17d8:	90 e0       	ldi	r25, 0x00	; 0
    17da:	68 2b       	or	r22, r24
    17dc:	79 2b       	or	r23, r25
            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
    17de:	6f 5f       	subi	r22, 0xFF	; 255
    17e0:	7f 4f       	sbci	r23, 0xFF	; 255
    17e2:	c9 01       	movw	r24, r18
    17e4:	20 e0       	ldi	r18, 0x00	; 0
    17e6:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    17ea:	88 23       	and	r24, r24
    17ec:	19 f0       	breq	.+6      	; 0x17f4 <eMBFuncReadHoldingRegister+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    17ee:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    17f2:	09 c0       	rjmp	.+18     	; 0x1806 <eMBFuncReadHoldingRegister+0x86>
            }
            else
            {
                *usLen += usRegCount * 2;
    17f4:	88 81       	ld	r24, Y
    17f6:	99 81       	ldd	r25, Y+1	; 0x01
    17f8:	80 0f       	add	r24, r16
    17fa:	91 1f       	adc	r25, r17
    17fc:	99 83       	std	Y+1, r25	; 0x01
    17fe:	88 83       	st	Y, r24
    1800:	80 e0       	ldi	r24, 0x00	; 0
    1802:	01 c0       	rjmp	.+2      	; 0x1806 <eMBFuncReadHoldingRegister+0x86>
    1804:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1806:	df 91       	pop	r29
    1808:	cf 91       	pop	r28
    180a:	1f 91       	pop	r17
    180c:	0f 91       	pop	r16
    180e:	08 95       	ret

00001810 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1810:	cf 93       	push	r28
    1812:	df 93       	push	r29
    1814:	fc 01       	movw	r30, r24
    1816:	eb 01       	movw	r28, r22
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    1818:	88 81       	ld	r24, Y
    181a:	99 81       	ldd	r25, Y+1	; 0x01
    181c:	06 97       	sbiw	r24, 0x06	; 6
    181e:	60 f1       	brcs	.+88     	; 0x1878 <eMBFuncWriteMultipleHoldingRegister+0x68>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1820:	31 81       	ldd	r19, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1822:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
    1824:	93 81       	ldd	r25, Z+3	; 0x03
    1826:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
    1828:	24 81       	ldd	r18, Z+4	; 0x04
    182a:	42 2f       	mov	r20, r18
    182c:	50 e0       	ldi	r21, 0x00	; 0
    182e:	48 2b       	or	r20, r24
    1830:	59 2b       	or	r21, r25

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    1832:	25 81       	ldd	r18, Z+5	; 0x05

        if( ( usRegCount >= 1 ) &&
    1834:	ca 01       	movw	r24, r20
    1836:	01 97       	sbiw	r24, 0x01	; 1
    1838:	88 37       	cpi	r24, 0x78	; 120
    183a:	91 05       	cpc	r25, r1
    183c:	e8 f4       	brcc	.+58     	; 0x1878 <eMBFuncWriteMultipleHoldingRegister+0x68>
    183e:	ca 01       	movw	r24, r20
    1840:	88 0f       	add	r24, r24
    1842:	99 1f       	adc	r25, r25
    1844:	28 17       	cp	r18, r24
    1846:	c1 f4       	brne	.+48     	; 0x1878 <eMBFuncWriteMultipleHoldingRegister+0x68>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1848:	73 2f       	mov	r23, r19
    184a:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    184c:	8a 2f       	mov	r24, r26
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	68 2b       	or	r22, r24
    1852:	79 2b       	or	r23, r25
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
    1854:	6f 5f       	subi	r22, 0xFF	; 255
    1856:	7f 4f       	sbci	r23, 0xFF	; 255
    1858:	cf 01       	movw	r24, r30
    185a:	06 96       	adiw	r24, 0x06	; 6
    185c:	21 e0       	ldi	r18, 0x01	; 1
    185e:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1862:	88 23       	and	r24, r24
    1864:	19 f0       	breq	.+6      	; 0x186c <eMBFuncWriteMultipleHoldingRegister+0x5c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1866:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    186a:	07 c0       	rjmp	.+14     	; 0x187a <eMBFuncWriteMultipleHoldingRegister+0x6a>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    186c:	85 e0       	ldi	r24, 0x05	; 5
    186e:	90 e0       	ldi	r25, 0x00	; 0
    1870:	99 83       	std	Y+1, r25	; 0x01
    1872:	88 83       	st	Y, r24
    1874:	80 e0       	ldi	r24, 0x00	; 0
    1876:	01 c0       	rjmp	.+2      	; 0x187a <eMBFuncWriteMultipleHoldingRegister+0x6a>
    1878:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    187a:	df 91       	pop	r29
    187c:	cf 91       	pop	r28
    187e:	08 95       	ret

00001880 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1880:	dc 01       	movw	r26, r24
    1882:	fb 01       	movw	r30, r22
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    1884:	80 81       	ld	r24, Z
    1886:	91 81       	ldd	r25, Z+1	; 0x01
    1888:	05 97       	sbiw	r24, 0x05	; 5
    188a:	11 f0       	breq	.+4      	; 0x1890 <eMBFuncWriteHoldingRegister+0x10>
    188c:	83 e0       	ldi	r24, 0x03	; 3
    188e:	08 95       	ret
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    1890:	11 96       	adiw	r26, 0x01	; 1
    1892:	7c 91       	ld	r23, X
    1894:	11 97       	sbiw	r26, 0x01	; 1
    1896:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    1898:	12 96       	adiw	r26, 0x02	; 2
    189a:	8c 91       	ld	r24, X
    189c:	12 97       	sbiw	r26, 0x02	; 2
    189e:	90 e0       	ldi	r25, 0x00	; 0
    18a0:	68 2b       	or	r22, r24
    18a2:	79 2b       	or	r23, r25
        usRegAddress++;

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
    18a4:	6f 5f       	subi	r22, 0xFF	; 255
    18a6:	7f 4f       	sbci	r23, 0xFF	; 255
    18a8:	cd 01       	movw	r24, r26
    18aa:	03 96       	adiw	r24, 0x03	; 3
    18ac:	41 e0       	ldi	r20, 0x01	; 1
    18ae:	50 e0       	ldi	r21, 0x00	; 0
    18b0:	21 e0       	ldi	r18, 0x01	; 1
    18b2:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
    18b6:	88 23       	and	r24, r24
    18b8:	11 f0       	breq	.+4      	; 0x18be <eMBFuncWriteHoldingRegister+0x3e>
        {
            eStatus = prveMBError2Exception( eRegStatus );
    18ba:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    18be:	08 95       	ret

000018c0 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
    18c0:	ff 92       	push	r15
    18c2:	0f 93       	push	r16
    18c4:	1f 93       	push	r17
    18c6:	cf 93       	push	r28
    18c8:	df 93       	push	r29
    18ca:	fc 01       	movw	r30, r24
    18cc:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    18ce:	88 81       	ld	r24, Y
    18d0:	99 81       	ldd	r25, Y+1	; 0x01
    18d2:	05 97       	sbiw	r24, 0x05	; 5
    18d4:	d1 f5       	brne	.+116    	; 0x194a <eMBFuncReadInputRegister+0x8a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    18d6:	f1 80       	ldd	r15, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    18d8:	df 01       	movw	r26, r30
    18da:	12 96       	adiw	r26, 0x02	; 2
    18dc:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
    18de:	93 81       	ldd	r25, Z+3	; 0x03
    18e0:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    18e2:	24 81       	ldd	r18, Z+4	; 0x04
    18e4:	42 2f       	mov	r20, r18
    18e6:	50 e0       	ldi	r21, 0x00	; 0
    18e8:	48 2b       	or	r20, r24
    18ea:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
    18ec:	ca 01       	movw	r24, r20
    18ee:	01 97       	sbiw	r24, 0x01	; 1
    18f0:	8c 37       	cpi	r24, 0x7C	; 124
    18f2:	91 05       	cpc	r25, r1
    18f4:	50 f5       	brcc	.+84     	; 0x194a <eMBFuncReadInputRegister+0x8a>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    18f6:	19 82       	std	Y+1, r1	; 0x01
    18f8:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
    18fa:	84 e0       	ldi	r24, 0x04	; 4
    18fc:	80 83       	st	Z, r24
            *usLen += 1;
    18fe:	88 81       	ld	r24, Y
    1900:	99 81       	ldd	r25, Y+1	; 0x01
    1902:	01 96       	adiw	r24, 0x01	; 1
    1904:	99 83       	std	Y+1, r25	; 0x01
    1906:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
    1908:	8a 01       	movw	r16, r20
    190a:	00 0f       	add	r16, r16
    190c:	11 1f       	adc	r17, r17
    190e:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    1910:	88 81       	ld	r24, Y
    1912:	99 81       	ldd	r25, Y+1	; 0x01
    1914:	01 96       	adiw	r24, 0x01	; 1
    1916:	99 83       	std	Y+1, r25	; 0x01
    1918:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    191a:	7f 2d       	mov	r23, r15
    191c:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    191e:	83 2f       	mov	r24, r19
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	68 2b       	or	r22, r24
    1924:	79 2b       	or	r23, r25

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;

            eRegStatus =
    1926:	6f 5f       	subi	r22, 0xFF	; 255
    1928:	7f 4f       	sbci	r23, 0xFF	; 255
    192a:	cd 01       	movw	r24, r26
    192c:	0e 94 70 01 	call	0x2e0	; 0x2e0 <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1930:	88 23       	and	r24, r24
    1932:	19 f0       	breq	.+6      	; 0x193a <eMBFuncReadInputRegister+0x7a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1934:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <prveMBError2Exception>
    1938:	09 c0       	rjmp	.+18     	; 0x194c <eMBFuncReadInputRegister+0x8c>
            }
            else
            {
                *usLen += usRegCount * 2;
    193a:	88 81       	ld	r24, Y
    193c:	99 81       	ldd	r25, Y+1	; 0x01
    193e:	80 0f       	add	r24, r16
    1940:	91 1f       	adc	r25, r17
    1942:	99 83       	std	Y+1, r25	; 0x01
    1944:	88 83       	st	Y, r24
    1946:	80 e0       	ldi	r24, 0x00	; 0
    1948:	01 c0       	rjmp	.+2      	; 0x194c <eMBFuncReadInputRegister+0x8c>
    194a:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    194c:	df 91       	pop	r29
    194e:	cf 91       	pop	r28
    1950:	1f 91       	pop	r17
    1952:	0f 91       	pop	r16
    1954:	ff 90       	pop	r15
    1956:	08 95       	ret

00001958 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    1958:	0f 93       	push	r16
    195a:	1f 93       	push	r17
    195c:	8b 01       	movw	r16, r22
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
    195e:	9c 01       	movw	r18, r24
    1960:	2f 5f       	subi	r18, 0xFF	; 255
    1962:	3f 4f       	sbci	r19, 0xFF	; 255
    1964:	ed e6       	ldi	r30, 0x6D	; 109
    1966:	f3 e0       	ldi	r31, 0x03	; 3
    1968:	40 91 8d 03 	lds	r20, 0x038D
    196c:	50 91 8e 03 	lds	r21, 0x038E
    1970:	c9 01       	movw	r24, r18
    1972:	bf 01       	movw	r22, r30
    1974:	0e 94 4a 19 	call	0x3294	; 0x3294 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
    1978:	80 91 8d 03 	lds	r24, 0x038D
    197c:	90 91 8e 03 	lds	r25, 0x038E
    1980:	01 96       	adiw	r24, 0x01	; 1
    1982:	f8 01       	movw	r30, r16
    1984:	91 83       	std	Z+1, r25	; 0x01
    1986:	80 83       	st	Z, r24
    return MB_EX_NONE;
}
    1988:	80 e0       	ldi	r24, 0x00	; 0
    198a:	1f 91       	pop	r17
    198c:	0f 91       	pop	r16
    198e:	08 95       	ret

00001990 <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    1990:	cf 93       	push	r28
    1992:	df 93       	push	r29
    1994:	e8 2f       	mov	r30, r24
    1996:	e9 01       	movw	r28, r18
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
    1998:	c9 01       	movw	r24, r18
    199a:	02 96       	adiw	r24, 0x02	; 2
    199c:	80 97       	sbiw	r24, 0x20	; 32
    199e:	10 f0       	brcs	.+4      	; 0x19a4 <eMBSetSlaveID+0x14>
    19a0:	84 e0       	ldi	r24, 0x04	; 4
    19a2:	23 c0       	rjmp	.+70     	; 0x19ea <eMBSetSlaveID+0x5a>
    {
        usMBSlaveIDLen = 0;
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
    19a4:	e0 93 6d 03 	sts	0x036D, r30
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    19a8:	66 23       	and	r22, r22
    19aa:	11 f4       	brne	.+4      	; 0x19b0 <eMBSetSlaveID+0x20>
    19ac:	80 e0       	ldi	r24, 0x00	; 0
    19ae:	01 c0       	rjmp	.+2      	; 0x19b2 <eMBSetSlaveID+0x22>
    19b0:	8f ef       	ldi	r24, 0xFF	; 255
    19b2:	80 93 6e 03 	sts	0x036E, r24
    19b6:	82 e0       	ldi	r24, 0x02	; 2
    19b8:	90 e0       	ldi	r25, 0x00	; 0
    19ba:	90 93 8e 03 	sts	0x038E, r25
    19be:	80 93 8d 03 	sts	0x038D, r24
        if( usAdditionalLen > 0 )
    19c2:	20 97       	sbiw	r28, 0x00	; 0
    19c4:	89 f0       	breq	.+34     	; 0x19e8 <eMBSetSlaveID+0x58>
        {
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
    19c6:	2f e6       	ldi	r18, 0x6F	; 111
    19c8:	33 e0       	ldi	r19, 0x03	; 3
    19ca:	c9 01       	movw	r24, r18
    19cc:	ba 01       	movw	r22, r20
    19ce:	ae 01       	movw	r20, r28
    19d0:	0e 94 4a 19 	call	0x3294	; 0x3294 <memcpy>
                    ( size_t )usAdditionalLen );
            usMBSlaveIDLen += usAdditionalLen;
    19d4:	80 91 8d 03 	lds	r24, 0x038D
    19d8:	90 91 8e 03 	lds	r25, 0x038E
    19dc:	8c 0f       	add	r24, r28
    19de:	9d 1f       	adc	r25, r29
    19e0:	90 93 8e 03 	sts	0x038E, r25
    19e4:	80 93 8d 03 	sts	0x038D, r24
    19e8:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_ENORES;
    }
    return eStatus;
}
    19ea:	df 91       	pop	r29
    19ec:	cf 91       	pop	r28
    19ee:	08 95       	ret

000019f0 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
    19f0:	0f 93       	push	r16
    19f2:	1f 93       	push	r17
    19f4:	cf 93       	push	r28
    19f6:	df 93       	push	r29
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
    19f8:	30 e0       	ldi	r19, 0x00	; 0

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
    19fa:	db 01       	movw	r26, r22
    19fc:	53 e0       	ldi	r21, 0x03	; 3
    19fe:	b6 95       	lsr	r27
    1a00:	a7 95       	ror	r26
    1a02:	5a 95       	dec	r21
    1a04:	e1 f7       	brne	.-8      	; 0x19fe <xMBUtilSetBits+0xe>
    1a06:	67 70       	andi	r22, 0x07	; 7
    1a08:	70 70       	andi	r23, 0x00	; 0

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    1a0a:	e1 e0       	ldi	r30, 0x01	; 1
    1a0c:	f0 e0       	ldi	r31, 0x00	; 0
    1a0e:	02 c0       	rjmp	.+4      	; 0x1a14 <xMBUtilSetBits+0x24>
    1a10:	ee 0f       	add	r30, r30
    1a12:	ff 1f       	adc	r31, r31
    1a14:	4a 95       	dec	r20
    1a16:	e2 f7       	brpl	.-8      	; 0x1a10 <xMBUtilSetBits+0x20>
    1a18:	31 97       	sbiw	r30, 0x01	; 1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    1a1a:	8c 01       	movw	r16, r24
    1a1c:	0a 0f       	add	r16, r26
    1a1e:	1b 1f       	adc	r17, r27
    1a20:	e8 01       	movw	r28, r16
    1a22:	48 81       	ld	r20, Y
    1a24:	50 e0       	ldi	r21, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    1a26:	11 96       	adiw	r26, 0x01	; 1
    1a28:	a8 0f       	add	r26, r24
    1a2a:	b9 1f       	adc	r27, r25

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
    1a2c:	9c 91       	ld	r25, X
    1a2e:	80 e0       	ldi	r24, 0x00	; 0
    1a30:	48 2b       	or	r20, r24
    1a32:	59 2b       	or	r21, r25
    1a34:	06 2e       	mov	r0, r22
    1a36:	02 c0       	rjmp	.+4      	; 0x1a3c <xMBUtilSetBits+0x4c>
    1a38:	ee 0f       	add	r30, r30
    1a3a:	ff 1f       	adc	r31, r31
    1a3c:	0a 94       	dec	r0
    1a3e:	e2 f7       	brpl	.-8      	; 0x1a38 <xMBUtilSetBits+0x48>
    1a40:	e0 95       	com	r30
    1a42:	f0 95       	com	r31
    1a44:	4e 23       	and	r20, r30
    1a46:	5f 23       	and	r21, r31
    1a48:	02 c0       	rjmp	.+4      	; 0x1a4e <xMBUtilSetBits+0x5e>
    1a4a:	22 0f       	add	r18, r18
    1a4c:	33 1f       	adc	r19, r19
    1a4e:	6a 95       	dec	r22
    1a50:	e2 f7       	brpl	.-8      	; 0x1a4a <xMBUtilSetBits+0x5a>
    1a52:	42 2b       	or	r20, r18
    1a54:	53 2b       	or	r21, r19

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
    1a56:	48 83       	st	Y, r20
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
    1a58:	5c 93       	st	X, r21
}
    1a5a:	df 91       	pop	r29
    1a5c:	cf 91       	pop	r28
    1a5e:	1f 91       	pop	r17
    1a60:	0f 91       	pop	r16
    1a62:	08 95       	ret

00001a64 <xMBUtilGetBits>:
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
    1a64:	fb 01       	movw	r30, r22
    1a66:	b3 e0       	ldi	r27, 0x03	; 3
    1a68:	f6 95       	lsr	r31
    1a6a:	e7 95       	ror	r30
    1a6c:	ba 95       	dec	r27
    1a6e:	e1 f7       	brne	.-8      	; 0x1a68 <xMBUtilGetBits+0x4>

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    1a70:	dc 01       	movw	r26, r24
    1a72:	ae 0f       	add	r26, r30
    1a74:	bf 1f       	adc	r27, r31
    1a76:	2c 91       	ld	r18, X
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    1a7a:	11 96       	adiw	r26, 0x01	; 1
    1a7c:	9c 91       	ld	r25, X
    1a7e:	80 e0       	ldi	r24, 0x00	; 0
    1a80:	82 2b       	or	r24, r18
    1a82:	93 2b       	or	r25, r19

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
    1a84:	a3 e0       	ldi	r26, 0x03	; 3
    1a86:	ee 0f       	add	r30, r30
    1a88:	ff 1f       	adc	r31, r31
    1a8a:	aa 95       	dec	r26
    1a8c:	e1 f7       	brne	.-8      	; 0x1a86 <xMBUtilGetBits+0x22>
    1a8e:	6e 1b       	sub	r22, r30
    1a90:	7f 0b       	sbc	r23, r31
    1a92:	02 c0       	rjmp	.+4      	; 0x1a98 <xMBUtilGetBits+0x34>
    1a94:	96 95       	lsr	r25
    1a96:	87 95       	ror	r24
    1a98:	6a 95       	dec	r22
    1a9a:	e2 f7       	brpl	.-8      	; 0x1a94 <xMBUtilGetBits+0x30>
    1a9c:	21 e0       	ldi	r18, 0x01	; 1
    1a9e:	30 e0       	ldi	r19, 0x00	; 0
    1aa0:	02 c0       	rjmp	.+4      	; 0x1aa6 <xMBUtilGetBits+0x42>
    1aa2:	22 0f       	add	r18, r18
    1aa4:	33 1f       	adc	r19, r19
    1aa6:	4a 95       	dec	r20
    1aa8:	e2 f7       	brpl	.-8      	; 0x1aa2 <xMBUtilGetBits+0x3e>
    1aaa:	21 50       	subi	r18, 0x01	; 1
    1aac:	30 40       	sbci	r19, 0x00	; 0

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;

    return ( UCHAR ) usWordBuf;
}
    1aae:	82 23       	and	r24, r18
    1ab0:	08 95       	ret

00001ab2 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    1ab2:	81 30       	cpi	r24, 0x01	; 1
    1ab4:	29 f0       	breq	.+10     	; 0x1ac0 <prveMBError2Exception+0xe>
    1ab6:	81 30       	cpi	r24, 0x01	; 1
    1ab8:	28 f0       	brcs	.+10     	; 0x1ac4 <prveMBError2Exception+0x12>
    1aba:	87 30       	cpi	r24, 0x07	; 7
    1abc:	39 f4       	brne	.+14     	; 0x1acc <prveMBError2Exception+0x1a>
    1abe:	04 c0       	rjmp	.+8      	; 0x1ac8 <prveMBError2Exception+0x16>
    1ac0:	82 e0       	ldi	r24, 0x02	; 2
    1ac2:	08 95       	ret
    1ac4:	80 e0       	ldi	r24, 0x00	; 0
    1ac6:	08 95       	ret
    1ac8:	86 e0       	ldi	r24, 0x06	; 6
    1aca:	08 95       	ret
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;
    1acc:	84 e0       	ldi	r24, 0x04	; 4
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
    1ace:	08 95       	ret

00001ad0 <usMBCRC16>:
    0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    1ad0:	dc 01       	movw	r26, r24
    1ad2:	3f ef       	ldi	r19, 0xFF	; 255
    1ad4:	2f ef       	ldi	r18, 0xFF	; 255
    1ad6:	11 c0       	rjmp	.+34     	; 0x1afa <usMBCRC16+0x2a>
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
    1ad8:	8d 91       	ld	r24, X+
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
    1ada:	42 2f       	mov	r20, r18
    1adc:	48 27       	eor	r20, r24
    1ade:	50 e0       	ldi	r21, 0x00	; 0
    1ae0:	ca 01       	movw	r24, r20
    1ae2:	84 57       	subi	r24, 0x74	; 116
    1ae4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ae6:	fc 01       	movw	r30, r24
    1ae8:	24 91       	lpm	r18, Z+
    1aea:	23 27       	eor	r18, r19
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    1aec:	44 57       	subi	r20, 0x74	; 116
    1aee:	5e 4f       	sbci	r21, 0xFE	; 254
    1af0:	fa 01       	movw	r30, r20
    1af2:	84 91       	lpm	r24, Z+
    1af4:	61 50       	subi	r22, 0x01	; 1
    1af6:	70 40       	sbci	r23, 0x00	; 0
    1af8:	38 2f       	mov	r19, r24
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    1afa:	61 15       	cp	r22, r1
    1afc:	71 05       	cpc	r23, r1
    1afe:	61 f7       	brne	.-40     	; 0x1ad8 <usMBCRC16+0x8>
    1b00:	93 2f       	mov	r25, r19
    1b02:	80 e0       	ldi	r24, 0x00	; 0
    1b04:	30 e0       	ldi	r19, 0x00	; 0
    1b06:	28 2b       	or	r18, r24
    1b08:	39 2b       	or	r19, r25
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    }
    return ucCRCHi << 8 | ucCRCLo;
}
    1b0a:	c9 01       	movw	r24, r18
    1b0c:	08 95       	ret

00001b0e <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    1b0e:	10 92 90 03 	sts	0x0390, r1
    return TRUE;
}
    1b12:	81 e0       	ldi	r24, 0x01	; 1
    1b14:	08 95       	ret

00001b16 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    1b16:	91 e0       	ldi	r25, 0x01	; 1
    1b18:	90 93 90 03 	sts	0x0390, r25
    eQueuedEvent = eEvent;
    1b1c:	80 93 8f 03 	sts	0x038F, r24
    return TRUE;
}
    1b20:	81 e0       	ldi	r24, 0x01	; 1
    1b22:	08 95       	ret

00001b24 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    1b24:	fc 01       	movw	r30, r24
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    1b26:	80 91 90 03 	lds	r24, 0x0390
    1b2a:	88 23       	and	r24, r24
    1b2c:	31 f0       	breq	.+12     	; 0x1b3a <xMBPortEventGet+0x16>
    {
        *eEvent = eQueuedEvent;
    1b2e:	80 91 8f 03 	lds	r24, 0x038F
    1b32:	80 83       	st	Z, r24
        xEventInQueue = FALSE;
    1b34:	10 92 90 03 	sts	0x0390, r1
    1b38:	81 e0       	ldi	r24, 0x01	; 1
        xEventHappened = TRUE;
    }
    return xEventHappened;
}
    1b3a:	08 95       	ret

00001b3c <vMBPortSerialEnable>:
    ( ( F_OSC ) / ( ( UART_BAUD_RATE ) * 16UL ) - 1 )

void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
	if( xRxEnable ) {
    1b3c:	88 23       	and	r24, r24
    1b3e:	19 f0       	breq	.+6      	; 0x1b46 <vMBPortSerialEnable+0xa>
		UCSRB |= _BV( RXEN ) | _BV( RXCIE );
    1b40:	8a b1       	in	r24, 0x0a	; 10
    1b42:	80 69       	ori	r24, 0x90	; 144
    1b44:	02 c0       	rjmp	.+4      	; 0x1b4a <vMBPortSerialEnable+0xe>
	} else {
		UCSRB &= ~( _BV( RXEN ) | _BV( RXCIE ) );
    1b46:	8a b1       	in	r24, 0x0a	; 10
    1b48:	8f 76       	andi	r24, 0x6F	; 111
    1b4a:	8a b9       	out	0x0a, r24	; 10
	}

	if( xTxEnable ) {
    1b4c:	66 23       	and	r22, r22
    1b4e:	29 f0       	breq	.+10     	; 0x1b5a <vMBPortSerialEnable+0x1e>
		UCSRB |= _BV( TXEN ) | _BV(TXCIE) | _BV( UDRE );
    1b50:	8a b1       	in	r24, 0x0a	; 10
    1b52:	88 66       	ori	r24, 0x68	; 104
    1b54:	8a b9       	out	0x0a, r24	; 10
#ifdef RTS_ENABLE
		RTS_HIGH;
    1b56:	1a 9a       	sbi	0x03, 2	; 3
    1b58:	08 95       	ret
#endif
	} else {
		UCSRB &= ~( _BV( UDRE ) );
    1b5a:	55 98       	cbi	0x0a, 5	; 10
    1b5c:	08 95       	ret

00001b5e <xMBPortSerialInit>:
	}
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    1b5e:	cf 92       	push	r12
    1b60:	df 92       	push	r13
    1b62:	ef 92       	push	r14
    1b64:	ff 92       	push	r15
    1b66:	0f 93       	push	r16
    1b68:	1f 93       	push	r17
    1b6a:	6a 01       	movw	r12, r20
    1b6c:	7b 01       	movw	r14, r22
    1b6e:	12 2f       	mov	r17, r18
	UCHAR ucUCSRC = 0;
	uint16_t uiBaudRate = 0;

#ifdef RTS_ENABLE
	RTS_INIT;
    1b70:	12 9a       	sbi	0x02, 2	; 2
    1b72:	1a 98       	cbi	0x03, 2	; 3
#endif

	// F_CPU: 16.00 MHz
	switch( ulBaudRate ) {
    1b74:	40 30       	cpi	r20, 0x00	; 0
    1b76:	86 e9       	ldi	r24, 0x96	; 150
    1b78:	58 07       	cpc	r21, r24
    1b7a:	80 e0       	ldi	r24, 0x00	; 0
    1b7c:	68 07       	cpc	r22, r24
    1b7e:	80 e0       	ldi	r24, 0x00	; 0
    1b80:	78 07       	cpc	r23, r24
    1b82:	09 f4       	brne	.+2      	; 0x1b86 <xMBPortSerialInit+0x28>
    1b84:	9f c0       	rjmp	.+318    	; 0x1cc4 <xMBPortSerialInit+0x166>
    1b86:	41 30       	cpi	r20, 0x01	; 1
    1b88:	86 e9       	ldi	r24, 0x96	; 150
    1b8a:	58 07       	cpc	r21, r24
    1b8c:	80 e0       	ldi	r24, 0x00	; 0
    1b8e:	68 07       	cpc	r22, r24
    1b90:	80 e0       	ldi	r24, 0x00	; 0
    1b92:	78 07       	cpc	r23, r24
    1b94:	08 f0       	brcs	.+2      	; 0x1b98 <xMBPortSerialInit+0x3a>
    1b96:	40 c0       	rjmp	.+128    	; 0x1c18 <xMBPortSerialInit+0xba>
    1b98:	40 38       	cpi	r20, 0x80	; 128
    1b9a:	85 e2       	ldi	r24, 0x25	; 37
    1b9c:	58 07       	cpc	r21, r24
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
    1ba0:	68 07       	cpc	r22, r24
    1ba2:	80 e0       	ldi	r24, 0x00	; 0
    1ba4:	78 07       	cpc	r23, r24
    1ba6:	09 f4       	brne	.+2      	; 0x1baa <xMBPortSerialInit+0x4c>
    1ba8:	81 c0       	rjmp	.+258    	; 0x1cac <xMBPortSerialInit+0x14e>
    1baa:	41 38       	cpi	r20, 0x81	; 129
    1bac:	85 e2       	ldi	r24, 0x25	; 37
    1bae:	58 07       	cpc	r21, r24
    1bb0:	80 e0       	ldi	r24, 0x00	; 0
    1bb2:	68 07       	cpc	r22, r24
    1bb4:	80 e0       	ldi	r24, 0x00	; 0
    1bb6:	78 07       	cpc	r23, r24
    1bb8:	98 f4       	brcc	.+38     	; 0x1be0 <xMBPortSerialInit+0x82>
    1bba:	40 36       	cpi	r20, 0x60	; 96
    1bbc:	89 e0       	ldi	r24, 0x09	; 9
    1bbe:	58 07       	cpc	r21, r24
    1bc0:	80 e0       	ldi	r24, 0x00	; 0
    1bc2:	68 07       	cpc	r22, r24
    1bc4:	80 e0       	ldi	r24, 0x00	; 0
    1bc6:	78 07       	cpc	r23, r24
    1bc8:	09 f4       	brne	.+2      	; 0x1bcc <xMBPortSerialInit+0x6e>
    1bca:	6d c0       	rjmp	.+218    	; 0x1ca6 <xMBPortSerialInit+0x148>
    1bcc:	40 3c       	cpi	r20, 0xC0	; 192
    1bce:	82 e1       	ldi	r24, 0x12	; 18
    1bd0:	58 07       	cpc	r21, r24
    1bd2:	80 e0       	ldi	r24, 0x00	; 0
    1bd4:	68 07       	cpc	r22, r24
    1bd6:	80 e0       	ldi	r24, 0x00	; 0
    1bd8:	78 07       	cpc	r23, r24
    1bda:	09 f0       	breq	.+2      	; 0x1bde <xMBPortSerialInit+0x80>
    1bdc:	85 c0       	rjmp	.+266    	; 0x1ce8 <xMBPortSerialInit+0x18a>
    1bde:	60 c0       	rjmp	.+192    	; 0x1ca0 <xMBPortSerialInit+0x142>
    1be0:	40 30       	cpi	r20, 0x00	; 0
    1be2:	8b e4       	ldi	r24, 0x4B	; 75
    1be4:	58 07       	cpc	r21, r24
    1be6:	80 e0       	ldi	r24, 0x00	; 0
    1be8:	68 07       	cpc	r22, r24
    1bea:	80 e0       	ldi	r24, 0x00	; 0
    1bec:	78 07       	cpc	r23, r24
    1bee:	09 f4       	brne	.+2      	; 0x1bf2 <xMBPortSerialInit+0x94>
    1bf0:	63 c0       	rjmp	.+198    	; 0x1cb8 <xMBPortSerialInit+0x15a>
    1bf2:	40 38       	cpi	r20, 0x80	; 128
    1bf4:	80 e7       	ldi	r24, 0x70	; 112
    1bf6:	58 07       	cpc	r21, r24
    1bf8:	80 e0       	ldi	r24, 0x00	; 0
    1bfa:	68 07       	cpc	r22, r24
    1bfc:	80 e0       	ldi	r24, 0x00	; 0
    1bfe:	78 07       	cpc	r23, r24
    1c00:	09 f4       	brne	.+2      	; 0x1c04 <xMBPortSerialInit+0xa6>
    1c02:	5d c0       	rjmp	.+186    	; 0x1cbe <xMBPortSerialInit+0x160>
    1c04:	40 34       	cpi	r20, 0x40	; 64
    1c06:	88 e3       	ldi	r24, 0x38	; 56
    1c08:	58 07       	cpc	r21, r24
    1c0a:	80 e0       	ldi	r24, 0x00	; 0
    1c0c:	68 07       	cpc	r22, r24
    1c0e:	80 e0       	ldi	r24, 0x00	; 0
    1c10:	78 07       	cpc	r23, r24
    1c12:	09 f0       	breq	.+2      	; 0x1c16 <xMBPortSerialInit+0xb8>
    1c14:	69 c0       	rjmp	.+210    	; 0x1ce8 <xMBPortSerialInit+0x18a>
    1c16:	4d c0       	rjmp	.+154    	; 0x1cb2 <xMBPortSerialInit+0x154>
    1c18:	40 30       	cpi	r20, 0x00	; 0
    1c1a:	84 e8       	ldi	r24, 0x84	; 132
    1c1c:	58 07       	cpc	r21, r24
    1c1e:	83 e0       	ldi	r24, 0x03	; 3
    1c20:	68 07       	cpc	r22, r24
    1c22:	80 e0       	ldi	r24, 0x00	; 0
    1c24:	78 07       	cpc	r23, r24
    1c26:	09 f4       	brne	.+2      	; 0x1c2a <xMBPortSerialInit+0xcc>
    1c28:	71 c0       	rjmp	.+226    	; 0x1d0c <xMBPortSerialInit+0x1ae>
    1c2a:	41 30       	cpi	r20, 0x01	; 1
    1c2c:	84 e8       	ldi	r24, 0x84	; 132
    1c2e:	58 07       	cpc	r21, r24
    1c30:	83 e0       	ldi	r24, 0x03	; 3
    1c32:	68 07       	cpc	r22, r24
    1c34:	80 e0       	ldi	r24, 0x00	; 0
    1c36:	78 07       	cpc	r23, r24
    1c38:	d0 f4       	brcc	.+52     	; 0x1c6e <xMBPortSerialInit+0x110>
    1c3a:	40 30       	cpi	r20, 0x00	; 0
    1c3c:	8c e2       	ldi	r24, 0x2C	; 44
    1c3e:	58 07       	cpc	r21, r24
    1c40:	81 e0       	ldi	r24, 0x01	; 1
    1c42:	68 07       	cpc	r22, r24
    1c44:	80 e0       	ldi	r24, 0x00	; 0
    1c46:	78 07       	cpc	r23, r24
    1c48:	09 f4       	brne	.+2      	; 0x1c4c <xMBPortSerialInit+0xee>
    1c4a:	42 c0       	rjmp	.+132    	; 0x1cd0 <xMBPortSerialInit+0x172>
    1c4c:	40 30       	cpi	r20, 0x00	; 0
    1c4e:	82 ec       	ldi	r24, 0xC2	; 194
    1c50:	58 07       	cpc	r21, r24
    1c52:	81 e0       	ldi	r24, 0x01	; 1
    1c54:	68 07       	cpc	r22, r24
    1c56:	80 e0       	ldi	r24, 0x00	; 0
    1c58:	78 07       	cpc	r23, r24
    1c5a:	e9 f1       	breq	.+122    	; 0x1cd6 <xMBPortSerialInit+0x178>
    1c5c:	40 30       	cpi	r20, 0x00	; 0
    1c5e:	81 ee       	ldi	r24, 0xE1	; 225
    1c60:	58 07       	cpc	r21, r24
    1c62:	80 e0       	ldi	r24, 0x00	; 0
    1c64:	68 07       	cpc	r22, r24
    1c66:	80 e0       	ldi	r24, 0x00	; 0
    1c68:	78 07       	cpc	r23, r24
    1c6a:	f1 f5       	brne	.+124    	; 0x1ce8 <xMBPortSerialInit+0x18a>
    1c6c:	2e c0       	rjmp	.+92     	; 0x1cca <xMBPortSerialInit+0x16c>
    1c6e:	40 32       	cpi	r20, 0x20	; 32
    1c70:	81 ea       	ldi	r24, 0xA1	; 161
    1c72:	58 07       	cpc	r21, r24
    1c74:	87 e0       	ldi	r24, 0x07	; 7
    1c76:	68 07       	cpc	r22, r24
    1c78:	80 e0       	ldi	r24, 0x00	; 0
    1c7a:	78 07       	cpc	r23, r24
    1c7c:	79 f1       	breq	.+94     	; 0x1cdc <xMBPortSerialInit+0x17e>
    1c7e:	40 34       	cpi	r20, 0x40	; 64
    1c80:	82 e4       	ldi	r24, 0x42	; 66
    1c82:	58 07       	cpc	r21, r24
    1c84:	8f e0       	ldi	r24, 0x0F	; 15
    1c86:	68 07       	cpc	r22, r24
    1c88:	80 e0       	ldi	r24, 0x00	; 0
    1c8a:	78 07       	cpc	r23, r24
    1c8c:	51 f1       	breq	.+84     	; 0x1ce2 <xMBPortSerialInit+0x184>
    1c8e:	40 39       	cpi	r20, 0x90	; 144
    1c90:	80 ed       	ldi	r24, 0xD0	; 208
    1c92:	58 07       	cpc	r21, r24
    1c94:	83 e0       	ldi	r24, 0x03	; 3
    1c96:	68 07       	cpc	r22, r24
    1c98:	80 e0       	ldi	r24, 0x00	; 0
    1c9a:	78 07       	cpc	r23, r24
    1c9c:	29 f5       	brne	.+74     	; 0x1ce8 <xMBPortSerialInit+0x18a>
    1c9e:	36 c0       	rjmp	.+108    	; 0x1d0c <xMBPortSerialInit+0x1ae>
    1ca0:	2f ec       	ldi	r18, 0xCF	; 207
    1ca2:	30 e0       	ldi	r19, 0x00	; 0
    1ca4:	35 c0       	rjmp	.+106    	; 0x1d10 <xMBPortSerialInit+0x1b2>
    1ca6:	20 ea       	ldi	r18, 0xA0	; 160
    1ca8:	31 e0       	ldi	r19, 0x01	; 1
    1caa:	32 c0       	rjmp	.+100    	; 0x1d10 <xMBPortSerialInit+0x1b2>
    1cac:	27 e6       	ldi	r18, 0x67	; 103
    1cae:	30 e0       	ldi	r19, 0x00	; 0
    1cb0:	2f c0       	rjmp	.+94     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 2400: uiBaudRate = 416; break;
	case 4800: uiBaudRate = 207; break;
	case 9600: uiBaudRate = 103; break;
    1cb2:	24 e4       	ldi	r18, 0x44	; 68
    1cb4:	30 e0       	ldi	r19, 0x00	; 0
    1cb6:	2c c0       	rjmp	.+88     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 14400: uiBaudRate = 68; break;
    1cb8:	23 e3       	ldi	r18, 0x33	; 51
    1cba:	30 e0       	ldi	r19, 0x00	; 0
    1cbc:	29 c0       	rjmp	.+82     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 19200: uiBaudRate = 51; break;
    1cbe:	22 e2       	ldi	r18, 0x22	; 34
    1cc0:	30 e0       	ldi	r19, 0x00	; 0
    1cc2:	26 c0       	rjmp	.+76     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 28800: uiBaudRate = 34; break;
    1cc4:	29 e1       	ldi	r18, 0x19	; 25
    1cc6:	30 e0       	ldi	r19, 0x00	; 0
    1cc8:	23 c0       	rjmp	.+70     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 38400: uiBaudRate = 25; break;
    1cca:	20 e1       	ldi	r18, 0x10	; 16
    1ccc:	30 e0       	ldi	r19, 0x00	; 0
    1cce:	20 c0       	rjmp	.+64     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 57600: uiBaudRate = 16; break;
    1cd0:	2c e0       	ldi	r18, 0x0C	; 12
    1cd2:	30 e0       	ldi	r19, 0x00	; 0
    1cd4:	1d c0       	rjmp	.+58     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 76800: uiBaudRate = 12; break;
    1cd6:	28 e0       	ldi	r18, 0x08	; 8
    1cd8:	30 e0       	ldi	r19, 0x00	; 0
    1cda:	1a c0       	rjmp	.+52     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 115200: uiBaudRate = 8; break;
    1cdc:	21 e0       	ldi	r18, 0x01	; 1
    1cde:	30 e0       	ldi	r19, 0x00	; 0
    1ce0:	17 c0       	rjmp	.+46     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 230400: uiBaudRate = 3; break;
	case 250000: uiBaudRate = 3; break;
	case 500000: uiBaudRate = 1; break;
    1ce2:	20 e0       	ldi	r18, 0x00	; 0
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	14 c0       	rjmp	.+40     	; 0x1d10 <xMBPortSerialInit+0x1b2>
	case 1000000: uiBaudRate = 0; break;
	default: uiBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
    1ce8:	84 e0       	ldi	r24, 0x04	; 4
    1cea:	cc 0c       	add	r12, r12
    1cec:	dd 1c       	adc	r13, r13
    1cee:	ee 1c       	adc	r14, r14
    1cf0:	ff 1c       	adc	r15, r15
    1cf2:	8a 95       	dec	r24
    1cf4:	d1 f7       	brne	.-12     	; 0x1cea <xMBPortSerialInit+0x18c>
    1cf6:	60 e0       	ldi	r22, 0x00	; 0
    1cf8:	74 e2       	ldi	r23, 0x24	; 36
    1cfa:	84 ef       	ldi	r24, 0xF4	; 244
    1cfc:	90 e0       	ldi	r25, 0x00	; 0
    1cfe:	a7 01       	movw	r20, r14
    1d00:	96 01       	movw	r18, r12
    1d02:	0e 94 28 19 	call	0x3250	; 0x3250 <__udivmodsi4>
    1d06:	21 50       	subi	r18, 0x01	; 1
    1d08:	30 40       	sbci	r19, 0x00	; 0
    1d0a:	02 c0       	rjmp	.+4      	; 0x1d10 <xMBPortSerialInit+0x1b2>
    1d0c:	23 e0       	ldi	r18, 0x03	; 3
    1d0e:	30 e0       	ldi	r19, 0x00	; 0
	}

	UBRRH = uiBaudRate>>8;
    1d10:	30 93 90 00 	sts	0x0090, r19
	UBRRL = uiBaudRate;
    1d14:	29 b9       	out	0x09, r18	; 9

	switch ( eParity ) {
    1d16:	01 30       	cpi	r16, 0x01	; 1
    1d18:	31 f0       	breq	.+12     	; 0x1d26 <xMBPortSerialInit+0x1c8>
    1d1a:	02 30       	cpi	r16, 0x02	; 2
    1d1c:	11 f4       	brne	.+4      	; 0x1d22 <xMBPortSerialInit+0x1c4>
    1d1e:	80 e2       	ldi	r24, 0x20	; 32
    1d20:	03 c0       	rjmp	.+6      	; 0x1d28 <xMBPortSerialInit+0x1ca>
    1d22:	80 e0       	ldi	r24, 0x00	; 0
    1d24:	01 c0       	rjmp	.+2      	; 0x1d28 <xMBPortSerialInit+0x1ca>
    1d26:	80 e3       	ldi	r24, 0x30	; 48
	 break;
	case MB_PAR_NONE:
	 break;
	}

	switch ( ucDataBits ) {
    1d28:	17 30       	cpi	r17, 0x07	; 7
    1d2a:	21 f0       	breq	.+8      	; 0x1d34 <xMBPortSerialInit+0x1d6>
    1d2c:	18 30       	cpi	r17, 0x08	; 8
    1d2e:	19 f4       	brne	.+6      	; 0x1d36 <xMBPortSerialInit+0x1d8>
	case 8:
		ucUCSRC |= _BV( UCSZ_1 ) | _BV( UCSZ_0 );
    1d30:	86 60       	ori	r24, 0x06	; 6
    1d32:	01 c0       	rjmp	.+2      	; 0x1d36 <xMBPortSerialInit+0x1d8>
	 break;
	case 7:
		ucUCSRC |= _BV( UCSZ_1 );
    1d34:	84 60       	ori	r24, 0x04	; 4
#elif defined (__AVR_ATmega16__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega32__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega128__)
	UCSRC = ucUCSRC | _BV(USBS_0);
    1d36:	88 60       	ori	r24, 0x08	; 8
    1d38:	80 93 95 00 	sts	0x0095, r24
#endif

	vMBPortSerialEnable( FALSE, FALSE );
    1d3c:	80 e0       	ldi	r24, 0x00	; 0
    1d3e:	60 e0       	ldi	r22, 0x00	; 0
    1d40:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <vMBPortSerialEnable>

	return TRUE;
}
    1d44:	81 e0       	ldi	r24, 0x01	; 1
    1d46:	1f 91       	pop	r17
    1d48:	0f 91       	pop	r16
    1d4a:	ff 90       	pop	r15
    1d4c:	ef 90       	pop	r14
    1d4e:	df 90       	pop	r13
    1d50:	cf 90       	pop	r12
    1d52:	08 95       	ret

00001d54 <xMBPortSerialPutByte>:

BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
#ifdef RTS_ENABLE
	RTS_HIGH;
    1d54:	1a 9a       	sbi	0x03, 2	; 3
#endif
	UDR = ucByte;
    1d56:	8c b9       	out	0x0c, r24	; 12
	return TRUE;
}
    1d58:	81 e0       	ldi	r24, 0x01	; 1
    1d5a:	08 95       	ret

00001d5c <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
    1d5c:	fc 01       	movw	r30, r24
	*pucByte = UDR;
    1d5e:	8c b1       	in	r24, 0x0c	; 12
    1d60:	80 83       	st	Z, r24
	return TRUE;
}
    1d62:	81 e0       	ldi	r24, 0x01	; 1
    1d64:	08 95       	ret

00001d66 <vMBPortTimersEnable>:
}

inline void
vMBPortTimersEnable(  )
{
    TCNT1 = 0x0000;
    1d66:	1d bc       	out	0x2d, r1	; 45
    1d68:	1c bc       	out	0x2c, r1	; 44
    if( usTimerOCRADelta > 0 )
    1d6a:	20 91 91 03 	lds	r18, 0x0391
    1d6e:	30 91 92 03 	lds	r19, 0x0392
    1d72:	21 15       	cp	r18, r1
    1d74:	31 05       	cpc	r19, r1
    1d76:	29 f0       	breq	.+10     	; 0x1d82 <vMBPortTimersEnable+0x1c>
    {
        TIMSK |= _BV( OCIE1A );
    1d78:	87 b7       	in	r24, 0x37	; 55
    1d7a:	80 61       	ori	r24, 0x10	; 16
    1d7c:	87 bf       	out	0x37, r24	; 55
        OCR1A = usTimerOCRADelta;
    1d7e:	3b bd       	out	0x2b, r19	; 43
    1d80:	2a bd       	out	0x2a, r18	; 42
    }

    TCCR1B |= _BV( CS12 ) | _BV( CS10 );
    1d82:	8e b5       	in	r24, 0x2e	; 46
    1d84:	85 60       	ori	r24, 0x05	; 5
    1d86:	8e bd       	out	0x2e, r24	; 46
}
    1d88:	08 95       	ret

00001d8a <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    1d8a:	8e b5       	in	r24, 0x2e	; 46
    1d8c:	8a 7f       	andi	r24, 0xFA	; 250
    1d8e:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK &= ~( _BV( OCIE1A ) );
    1d90:	87 b7       	in	r24, 0x37	; 55
    1d92:	8f 7e       	andi	r24, 0xEF	; 239
    1d94:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR |= _BV( OCF1A ) ;
    1d96:	86 b7       	in	r24, 0x36	; 54
    1d98:	80 61       	ori	r24, 0x10	; 16
    1d9a:	86 bf       	out	0x36, r24	; 54
}
    1d9c:	08 95       	ret

00001d9e <xMBPortTimersInit>:
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta = ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );
    1d9e:	a0 e0       	ldi	r26, 0x00	; 0
    1da0:	b0 e0       	ldi	r27, 0x00	; 0
    1da2:	bc 01       	movw	r22, r24
    1da4:	cd 01       	movw	r24, r26
    1da6:	29 e0       	ldi	r18, 0x09	; 9
    1da8:	3d e3       	ldi	r19, 0x3D	; 61
    1daa:	40 e0       	ldi	r20, 0x00	; 0
    1dac:	50 e0       	ldi	r21, 0x00	; 0
    1dae:	0e 94 09 19 	call	0x3212	; 0x3212 <__mulsi3>
    1db2:	20 e2       	ldi	r18, 0x20	; 32
    1db4:	3e e4       	ldi	r19, 0x4E	; 78
    1db6:	40 e0       	ldi	r20, 0x00	; 0
    1db8:	50 e0       	ldi	r21, 0x00	; 0
    1dba:	0e 94 28 19 	call	0x3250	; 0x3250 <__udivmodsi4>
    1dbe:	30 93 92 03 	sts	0x0392, r19
    1dc2:	20 93 91 03 	sts	0x0391, r18

    TCCR1A = 0x00;
    1dc6:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = 0x00;
    1dc8:	1e bc       	out	0x2e, r1	; 46
    TCCR1C = 0x00;
    1dca:	10 92 7a 00 	sts	0x007A, r1

    vMBPortTimersDisable(  );
    1dce:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <vMBPortTimersDisable>

    return TRUE;
}
    1dd2:	81 e0       	ldi	r24, 0x01	; 1
    1dd4:	08 95       	ret

00001dd6 <__vector_12>:
    /* Clear output compare flags for channel A/B. */
    TIFR |= _BV( OCF1A ) ;
}

ISR( SIG_OUTPUT_COMPARE1A )
{
    1dd6:	1f 92       	push	r1
    1dd8:	0f 92       	push	r0
    1dda:	0f b6       	in	r0, 0x3f	; 63
    1ddc:	0f 92       	push	r0
    1dde:	0b b6       	in	r0, 0x3b	; 59
    1de0:	0f 92       	push	r0
    1de2:	11 24       	eor	r1, r1
    1de4:	2f 93       	push	r18
    1de6:	3f 93       	push	r19
    1de8:	4f 93       	push	r20
    1dea:	5f 93       	push	r21
    1dec:	6f 93       	push	r22
    1dee:	7f 93       	push	r23
    1df0:	8f 93       	push	r24
    1df2:	9f 93       	push	r25
    1df4:	af 93       	push	r26
    1df6:	bf 93       	push	r27
    1df8:	ef 93       	push	r30
    1dfa:	ff 93       	push	r31
    ( void )pxMBPortCBTimerExpired(  );
    1dfc:	e0 91 11 07 	lds	r30, 0x0711
    1e00:	f0 91 12 07 	lds	r31, 0x0712
    1e04:	09 95       	icall
}
    1e06:	ff 91       	pop	r31
    1e08:	ef 91       	pop	r30
    1e0a:	bf 91       	pop	r27
    1e0c:	af 91       	pop	r26
    1e0e:	9f 91       	pop	r25
    1e10:	8f 91       	pop	r24
    1e12:	7f 91       	pop	r23
    1e14:	6f 91       	pop	r22
    1e16:	5f 91       	pop	r21
    1e18:	4f 91       	pop	r20
    1e1a:	3f 91       	pop	r19
    1e1c:	2f 91       	pop	r18
    1e1e:	0f 90       	pop	r0
    1e20:	0b be       	out	0x3b, r0	; 59
    1e22:	0f 90       	pop	r0
    1e24:	0f be       	out	0x3f, r0	; 63
    1e26:	0f 90       	pop	r0
    1e28:	1f 90       	pop	r1
    1e2a:	18 95       	reti

00001e2c <eMBRegisterCB>:
}
#endif

eMBErrorCode
eMBRegisterCB( UCHAR ucFunctionCode, pxMBFunctionHandler pxHandler )
{
    1e2c:	48 2f       	mov	r20, r24
    int             i;
    eMBErrorCode    eStatus;

    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    1e2e:	18 16       	cp	r1, r24
    1e30:	14 f0       	brlt	.+4      	; 0x1e36 <eMBRegisterCB+0xa>
    1e32:	82 e0       	ldi	r24, 0x02	; 2
    1e34:	08 95       	ret
    {
        ENTER_CRITICAL_SECTION(  );
    1e36:	f8 94       	cli
        if( pxHandler != NULL )
    1e38:	61 15       	cp	r22, r1
    1e3a:	71 05       	cpc	r23, r1
    1e3c:	f9 f0       	breq	.+62     	; 0x1e7c <eMBRegisterCB+0x50>
    1e3e:	e5 e0       	ldi	r30, 0x05	; 5
    1e40:	f1 e0       	ldi	r31, 0x01	; 1
    1e42:	80 e0       	ldi	r24, 0x00	; 0
    1e44:	90 e0       	ldi	r25, 0x00	; 0
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( ( xFuncHandlers[i].pxHandler == NULL ) ||
    1e46:	20 81       	ld	r18, Z
    1e48:	31 81       	ldd	r19, Z+1	; 0x01
    1e4a:	21 15       	cp	r18, r1
    1e4c:	31 05       	cpc	r19, r1
    1e4e:	19 f0       	breq	.+6      	; 0x1e56 <eMBRegisterCB+0x2a>
    1e50:	26 17       	cp	r18, r22
    1e52:	37 07       	cpc	r19, r23
    1e54:	69 f4       	brne	.+26     	; 0x1e70 <eMBRegisterCB+0x44>
                    ( xFuncHandlers[i].pxHandler == pxHandler ) )
                {
                    xFuncHandlers[i].ucFunctionCode = ucFunctionCode;
    1e56:	fc 01       	movw	r30, r24
    1e58:	ee 0f       	add	r30, r30
    1e5a:	ff 1f       	adc	r31, r31
    1e5c:	e8 0f       	add	r30, r24
    1e5e:	f9 1f       	adc	r31, r25
    1e60:	ec 5f       	subi	r30, 0xFC	; 252
    1e62:	fe 4f       	sbci	r31, 0xFE	; 254
    1e64:	40 83       	st	Z, r20
                    xFuncHandlers[i].pxHandler = pxHandler;
    1e66:	72 83       	std	Z+2, r23	; 0x02
    1e68:	61 83       	std	Z+1, r22	; 0x01
                    break;
                }
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
    1e6a:	40 97       	sbiw	r24, 0x10	; 16
    1e6c:	11 f5       	brne	.+68     	; 0x1eb2 <eMBRegisterCB+0x86>
    1e6e:	1f c0       	rjmp	.+62     	; 0x1eae <eMBRegisterCB+0x82>
    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    {
        ENTER_CRITICAL_SECTION(  );
        if( pxHandler != NULL )
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1e70:	01 96       	adiw	r24, 0x01	; 1
    1e72:	33 96       	adiw	r30, 0x03	; 3
    1e74:	80 31       	cpi	r24, 0x10	; 16
    1e76:	91 05       	cpc	r25, r1
    1e78:	31 f7       	brne	.-52     	; 0x1e46 <eMBRegisterCB+0x1a>
    1e7a:	19 c0       	rjmp	.+50     	; 0x1eae <eMBRegisterCB+0x82>
    1e7c:	e4 e0       	ldi	r30, 0x04	; 4
    1e7e:	f1 e0       	ldi	r31, 0x01	; 1
    1e80:	20 e0       	ldi	r18, 0x00	; 0
    1e82:	30 e0       	ldi	r19, 0x00	; 0
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1e84:	80 81       	ld	r24, Z
    1e86:	84 17       	cp	r24, r20
    1e88:	59 f4       	brne	.+22     	; 0x1ea0 <eMBRegisterCB+0x74>
                {
                    xFuncHandlers[i].ucFunctionCode = 0;
    1e8a:	f9 01       	movw	r30, r18
    1e8c:	ee 0f       	add	r30, r30
    1e8e:	ff 1f       	adc	r31, r31
    1e90:	e2 0f       	add	r30, r18
    1e92:	f3 1f       	adc	r31, r19
    1e94:	ec 5f       	subi	r30, 0xFC	; 252
    1e96:	fe 4f       	sbci	r31, 0xFE	; 254
    1e98:	10 82       	st	Z, r1
                    xFuncHandlers[i].pxHandler = NULL;
    1e9a:	12 82       	std	Z+2, r1	; 0x02
    1e9c:	11 82       	std	Z+1, r1	; 0x01
    1e9e:	09 c0       	rjmp	.+18     	; 0x1eb2 <eMBRegisterCB+0x86>
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1ea0:	2f 5f       	subi	r18, 0xFF	; 255
    1ea2:	3f 4f       	sbci	r19, 0xFF	; 255
    1ea4:	33 96       	adiw	r30, 0x03	; 3
    1ea6:	20 31       	cpi	r18, 0x10	; 16
    1ea8:	31 05       	cpc	r19, r1
    1eaa:	61 f7       	brne	.-40     	; 0x1e84 <eMBRegisterCB+0x58>
    1eac:	02 c0       	rjmp	.+4      	; 0x1eb2 <eMBRegisterCB+0x86>
    1eae:	84 e0       	ldi	r24, 0x04	; 4
    1eb0:	01 c0       	rjmp	.+2      	; 0x1eb4 <eMBRegisterCB+0x88>
    1eb2:	80 e0       	ldi	r24, 0x00	; 0
                }
            }
            /* Remove can't fail. */
            eStatus = MB_ENOERR;
        }
        EXIT_CRITICAL_SECTION(  );
    1eb4:	78 94       	sei
    else
    {
        eStatus = MB_EINVAL;
    }
    return eStatus;
}
    1eb6:	08 95       	ret

00001eb8 <eMBClose>:
eMBErrorCode
eMBClose( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1eb8:	80 91 03 01 	lds	r24, 0x0103
    1ebc:	81 30       	cpi	r24, 0x01	; 1
    1ebe:	11 f0       	breq	.+4      	; 0x1ec4 <eMBClose+0xc>
    1ec0:	86 e0       	ldi	r24, 0x06	; 6
    1ec2:	08 95       	ret
    {
        if( pvMBFrameCloseCur != NULL )
    1ec4:	e0 91 a4 03 	lds	r30, 0x03A4
    1ec8:	f0 91 a5 03 	lds	r31, 0x03A5
    1ecc:	30 97       	sbiw	r30, 0x00	; 0
    1ece:	11 f4       	brne	.+4      	; 0x1ed4 <eMBClose+0x1c>
    1ed0:	80 e0       	ldi	r24, 0x00	; 0
    1ed2:	08 95       	ret
        {
            pvMBFrameCloseCur(  );
    1ed4:	09 95       	icall
    1ed6:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1ed8:	08 95       	ret

00001eda <eMBEnable>:
eMBErrorCode
eMBEnable( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1eda:	80 91 03 01 	lds	r24, 0x0103
    1ede:	81 30       	cpi	r24, 0x01	; 1
    1ee0:	11 f0       	breq	.+4      	; 0x1ee6 <eMBEnable+0xc>
    1ee2:	86 e0       	ldi	r24, 0x06	; 6
    1ee4:	08 95       	ret
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
    1ee6:	e0 91 9e 03 	lds	r30, 0x039E
    1eea:	f0 91 9f 03 	lds	r31, 0x039F
    1eee:	09 95       	icall
        eMBState = STATE_ENABLED;
    1ef0:	10 92 03 01 	sts	0x0103, r1
    1ef4:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1ef6:	08 95       	ret

00001ef8 <eMBDisable>:
eMBErrorCode
eMBDisable( void )
{
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
    1ef8:	80 91 03 01 	lds	r24, 0x0103
    1efc:	88 23       	and	r24, r24
    1efe:	51 f4       	brne	.+20     	; 0x1f14 <eMBDisable+0x1c>
    {
        pvMBFrameStopCur(  );
    1f00:	e0 91 a0 03 	lds	r30, 0x03A0
    1f04:	f0 91 a1 03 	lds	r31, 0x03A1
    1f08:	09 95       	icall
        eMBState = STATE_DISABLED;
    1f0a:	81 e0       	ldi	r24, 0x01	; 1
    1f0c:	80 93 03 01 	sts	0x0103, r24
    1f10:	80 e0       	ldi	r24, 0x00	; 0
    1f12:	08 95       	ret
        eStatus = MB_ENOERR;
    }
    else if( eMBState == STATE_DISABLED )
    1f14:	81 30       	cpi	r24, 0x01	; 1
    1f16:	11 f0       	breq	.+4      	; 0x1f1c <eMBDisable+0x24>
    1f18:	86 e0       	ldi	r24, 0x06	; 6
    1f1a:	08 95       	ret
    1f1c:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1f1e:	08 95       	ret

00001f20 <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
    1f20:	df 93       	push	r29
    1f22:	cf 93       	push	r28
    1f24:	0f 92       	push	r0
    1f26:	cd b7       	in	r28, 0x3d	; 61
    1f28:	de b7       	in	r29, 0x3e	; 62
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    1f2a:	80 91 03 01 	lds	r24, 0x0103
    1f2e:	88 23       	and	r24, r24
    1f30:	11 f0       	breq	.+4      	; 0x1f36 <eMBPoll+0x16>
    1f32:	86 e0       	ldi	r24, 0x06	; 6
    1f34:	7c c0       	rjmp	.+248    	; 0x202e <eMBPoll+0x10e>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
    1f36:	ce 01       	movw	r24, r28
    1f38:	01 96       	adiw	r24, 0x01	; 1
    1f3a:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <xMBPortEventGet>
    1f3e:	81 30       	cpi	r24, 0x01	; 1
    1f40:	09 f0       	breq	.+2      	; 0x1f44 <eMBPoll+0x24>
    1f42:	74 c0       	rjmp	.+232    	; 0x202c <eMBPoll+0x10c>
    {
        switch ( eEvent )
    1f44:	99 81       	ldd	r25, Y+1	; 0x01
    1f46:	91 30       	cpi	r25, 0x01	; 1
    1f48:	21 f0       	breq	.+8      	; 0x1f52 <eMBPoll+0x32>
    1f4a:	92 30       	cpi	r25, 0x02	; 2
    1f4c:	09 f0       	breq	.+2      	; 0x1f50 <eMBPoll+0x30>
    1f4e:	6e c0       	rjmp	.+220    	; 0x202c <eMBPoll+0x10c>
    1f50:	1b c0       	rjmp	.+54     	; 0x1f88 <eMBPoll+0x68>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
    1f52:	e0 91 a2 03 	lds	r30, 0x03A2
    1f56:	f0 91 a3 03 	lds	r31, 0x03A3
    1f5a:	87 e9       	ldi	r24, 0x97	; 151
    1f5c:	93 e0       	ldi	r25, 0x03	; 3
    1f5e:	68 e9       	ldi	r22, 0x98	; 152
    1f60:	73 e0       	ldi	r23, 0x03	; 3
    1f62:	44 e9       	ldi	r20, 0x94	; 148
    1f64:	53 e0       	ldi	r21, 0x03	; 3
    1f66:	09 95       	icall
            if( eStatus == MB_ENOERR )
    1f68:	88 23       	and	r24, r24
    1f6a:	09 f0       	breq	.+2      	; 0x1f6e <eMBPoll+0x4e>
    1f6c:	5f c0       	rjmp	.+190    	; 0x202c <eMBPoll+0x10c>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
    1f6e:	90 91 97 03 	lds	r25, 0x0397
    1f72:	80 91 9a 03 	lds	r24, 0x039A
    1f76:	98 17       	cp	r25, r24
    1f78:	19 f0       	breq	.+6      	; 0x1f80 <eMBPoll+0x60>
    1f7a:	99 23       	and	r25, r25
    1f7c:	09 f0       	breq	.+2      	; 0x1f80 <eMBPoll+0x60>
    1f7e:	56 c0       	rjmp	.+172    	; 0x202c <eMBPoll+0x10c>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
    1f80:	82 e0       	ldi	r24, 0x02	; 2
    1f82:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <xMBPortEventPost>
    1f86:	52 c0       	rjmp	.+164    	; 0x202c <eMBPoll+0x10c>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
    1f88:	a0 91 98 03 	lds	r26, 0x0398
    1f8c:	b0 91 99 03 	lds	r27, 0x0399
    1f90:	3c 91       	ld	r19, X
    1f92:	30 93 96 03 	sts	0x0396, r19
            eException = MB_EX_ILLEGAL_FUNCTION;
    1f96:	80 93 93 03 	sts	0x0393, r24
    1f9a:	e4 e0       	ldi	r30, 0x04	; 4
    1f9c:	f1 e0       	ldi	r31, 0x01	; 1
    1f9e:	80 e0       	ldi	r24, 0x00	; 0
    1fa0:	90 e0       	ldi	r25, 0x00	; 0
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
    1fa2:	20 81       	ld	r18, Z
    1fa4:	22 23       	and	r18, r18
    1fa6:	c1 f0       	breq	.+48     	; 0x1fd8 <eMBPoll+0xb8>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1fa8:	23 17       	cp	r18, r19
    1faa:	89 f4       	brne	.+34     	; 0x1fce <eMBPoll+0xae>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
    1fac:	fc 01       	movw	r30, r24
    1fae:	ee 0f       	add	r30, r30
    1fb0:	ff 1f       	adc	r31, r31
    1fb2:	e8 0f       	add	r30, r24
    1fb4:	f9 1f       	adc	r31, r25
    1fb6:	ec 5f       	subi	r30, 0xFC	; 252
    1fb8:	fe 4f       	sbci	r31, 0xFE	; 254
    1fba:	01 80       	ldd	r0, Z+1	; 0x01
    1fbc:	f2 81       	ldd	r31, Z+2	; 0x02
    1fbe:	e0 2d       	mov	r30, r0
    1fc0:	cd 01       	movw	r24, r26
    1fc2:	64 e9       	ldi	r22, 0x94	; 148
    1fc4:	73 e0       	ldi	r23, 0x03	; 3
    1fc6:	09 95       	icall
    1fc8:	80 93 93 03 	sts	0x0393, r24
    1fcc:	05 c0       	rjmp	.+10     	; 0x1fd8 <eMBPoll+0xb8>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1fce:	01 96       	adiw	r24, 0x01	; 1
    1fd0:	33 96       	adiw	r30, 0x03	; 3
    1fd2:	80 31       	cpi	r24, 0x10	; 16
    1fd4:	91 05       	cpc	r25, r1
    1fd6:	29 f7       	brne	.-54     	; 0x1fa2 <eMBPoll+0x82>
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
    1fd8:	80 91 97 03 	lds	r24, 0x0397
    1fdc:	88 23       	and	r24, r24
    1fde:	31 f1       	breq	.+76     	; 0x202c <eMBPoll+0x10c>
            {
                if( eException != MB_EX_NONE )
    1fe0:	90 91 93 03 	lds	r25, 0x0393
    1fe4:	99 23       	and	r25, r25
    1fe6:	99 f0       	breq	.+38     	; 0x200e <eMBPoll+0xee>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
    1fe8:	e0 91 98 03 	lds	r30, 0x0398
    1fec:	f0 91 99 03 	lds	r31, 0x0399
    1ff0:	80 91 96 03 	lds	r24, 0x0396
    1ff4:	80 68       	ori	r24, 0x80	; 128
    1ff6:	80 83       	st	Z, r24
                    ucMBFrame[usLength++] = eException;
    1ff8:	e0 91 98 03 	lds	r30, 0x0398
    1ffc:	f0 91 99 03 	lds	r31, 0x0399
    2000:	91 83       	std	Z+1, r25	; 0x01
    2002:	82 e0       	ldi	r24, 0x02	; 2
    2004:	90 e0       	ldi	r25, 0x00	; 0
    2006:	90 93 95 03 	sts	0x0395, r25
    200a:	80 93 94 03 	sts	0x0394, r24
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
    200e:	60 91 98 03 	lds	r22, 0x0398
    2012:	70 91 99 03 	lds	r23, 0x0399
    2016:	40 91 94 03 	lds	r20, 0x0394
    201a:	50 91 95 03 	lds	r21, 0x0395
    201e:	e0 91 9c 03 	lds	r30, 0x039C
    2022:	f0 91 9d 03 	lds	r31, 0x039D
    2026:	80 91 9a 03 	lds	r24, 0x039A
    202a:	09 95       	icall
    202c:	80 e0       	ldi	r24, 0x00	; 0
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
    202e:	0f 90       	pop	r0
    2030:	cf 91       	pop	r28
    2032:	df 91       	pop	r29
    2034:	08 95       	ret

00002036 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    2036:	ef 92       	push	r14
    2038:	ff 92       	push	r15
    203a:	0f 93       	push	r16
    203c:	1f 93       	push	r17
    203e:	f8 2e       	mov	r15, r24
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
    2040:	86 2f       	mov	r24, r22
    2042:	81 50       	subi	r24, 0x01	; 1
    2044:	87 3f       	cpi	r24, 0xF7	; 247
    2046:	08 f0       	brcs	.+2      	; 0x204a <eMBInit+0x14>
    2048:	83 c0       	rjmp	.+262    	; 0x2150 <eMBInit+0x11a>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
    204a:	60 93 9a 03 	sts	0x039A, r22

        switch ( eMode )
    204e:	ff 20       	and	r15, r15
    2050:	29 f0       	breq	.+10     	; 0x205c <eMBInit+0x26>
    2052:	81 e0       	ldi	r24, 0x01	; 1
    2054:	f8 16       	cp	r15, r24
    2056:	09 f0       	breq	.+2      	; 0x205a <eMBInit+0x24>
    2058:	7b c0       	rjmp	.+246    	; 0x2150 <eMBInit+0x11a>
    205a:	36 c0       	rjmp	.+108    	; 0x20c8 <eMBInit+0x92>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
    205c:	8d e5       	ldi	r24, 0x5D	; 93
    205e:	97 e0       	ldi	r25, 0x07	; 7
    2060:	90 93 9f 03 	sts	0x039F, r25
    2064:	80 93 9e 03 	sts	0x039E, r24
            pvMBFrameStopCur = eMBRTUStop;
    2068:	80 ed       	ldi	r24, 0xD0	; 208
    206a:	96 e0       	ldi	r25, 0x06	; 6
    206c:	90 93 a1 03 	sts	0x03A1, r25
    2070:	80 93 a0 03 	sts	0x03A0, r24
            peMBFrameSendCur = eMBRTUSend;
    2074:	88 e6       	ldi	r24, 0x68	; 104
    2076:	97 e0       	ldi	r25, 0x07	; 7
    2078:	90 93 9d 03 	sts	0x039D, r25
    207c:	80 93 9c 03 	sts	0x039C, r24
            peMBFrameReceiveCur = eMBRTUReceive;
    2080:	85 eb       	ldi	r24, 0xB5	; 181
    2082:	97 e0       	ldi	r25, 0x07	; 7
    2084:	90 93 a3 03 	sts	0x03A3, r25
    2088:	80 93 a2 03 	sts	0x03A2, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    208c:	10 92 a5 03 	sts	0x03A5, r1
    2090:	10 92 a4 03 	sts	0x03A4, r1
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
    2094:	84 e1       	ldi	r24, 0x14	; 20
    2096:	97 e0       	ldi	r25, 0x07	; 7
    2098:	90 93 14 07 	sts	0x0714, r25
    209c:	80 93 13 07 	sts	0x0713, r24
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
    20a0:	89 ed       	ldi	r24, 0xD9	; 217
    20a2:	96 e0       	ldi	r25, 0x06	; 6
    20a4:	90 93 10 07 	sts	0x0710, r25
    20a8:	80 93 0f 07 	sts	0x070F, r24
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
    20ac:	89 eb       	ldi	r24, 0xB9	; 185
    20ae:	96 e0       	ldi	r25, 0x06	; 6
    20b0:	90 93 12 07 	sts	0x0712, r25
    20b4:	80 93 11 07 	sts	0x0711, r24

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    20b8:	86 2f       	mov	r24, r22
    20ba:	64 2f       	mov	r22, r20
    20bc:	a9 01       	movw	r20, r18
    20be:	98 01       	movw	r18, r16
    20c0:	0e 2d       	mov	r16, r14
    20c2:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <eMBRTUInit>
    20c6:	35 c0       	rjmp	.+106    	; 0x2132 <eMBInit+0xfc>
            break;
#endif
#if MB_ASCII_ENABLED > 0
        case MB_ASCII:
            pvMBFrameStartCur = eMBASCIIStart;
    20c8:	85 e4       	ldi	r24, 0x45	; 69
    20ca:	99 e0       	ldi	r25, 0x09	; 9
    20cc:	90 93 9f 03 	sts	0x039F, r25
    20d0:	80 93 9e 03 	sts	0x039E, r24
            pvMBFrameStopCur = eMBASCIIStop;
    20d4:	8c e3       	ldi	r24, 0x3C	; 60
    20d6:	99 e0       	ldi	r25, 0x09	; 9
    20d8:	90 93 a1 03 	sts	0x03A1, r25
    20dc:	80 93 a0 03 	sts	0x03A0, r24
            peMBFrameSendCur = eMBASCIISend;
    20e0:	88 ef       	ldi	r24, 0xF8	; 248
    20e2:	98 e0       	ldi	r25, 0x08	; 8
    20e4:	90 93 9d 03 	sts	0x039D, r25
    20e8:	80 93 9c 03 	sts	0x039C, r24
            peMBFrameReceiveCur = eMBASCIIReceive;
    20ec:	83 e2       	ldi	r24, 0x23	; 35
    20ee:	98 e0       	ldi	r25, 0x08	; 8
    20f0:	90 93 a3 03 	sts	0x03A3, r25
    20f4:	80 93 a2 03 	sts	0x03A2, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    20f8:	10 92 a5 03 	sts	0x03A5, r1
    20fc:	10 92 a4 03 	sts	0x03A4, r1
            pxMBFrameCBByteReceived = xMBASCIIReceiveFSM;
    2100:	81 e5       	ldi	r24, 0x51	; 81
    2102:	99 e0       	ldi	r25, 0x09	; 9
    2104:	90 93 14 07 	sts	0x0714, r25
    2108:	80 93 13 07 	sts	0x0713, r24
            pxMBFrameCBTransmitterEmpty = xMBASCIITransmitFSM;
    210c:	85 e6       	ldi	r24, 0x65	; 101
    210e:	98 e0       	ldi	r25, 0x08	; 8
    2110:	90 93 10 07 	sts	0x0710, r25
    2114:	80 93 0f 07 	sts	0x070F, r24
            pxMBPortCBTimerExpired = xMBASCIITimerT1SExpired;
    2118:	8a e5       	ldi	r24, 0x5A	; 90
    211a:	98 e0       	ldi	r25, 0x08	; 8
    211c:	90 93 12 07 	sts	0x0712, r25
    2120:	80 93 11 07 	sts	0x0711, r24

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    2124:	86 2f       	mov	r24, r22
    2126:	64 2f       	mov	r22, r20
    2128:	a9 01       	movw	r20, r18
    212a:	98 01       	movw	r18, r16
    212c:	0e 2d       	mov	r16, r14
    212e:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <eMBASCIIInit>
    2132:	18 2f       	mov	r17, r24
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
    2134:	88 23       	and	r24, r24
    2136:	69 f4       	brne	.+26     	; 0x2152 <eMBInit+0x11c>
        {
            if( !xMBPortEventInit(  ) )
    2138:	0e 94 87 0d 	call	0x1b0e	; 0x1b0e <xMBPortEventInit>
    213c:	88 23       	and	r24, r24
    213e:	11 f4       	brne	.+4      	; 0x2144 <eMBInit+0x10e>
    2140:	13 e0       	ldi	r17, 0x03	; 3
    2142:	07 c0       	rjmp	.+14     	; 0x2152 <eMBInit+0x11c>
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
    2144:	f0 92 9b 03 	sts	0x039B, r15
                eMBState = STATE_DISABLED;
    2148:	81 e0       	ldi	r24, 0x01	; 1
    214a:	80 93 03 01 	sts	0x0103, r24
    214e:	01 c0       	rjmp	.+2      	; 0x2152 <eMBInit+0x11c>
    2150:	12 e0       	ldi	r17, 0x02	; 2
            }
        }
    }
    return eStatus;
}
    2152:	81 2f       	mov	r24, r17
    2154:	1f 91       	pop	r17
    2156:	0f 91       	pop	r16
    2158:	ff 90       	pop	r15
    215a:	ef 90       	pop	r14
    215c:	08 95       	ret

0000215e <readDigitalInput>:
#include "../main.h"
#include "digital_in_out_func.h"

void readDigitalInput( uint8_t in[25] )
{
    215e:	dc 01       	movw	r26, r24
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
    2160:	53 b3       	in	r21, 0x13	; 19
	in1 = PIND;
    2162:	40 b3       	in	r20, 0x10	; 16
    2164:	fc 01       	movw	r30, r24
    2166:	30 e0       	ldi	r19, 0x00	; 0
    2168:	20 e8       	ldi	r18, 0x80	; 128

	for( i = 0; i < 8; i++ ) {
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
    216a:	82 2f       	mov	r24, r18
    216c:	85 23       	and	r24, r21
    216e:	90 81       	ld	r25, Z
    2170:	88 23       	and	r24, r24
    2172:	11 f0       	breq	.+4      	; 0x2178 <readDigitalInput+0x1a>
    2174:	91 60       	ori	r25, 0x01	; 1
    2176:	01 c0       	rjmp	.+2      	; 0x217a <readDigitalInput+0x1c>
    2178:	9e 7f       	andi	r25, 0xFE	; 254
    217a:	90 83       	st	Z, r25
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
    217c:	82 2f       	mov	r24, r18
    217e:	84 23       	and	r24, r20
    2180:	90 85       	ldd	r25, Z+8	; 0x08
    2182:	88 23       	and	r24, r24
    2184:	11 f0       	breq	.+4      	; 0x218a <readDigitalInput+0x2c>
    2186:	91 60       	ori	r25, 0x01	; 1
    2188:	01 c0       	rjmp	.+2      	; 0x218c <readDigitalInput+0x2e>
    218a:	9e 7f       	andi	r25, 0xFE	; 254
    218c:	90 87       	std	Z+8, r25	; 0x08
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
	in1 = PIND;

	for( i = 0; i < 8; i++ ) {
    218e:	3f 5f       	subi	r19, 0xFF	; 255
    2190:	31 96       	adiw	r30, 0x01	; 1
    2192:	38 30       	cpi	r19, 0x08	; 8
    2194:	11 f0       	breq	.+4      	; 0x219a <readDigitalInput+0x3c>
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
		bit_mask >>= 1;
    2196:	26 95       	lsr	r18
    2198:	e8 cf       	rjmp	.-48     	; 0x216a <readDigitalInput+0xc>
	}

	( PING & MCU_VCC_FB0_bm ) ? ( in[ 20 ] = 1 ) : ( in[ 20 ] = 0 );
    219a:	80 91 63 00 	lds	r24, 0x0063
    219e:	84 ff       	sbrs	r24, 4
    21a0:	05 c0       	rjmp	.+10     	; 0x21ac <readDigitalInput+0x4e>
    21a2:	81 e0       	ldi	r24, 0x01	; 1
    21a4:	54 96       	adiw	r26, 0x14	; 20
    21a6:	8c 93       	st	X, r24
    21a8:	54 97       	sbiw	r26, 0x14	; 20
    21aa:	03 c0       	rjmp	.+6      	; 0x21b2 <readDigitalInput+0x54>
    21ac:	54 96       	adiw	r26, 0x14	; 20
    21ae:	1c 92       	st	X, r1
    21b0:	54 97       	sbiw	r26, 0x14	; 20
	( PING & MCU_VCC_FB1_bm ) ? ( in[ 21 ] = 1 ) : ( in[ 21 ] = 0 );
    21b2:	80 91 63 00 	lds	r24, 0x0063
    21b6:	83 ff       	sbrs	r24, 3
    21b8:	05 c0       	rjmp	.+10     	; 0x21c4 <readDigitalInput+0x66>
    21ba:	81 e0       	ldi	r24, 0x01	; 1
    21bc:	55 96       	adiw	r26, 0x15	; 21
    21be:	8c 93       	st	X, r24
    21c0:	55 97       	sbiw	r26, 0x15	; 21
    21c2:	03 c0       	rjmp	.+6      	; 0x21ca <readDigitalInput+0x6c>
    21c4:	55 96       	adiw	r26, 0x15	; 21
    21c6:	1c 92       	st	X, r1
    21c8:	55 97       	sbiw	r26, 0x15	; 21
	( PINE & MCU_DO_DIAG0_bm ) ? ( in[ 22 ] = 1 ) : ( in[ 22 ] = 0 );
    21ca:	0f 9b       	sbis	0x01, 7	; 1
    21cc:	05 c0       	rjmp	.+10     	; 0x21d8 <readDigitalInput+0x7a>
    21ce:	81 e0       	ldi	r24, 0x01	; 1
    21d0:	56 96       	adiw	r26, 0x16	; 22
    21d2:	8c 93       	st	X, r24
    21d4:	56 97       	sbiw	r26, 0x16	; 22
    21d6:	03 c0       	rjmp	.+6      	; 0x21de <readDigitalInput+0x80>
    21d8:	56 96       	adiw	r26, 0x16	; 22
    21da:	1c 92       	st	X, r1
    21dc:	56 97       	sbiw	r26, 0x16	; 22
	( PINE & MCU_DO_DIAG1_bm ) ? ( in[ 23 ] = 1 ) : ( in[ 23 ] = 0 );
    21de:	0b 9b       	sbis	0x01, 3	; 1
    21e0:	05 c0       	rjmp	.+10     	; 0x21ec <readDigitalInput+0x8e>
    21e2:	81 e0       	ldi	r24, 0x01	; 1
    21e4:	57 96       	adiw	r26, 0x17	; 23
    21e6:	8c 93       	st	X, r24
    21e8:	57 97       	sbiw	r26, 0x17	; 23
    21ea:	03 c0       	rjmp	.+6      	; 0x21f2 <readDigitalInput+0x94>
    21ec:	57 96       	adiw	r26, 0x17	; 23
    21ee:	1c 92       	st	X, r1
    21f0:	57 97       	sbiw	r26, 0x17	; 23

	( PINB & MCU_RUN_STOP_bm ) ? ( in[ 24 ] = 1 ) : ( in[ 24 ] = 0 );
    21f2:	b7 9b       	sbis	0x16, 7	; 22
    21f4:	04 c0       	rjmp	.+8      	; 0x21fe <readDigitalInput+0xa0>
    21f6:	81 e0       	ldi	r24, 0x01	; 1
    21f8:	58 96       	adiw	r26, 0x18	; 24
    21fa:	8c 93       	st	X, r24
    21fc:	08 95       	ret
    21fe:	58 96       	adiw	r26, 0x18	; 24
    2200:	1c 92       	st	X, r1
    2202:	08 95       	ret

00002204 <initDigitalInput>:
}

void initDigitalInput( void )
{
	DDRC = (uint8_t)~(
    2204:	14 ba       	out	0x14, r1	; 20
		MCU_DI0_bm | MCU_DI1_bm | MCU_DI2_bm | MCU_DI3_bm |
		MCU_DI4_bm | MCU_DI5_bm | MCU_DI6_bm | MCU_DI7_bm
	);

	DDRD = (uint8_t)~(
    2206:	11 ba       	out	0x11, r1	; 17
		MCU_DI8_bm | MCU_DI9_bm | MCU_DI10_bm | MCU_DI11_bm |
		MCU_DI12_bm | MCU_DI13_bm | MCU_DI14_bm | MCU_DI15_bm
	);
}
    2208:	08 95       	ret

0000220a <writeDigitalOutput>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeDigitalOutput( uint8_t out[16] )
{
    220a:	fc 01       	movw	r30, r24
    220c:	30 e0       	ldi	r19, 0x00	; 0
    220e:	20 e0       	ldi	r18, 0x00	; 0
    2210:	40 e0       	ldi	r20, 0x00	; 0
    2212:	90 e8       	ldi	r25, 0x80	; 128
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
    2214:	80 81       	ld	r24, Z
    2216:	80 fd       	sbrc	r24, 0
    2218:	29 2b       	or	r18, r25
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
    221a:	80 85       	ldd	r24, Z+8	; 0x08
    221c:	80 fd       	sbrc	r24, 0
    221e:	49 2b       	or	r20, r25

void writeDigitalOutput( uint8_t out[16] )
{
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
    2220:	3f 5f       	subi	r19, 0xFF	; 255
    2222:	31 96       	adiw	r30, 0x01	; 1
    2224:	38 30       	cpi	r19, 0x08	; 8
    2226:	11 f0       	breq	.+4      	; 0x222c <writeDigitalOutput+0x22>
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
		bit_mask >>= 1;
    2228:	96 95       	lsr	r25
    222a:	f4 cf       	rjmp	.-24     	; 0x2214 <writeDigitalOutput+0xa>
	}

	PORTA = out0;
    222c:	2b bb       	out	0x1b, r18	; 27
	PORTB &= ~MCU_DO_CS0_bm;
    222e:	c6 98       	cbi	0x18, 6	; 24
	asm("nop\n");
    2230:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    2232:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    2234:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    2236:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    2238:	00 00       	nop
	PORTB |= MCU_DO_CS0_bm;
    223a:	c6 9a       	sbi	0x18, 6	; 24

	PORTA = out1;
    223c:	4b bb       	out	0x1b, r20	; 27
	PORTE &= ~MCU_DO_CS1_bm;
    223e:	1c 98       	cbi	0x03, 4	; 3
	asm("nop\n");
    2240:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    2242:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    2244:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    2246:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    2248:	00 00       	nop
	PORTE |= MCU_DO_CS1_bm;
    224a:	1c 9a       	sbi	0x03, 4	; 3

	PORTA = 0;
    224c:	1b ba       	out	0x1b, r1	; 27
}
    224e:	08 95       	ret

00002250 <initDigitalOutput>:

void initDigitalOutput(void)
{
	PORTE &= ~MCU_DO_DIS_bm;
    2250:	1d 98       	cbi	0x03, 5	; 3
	PORTE |= MCU_DO_CS1_bm | MCU_DO_WR_bm;
    2252:	83 b1       	in	r24, 0x03	; 3
    2254:	80 65       	ori	r24, 0x50	; 80
    2256:	83 b9       	out	0x03, r24	; 3
	DDRE |= MCU_DO_WR_bm | MCU_DO_DIS_bm | MCU_DO_CS1_bm;
    2258:	82 b1       	in	r24, 0x02	; 2
    225a:	80 67       	ori	r24, 0x70	; 112
    225c:	82 b9       	out	0x02, r24	; 2

	PORTA = 0;
    225e:	1b ba       	out	0x1b, r1	; 27
	DDRA =
    2260:	8f ef       	ldi	r24, 0xFF	; 255
    2262:	8a bb       	out	0x1a, r24	; 26
	(
		MCU_D7_bm | MCU_D6_bm | MCU_D5_bm | MCU_D4_bm |
		MCU_D3_bm | MCU_D2_bm | MCU_D1_bm | MCU_D0_bm
	);

	PORTB |= MCU_DO_CS0_bm;
    2264:	c6 9a       	sbi	0x18, 6	; 24
	DDRB |= MCU_DO_CS0_bm;
    2266:	be 9a       	sbi	0x17, 6	; 23

	PORTE |= MCU_DO_DIS_bm;
    2268:	1d 9a       	sbi	0x03, 5	; 3
}
    226a:	08 95       	ret

0000226c <readAddressSwitch>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint8_t readAddressSwitch(void)
{
    226c:	40 e0       	ldi	r20, 0x00	; 0
    226e:	20 e0       	ldi	r18, 0x00	; 0
    2270:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
		PORTF &= ~( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    2272:	80 91 62 00 	lds	r24, 0x0062
    2276:	88 7f       	andi	r24, 0xF8	; 248
    2278:	80 93 62 00 	sts	0x0062, r24
		PORTF |= i;
    227c:	80 91 62 00 	lds	r24, 0x0062
    2280:	82 2b       	or	r24, r18
    2282:	80 93 62 00 	sts	0x0062, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    2286:	00 00       	nop
    2288:	00 00       	nop
    228a:	00 00       	nop
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
    228c:	80 b1       	in	r24, 0x00	; 0
    228e:	90 e0       	ldi	r25, 0x00	; 0
    2290:	53 e0       	ldi	r21, 0x03	; 3
    2292:	96 95       	lsr	r25
    2294:	87 95       	ror	r24
    2296:	5a 95       	dec	r21
    2298:	e1 f7       	brne	.-8      	; 0x2292 <readAddressSwitch+0x26>
    229a:	81 70       	andi	r24, 0x01	; 1
    229c:	90 70       	andi	r25, 0x00	; 0
    229e:	02 2e       	mov	r0, r18
    22a0:	02 c0       	rjmp	.+4      	; 0x22a6 <readAddressSwitch+0x3a>
    22a2:	88 0f       	add	r24, r24
    22a4:	99 1f       	adc	r25, r25
    22a6:	0a 94       	dec	r0
    22a8:	e2 f7       	brpl	.-8      	; 0x22a2 <readAddressSwitch+0x36>
    22aa:	48 2b       	or	r20, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    22ac:	00 00       	nop
    22ae:	00 00       	nop
    22b0:	00 00       	nop
    22b2:	2f 5f       	subi	r18, 0xFF	; 255
    22b4:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t readAddressSwitch(void)
{
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
    22b6:	28 30       	cpi	r18, 0x08	; 8
    22b8:	31 05       	cpc	r19, r1
    22ba:	d9 f6       	brne	.-74     	; 0x2272 <readAddressSwitch+0x6>
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
		asm("nop\n");asm("nop\n");asm("nop\n");
	}

	return address;
}
    22bc:	84 2f       	mov	r24, r20
    22be:	08 95       	ret

000022c0 <initAddressSwitch>:

void initAddressSwitch(void)
{
	DDRF &= ~( MCU_RS485_AN_bm );
    22c0:	e1 e6       	ldi	r30, 0x61	; 97
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	80 81       	ld	r24, Z
    22c6:	87 7f       	andi	r24, 0xF7	; 247
    22c8:	80 83       	st	Z, r24
	DDRF |= ( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    22ca:	80 81       	ld	r24, Z
    22cc:	87 60       	ori	r24, 0x07	; 7
    22ce:	80 83       	st	Z, r24
}
    22d0:	08 95       	ret

000022d2 <writeHmiLed>:
	PORTE |= MCU_DO_DIS_bm;
}
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeHmiLed( uint8_t in[40] )
{
    22d2:	ef 92       	push	r14
    22d4:	ff 92       	push	r15
    22d6:	0f 93       	push	r16
    22d8:	1f 93       	push	r17
    22da:	df 93       	push	r29
    22dc:	cf 93       	push	r28
    22de:	00 d0       	rcall	.+0      	; 0x22e0 <writeHmiLed+0xe>
    22e0:	00 d0       	rcall	.+0      	; 0x22e2 <writeHmiLed+0x10>
    22e2:	0f 92       	push	r0
    22e4:	cd b7       	in	r28, 0x3d	; 61
    22e6:	de b7       	in	r29, 0x3e	; 62
    22e8:	8c 01       	movw	r16, r24
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };
    22ea:	fe 01       	movw	r30, r28
    22ec:	31 96       	adiw	r30, 0x01	; 1
    22ee:	85 e0       	ldi	r24, 0x05	; 5
    22f0:	df 01       	movw	r26, r30
    22f2:	1d 92       	st	X+, r1
    22f4:	8a 95       	dec	r24
    22f6:	e9 f7       	brne	.-6      	; 0x22f2 <writeHmiLed+0x20>
    22f8:	80 e0       	ldi	r24, 0x00	; 0
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    22fa:	7f 01       	movw	r14, r30
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
		n = i>>2;
    22fc:	48 2f       	mov	r20, r24
    22fe:	60 e1       	ldi	r22, 0x10	; 16
    2300:	51 e0       	ldi	r21, 0x01	; 1
    2302:	86 95       	lsr	r24
    2304:	86 95       	lsr	r24
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    2306:	97 01       	movw	r18, r14
    2308:	28 0f       	add	r18, r24
    230a:	31 1d       	adc	r19, r1
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    230c:	94 2f       	mov	r25, r20
    230e:	9c 5f       	subi	r25, 0xFC	; 252
			if( 1 & in[ i +  0 ] ) {
    2310:	a4 2f       	mov	r26, r20
    2312:	b0 e0       	ldi	r27, 0x00	; 0
    2314:	f8 01       	movw	r30, r16
    2316:	ea 0f       	add	r30, r26
    2318:	fb 1f       	adc	r31, r27
    231a:	80 81       	ld	r24, Z
    231c:	80 ff       	sbrs	r24, 0
    231e:	04 c0       	rjmp	.+8      	; 0x2328 <writeHmiLed+0x56>
				data[n] |= bit_mask0;
    2320:	f9 01       	movw	r30, r18
    2322:	80 81       	ld	r24, Z
    2324:	86 2b       	or	r24, r22
    2326:	80 83       	st	Z, r24
			}

			if( 1 & in[ i + 20 ] ) {
    2328:	a0 0f       	add	r26, r16
    232a:	b1 1f       	adc	r27, r17
    232c:	54 96       	adiw	r26, 0x14	; 20
    232e:	8c 91       	ld	r24, X
    2330:	80 ff       	sbrs	r24, 0
    2332:	04 c0       	rjmp	.+8      	; 0x233c <writeHmiLed+0x6a>
				data[n] |= bit_mask1;
    2334:	d9 01       	movw	r26, r18
    2336:	8c 91       	ld	r24, X
    2338:	85 2b       	or	r24, r21
    233a:	8c 93       	st	X, r24
			}

			bit_mask0 <<= 1;
			bit_mask1 <<= 1;

			++i;
    233c:	4f 5f       	subi	r20, 0xFF	; 255
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    233e:	49 17       	cp	r20, r25
    2340:	19 f0       	breq	.+6      	; 0x2348 <writeHmiLed+0x76>

			if( 1 & in[ i + 20 ] ) {
				data[n] |= bit_mask1;
			}

			bit_mask0 <<= 1;
    2342:	66 0f       	add	r22, r22
			bit_mask1 <<= 1;
    2344:	55 0f       	add	r21, r21
    2346:	e4 cf       	rjmp	.-56     	; 0x2310 <writeHmiLed+0x3e>
{
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
    2348:	44 31       	cpi	r20, 0x14	; 20
    234a:	11 f0       	breq	.+4      	; 0x2350 <writeHmiLed+0x7e>
    234c:	84 2f       	mov	r24, r20
    234e:	d6 cf       	rjmp	.-84     	; 0x22fc <writeHmiLed+0x2a>

			++i;
		}
	}

	spi_send_byte( data[0] );
    2350:	89 81       	ldd	r24, Y+1	; 0x01
    2352:	0e 94 e9 11 	call	0x23d2	; 0x23d2 <spi_send_byte>
	spi_send_data( &data[1], 4 );
    2356:	ce 01       	movw	r24, r28
    2358:	02 96       	adiw	r24, 0x02	; 2
    235a:	64 e0       	ldi	r22, 0x04	; 4
    235c:	70 e0       	ldi	r23, 0x00	; 0
    235e:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <spi_send_data>

	strobe_hmi_led();
    2362:	c5 9a       	sbi	0x18, 5	; 24
	unstrobe_hmi_led();
    2364:	c5 98       	cbi	0x18, 5	; 24
}
    2366:	0f 90       	pop	r0
    2368:	0f 90       	pop	r0
    236a:	0f 90       	pop	r0
    236c:	0f 90       	pop	r0
    236e:	0f 90       	pop	r0
    2370:	cf 91       	pop	r28
    2372:	df 91       	pop	r29
    2374:	1f 91       	pop	r17
    2376:	0f 91       	pop	r16
    2378:	ff 90       	pop	r15
    237a:	ef 90       	pop	r14
    237c:	08 95       	ret

0000237e <initHmiLed>:

void initHmiLed( void )
{
    237e:	df 93       	push	r29
    2380:	cf 93       	push	r28
    2382:	cd b7       	in	r28, 0x3d	; 61
    2384:	de b7       	in	r29, 0x3e	; 62
    2386:	a8 97       	sbiw	r28, 0x28	; 40
    2388:	0f b6       	in	r0, 0x3f	; 63
    238a:	f8 94       	cli
    238c:	de bf       	out	0x3e, r29	; 62
    238e:	0f be       	out	0x3f, r0	; 63
    2390:	cd bf       	out	0x3d, r28	; 61
	uint8_t buffer[40] = { 0 };
    2392:	fe 01       	movw	r30, r28
    2394:	31 96       	adiw	r30, 0x01	; 1
    2396:	88 e2       	ldi	r24, 0x28	; 40
    2398:	df 01       	movw	r26, r30
    239a:	1d 92       	st	X+, r1
    239c:	8a 95       	dec	r24
    239e:	e9 f7       	brne	.-6      	; 0x239a <initHmiLed+0x1c>

	DDRB |= MCU_CS2_bm;
    23a0:	bd 9a       	sbi	0x17, 5	; 23

	writeHmiLed( buffer );
    23a2:	cf 01       	movw	r24, r30
    23a4:	0e 94 69 11 	call	0x22d2	; 0x22d2 <writeHmiLed>

	strobe_hmi_led();
    23a8:	c5 9a       	sbi	0x18, 5	; 24
	asm("nop\n");
    23aa:	00 00       	nop
	unstrobe_hmi_led();
    23ac:	c5 98       	cbi	0x18, 5	; 24
}
    23ae:	a8 96       	adiw	r28, 0x28	; 40
    23b0:	0f b6       	in	r0, 0x3f	; 63
    23b2:	f8 94       	cli
    23b4:	de bf       	out	0x3e, r29	; 62
    23b6:	0f be       	out	0x3f, r0	; 63
    23b8:	cd bf       	out	0x3d, r28	; 61
    23ba:	cf 91       	pop	r28
    23bc:	df 91       	pop	r29
    23be:	08 95       	ret

000023c0 <spi_init>:
 *
 * By default, the highest SPI frequency available is used.
 */
void spi_init()
{
	if( !(SPCR & (1 << SPE)) ) {
    23c0:	6e 99       	sbic	0x0d, 6	; 13
    23c2:	06 c0       	rjmp	.+12     	; 0x23d0 <spi_init+0x10>
		/* configure pins */
		spi_config_pin_mosi();
    23c4:	ba 9a       	sbi	0x17, 2	; 23
		spi_config_pin_sck();
    23c6:	b9 9a       	sbi	0x17, 1	; 23
		spi_config_pin_miso();
    23c8:	bb 98       	cbi	0x17, 3	; 23
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    23ca:	80 e5       	ldi	r24, 0x50	; 80
    23cc:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    23ce:	70 9a       	sbi	0x0e, 0	; 14
    23d0:	08 95       	ret

000023d2 <spi_send_byte>:
 *
 * \param[in] b The byte to send.
 */
void spi_send_byte(uint8_t b)
{
	SPDR = b;
    23d2:	8f b9       	out	0x0f, r24	; 15
	/* wait for byte to be shifted out */
	while(!(SPSR & (1 << SPIF)));
    23d4:	77 9b       	sbis	0x0e, 7	; 14
    23d6:	fe cf       	rjmp	.-4      	; 0x23d4 <spi_send_byte+0x2>
}
    23d8:	08 95       	ret

000023da <spi_rec_byte>:
 * \returns The received byte.
 */
uint8_t spi_rec_byte()
{
	/* send dummy data for receiving some */
	SPDR = 0xff;
    23da:	8f ef       	ldi	r24, 0xFF	; 255
    23dc:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1 << SPIF)));
    23de:	77 9b       	sbis	0x0e, 7	; 14
    23e0:	fe cf       	rjmp	.-4      	; 0x23de <spi_rec_byte+0x4>

	return SPDR;
    23e2:	8f b1       	in	r24, 0x0f	; 15
}
    23e4:	08 95       	ret

000023e6 <spi_send_data>:
 *
 * \param[in] data A pointer to the buffer which contains the data to send.
 * \param[in] data_len The number of bytes to send.
 */
void spi_send_data(const uint8_t* data, uint16_t data_len)
{
    23e6:	fc 01       	movw	r30, r24
	do {
		uint8_t b = *data++;
    23e8:	81 91       	ld	r24, Z+
		while( !(SPSR & (1 << SPIF)) );
    23ea:	77 9b       	sbis	0x0e, 7	; 14
    23ec:	fe cf       	rjmp	.-4      	; 0x23ea <spi_send_data+0x4>
		SPDR = b;
    23ee:	8f b9       	out	0x0f, r24	; 15
	} while( --data_len );
    23f0:	61 50       	subi	r22, 0x01	; 1
    23f2:	70 40       	sbci	r23, 0x00	; 0
    23f4:	c9 f7       	brne	.-14     	; 0x23e8 <spi_send_data+0x2>

	while( !(SPSR & (1 << SPIF)) );
    23f6:	77 9b       	sbis	0x0e, 7	; 14
    23f8:	fe cf       	rjmp	.-4      	; 0x23f6 <spi_send_data+0x10>
}
    23fa:	08 95       	ret

000023fc <spi_rec_data>:
 *
 * \param[out] buffer A pointer to the buffer into which the data gets written.
 * \param[in] buffer_len The number of bytes to read.
 */
void spi_rec_data(uint8_t* buffer, uint16_t buffer_len)
{
    23fc:	fc 01       	movw	r30, r24
	--buffer;
	do {
		SPDR = 0xff;
    23fe:	9f ef       	ldi	r25, 0xFF	; 255
    2400:	9f b9       	out	0x0f, r25	; 15
		++buffer;
		while( !(SPSR & (1 << SPIF)) );
    2402:	77 9b       	sbis	0x0e, 7	; 14
    2404:	fe cf       	rjmp	.-4      	; 0x2402 <spi_rec_data+0x6>
		*buffer = SPDR;
    2406:	8f b1       	in	r24, 0x0f	; 15
    2408:	81 93       	st	Z+, r24
	} while( --buffer_len );
    240a:	61 50       	subi	r22, 0x01	; 1
    240c:	70 40       	sbci	r23, 0x00	; 0
    240e:	c1 f7       	brne	.-16     	; 0x2400 <spi_rec_data+0x4>
}
    2410:	08 95       	ret

00002412 <spi_low_frequency>:
/**
 * Switches to the lowest SPI frequency possible.
 */
void spi_low_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    2412:	83 e5       	ldi	r24, 0x53	; 83
    2414:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(1<<SPR1) | /* Clock Frequency: f_OSC / 128 */
			(1<<SPR0);
	SPSR &= ~(1<<SPI2X); /* No Doubled Clock Frequency */
    2416:	70 98       	cbi	0x0e, 0	; 14
}
    2418:	08 95       	ret

0000241a <spi_high_frequency>:
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    241a:	80 e5       	ldi	r24, 0x50	; 80
    241c:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    241e:	70 9a       	sbi	0x0e, 0	; 14
}
    2420:	08 95       	ret

00002422 <check_crc16>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint8_t check_crc16( uint8_t *buffer, uint8_t len )
{
    2422:	ef 92       	push	r14
    2424:	ff 92       	push	r15
    2426:	0f 93       	push	r16
    2428:	1f 93       	push	r17
    242a:	7c 01       	movw	r14, r24
    242c:	06 2f       	mov	r16, r22
	uint16_t check_sum;

	check_sum = usMBCRC16( buffer, len );
    242e:	10 e0       	ldi	r17, 0x00	; 0
    2430:	b8 01       	movw	r22, r16
    2432:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <usMBCRC16>
    2436:	bc 01       	movw	r22, r24

	if( ( ( 0xff & check_sum>>0 ) == buffer[ len + 0 ] ) &&
    2438:	9c 01       	movw	r18, r24
    243a:	30 70       	andi	r19, 0x00	; 0
    243c:	f7 01       	movw	r30, r14
    243e:	e0 0f       	add	r30, r16
    2440:	f1 1f       	adc	r31, r17
    2442:	80 81       	ld	r24, Z
    2444:	90 e0       	ldi	r25, 0x00	; 0
    2446:	28 17       	cp	r18, r24
    2448:	39 07       	cpc	r19, r25
    244a:	11 f0       	breq	.+4      	; 0x2450 <check_crc16+0x2e>
    244c:	40 e0       	ldi	r20, 0x00	; 0
    244e:	09 c0       	rjmp	.+18     	; 0x2462 <check_crc16+0x40>
    2450:	40 e0       	ldi	r20, 0x00	; 0
    2452:	27 2f       	mov	r18, r23
    2454:	33 27       	eor	r19, r19
    2456:	81 81       	ldd	r24, Z+1	; 0x01
    2458:	90 e0       	ldi	r25, 0x00	; 0
    245a:	28 17       	cp	r18, r24
    245c:	39 07       	cpc	r19, r25
    245e:	09 f4       	brne	.+2      	; 0x2462 <check_crc16+0x40>
    2460:	41 e0       	ldi	r20, 0x01	; 1
	) {
		return 1;
	}

	return 0;
}
    2462:	84 2f       	mov	r24, r20
    2464:	1f 91       	pop	r17
    2466:	0f 91       	pop	r16
    2468:	ff 90       	pop	r15
    246a:	ef 90       	pop	r14
    246c:	08 95       	ret

0000246e <mbCheckExceptionForResponse>:

	rs485SendBuffer( txBuffer, len );
}

uint8_t mbCheckExceptionForResponse( uint8_t *lpExceptionCode, uint8_t txFunctionCode, uint8_t *rxBuffer, uint8_t len )
{
    246e:	0f 93       	push	r16
    2470:	1f 93       	push	r17
    2472:	cf 93       	push	r28
    2474:	df 93       	push	r29
    2476:	8c 01       	movw	r16, r24
    2478:	ea 01       	movw	r28, r20
	if( ( 0x80 + txFunctionCode ) == rxBuffer[1] ) {
    247a:	70 e0       	ldi	r23, 0x00	; 0
    247c:	60 58       	subi	r22, 0x80	; 128
    247e:	7f 4f       	sbci	r23, 0xFF	; 255
    2480:	89 81       	ldd	r24, Y+1	; 0x01
    2482:	90 e0       	ldi	r25, 0x00	; 0
    2484:	68 17       	cp	r22, r24
    2486:	79 07       	cpc	r23, r25
    2488:	d9 f4       	brne	.+54     	; 0x24c0 <mbCheckExceptionForResponse+0x52>
		if( 5 == len ) {
    248a:	25 30       	cpi	r18, 0x05	; 5
    248c:	c9 f4       	brne	.+50     	; 0x24c0 <mbCheckExceptionForResponse+0x52>
			uint16_t check_sum;

			check_sum = usMBCRC16( rxBuffer, 3 );
    248e:	ca 01       	movw	r24, r20
    2490:	63 e0       	ldi	r22, 0x03	; 3
    2492:	70 e0       	ldi	r23, 0x00	; 0
    2494:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <usMBCRC16>
    2498:	ac 01       	movw	r20, r24

			if( ( ( 0xff & check_sum>>0 ) == rxBuffer[3] ) &&
    249a:	9c 01       	movw	r18, r24
    249c:	30 70       	andi	r19, 0x00	; 0
    249e:	8b 81       	ldd	r24, Y+3	; 0x03
    24a0:	90 e0       	ldi	r25, 0x00	; 0
    24a2:	28 17       	cp	r18, r24
    24a4:	39 07       	cpc	r19, r25
    24a6:	61 f4       	brne	.+24     	; 0x24c0 <mbCheckExceptionForResponse+0x52>
    24a8:	25 2f       	mov	r18, r21
    24aa:	33 27       	eor	r19, r19
    24ac:	8c 81       	ldd	r24, Y+4	; 0x04
    24ae:	90 e0       	ldi	r25, 0x00	; 0
    24b0:	28 17       	cp	r18, r24
    24b2:	39 07       	cpc	r19, r25
    24b4:	29 f4       	brne	.+10     	; 0x24c0 <mbCheckExceptionForResponse+0x52>
				( ( 0xff & check_sum>>8 ) == rxBuffer[4] )
			) {
				*lpExceptionCode = rxBuffer[2];
    24b6:	8a 81       	ldd	r24, Y+2	; 0x02
    24b8:	f8 01       	movw	r30, r16
    24ba:	80 83       	st	Z, r24
    24bc:	81 e0       	ldi	r24, 0x01	; 1
    24be:	01 c0       	rjmp	.+2      	; 0x24c2 <mbCheckExceptionForResponse+0x54>
				return 1;
    24c0:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}

	return 0;
}
    24c2:	df 91       	pop	r29
    24c4:	cf 91       	pop	r28
    24c6:	1f 91       	pop	r17
    24c8:	0f 91       	pop	r16
    24ca:	08 95       	ret

000024cc <mbReceiveRequestForceMultipleCoils>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
}

uint8_t mbReceiveRequestForceMultipleCoils( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    24cc:	cf 93       	push	r28
    24ce:	df 93       	push	r29
    24d0:	fb 01       	movw	r30, r22
    24d2:	24 2f       	mov	r18, r20
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    24d4:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    24d6:	90 81       	ld	r25, Z
    24d8:	89 81       	ldd	r24, Y+1	; 0x01
    24da:	98 17       	cp	r25, r24
    24dc:	a1 f4       	brne	.+40     	; 0x2506 <mbReceiveRequestForceMultipleCoils+0x3a>
		
		if( 15 == rxBuffer[1] ) {
    24de:	81 81       	ldd	r24, Z+1	; 0x01
    24e0:	8f 30       	cpi	r24, 0x0F	; 15
    24e2:	59 f4       	brne	.+22     	; 0x24fa <mbReceiveRequestForceMultipleCoils+0x2e>
			if( 8 == len &&
    24e4:	48 30       	cpi	r20, 0x08	; 8
    24e6:	79 f4       	brne	.+30     	; 0x2506 <mbReceiveRequestForceMultipleCoils+0x3a>
    24e8:	cb 01       	movw	r24, r22
    24ea:	66 e0       	ldi	r22, 0x06	; 6
    24ec:	0e 94 11 12 	call	0x2422	; 0x2422 <check_crc16>
    24f0:	88 23       	and	r24, r24
    24f2:	49 f0       	breq	.+18     	; 0x2506 <mbReceiveRequestForceMultipleCoils+0x3a>
				uint16_t coils_address, coils_number;

				coils_address = rxBuffer[2]<<8 | rxBuffer[3];
				coils_number = rxBuffer[4]<<8 | rxBuffer[5];

				lpData->exception_code = 0;
    24f4:	18 82       	st	Y, r1
    24f6:	81 e0       	ldi	r24, 0x01	; 1
    24f8:	07 c0       	rjmp	.+14     	; 0x2508 <mbReceiveRequestForceMultipleCoils+0x3c>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 15, rxBuffer, len );
    24fa:	ce 01       	movw	r24, r28
    24fc:	6f e0       	ldi	r22, 0x0F	; 15
    24fe:	af 01       	movw	r20, r30
    2500:	0e 94 37 12 	call	0x246e	; 0x246e <mbCheckExceptionForResponse>
    2504:	01 c0       	rjmp	.+2      	; 0x2508 <mbReceiveRequestForceMultipleCoils+0x3c>
    2506:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2508:	df 91       	pop	r29
    250a:	cf 91       	pop	r28
    250c:	08 95       	ret

0000250e <mbReceiveRequestPresetSingleRegister>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestPresetSingleRegister( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    250e:	0f 93       	push	r16
    2510:	1f 93       	push	r17
    2512:	cf 93       	push	r28
    2514:	df 93       	push	r29
    2516:	8b 01       	movw	r16, r22
    2518:	24 2f       	mov	r18, r20
	LP_MB_MASTER_PRESET_SINGLE_REGISTER lpData = (LP_MB_MASTER_PRESET_SINGLE_REGISTER)lpObject;
    251a:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    251c:	db 01       	movw	r26, r22
    251e:	9c 91       	ld	r25, X
    2520:	89 81       	ldd	r24, Y+1	; 0x01
    2522:	98 17       	cp	r25, r24
    2524:	a1 f5       	brne	.+104    	; 0x258e <mbReceiveRequestPresetSingleRegister+0x80>

		if( 6 == rxBuffer[1] ) {
    2526:	11 96       	adiw	r26, 0x01	; 1
    2528:	8c 91       	ld	r24, X
    252a:	86 30       	cpi	r24, 0x06	; 6
    252c:	51 f5       	brne	.+84     	; 0x2582 <mbReceiveRequestPresetSingleRegister+0x74>
			if( 8 == len &&
    252e:	48 30       	cpi	r20, 0x08	; 8
    2530:	71 f5       	brne	.+92     	; 0x258e <mbReceiveRequestPresetSingleRegister+0x80>
    2532:	cb 01       	movw	r24, r22
    2534:	66 e0       	ldi	r22, 0x06	; 6
    2536:	0e 94 11 12 	call	0x2422	; 0x2422 <check_crc16>
    253a:	88 23       	and	r24, r24
    253c:	41 f1       	breq	.+80     	; 0x258e <mbReceiveRequestPresetSingleRegister+0x80>
				check_crc16( rxBuffer, 6 )
			) {
				if( rxBuffer[2] == lpData->register_address>>8	&&
    253e:	4a 81       	ldd	r20, Y+2	; 0x02
    2540:	5b 81       	ldd	r21, Y+3	; 0x03
    2542:	f8 01       	movw	r30, r16
    2544:	82 81       	ldd	r24, Z+2	; 0x02
    2546:	90 e0       	ldi	r25, 0x00	; 0
    2548:	25 2f       	mov	r18, r21
    254a:	33 27       	eor	r19, r19
    254c:	82 17       	cp	r24, r18
    254e:	93 07       	cpc	r25, r19
    2550:	f1 f4       	brne	.+60     	; 0x258e <mbReceiveRequestPresetSingleRegister+0x80>
    2552:	83 81       	ldd	r24, Z+3	; 0x03
    2554:	90 e0       	ldi	r25, 0x00	; 0
    2556:	84 17       	cp	r24, r20
    2558:	95 07       	cpc	r25, r21
    255a:	c9 f4       	brne	.+50     	; 0x258e <mbReceiveRequestPresetSingleRegister+0x80>
					rxBuffer[3] == lpData->register_address
				) {
					if( NULL != lpData->lpRegisterNew ) {
    255c:	ee 81       	ldd	r30, Y+6	; 0x06
    255e:	ff 81       	ldd	r31, Y+7	; 0x07
    2560:	30 97       	sbiw	r30, 0x00	; 0
    2562:	61 f0       	breq	.+24     	; 0x257c <mbReceiveRequestPresetSingleRegister+0x6e>
						*lpData->lpRegisterNew = ( rxBuffer[4]<<8 ) | rxBuffer[5];
    2564:	d8 01       	movw	r26, r16
    2566:	14 96       	adiw	r26, 0x04	; 4
    2568:	9c 91       	ld	r25, X
    256a:	14 97       	sbiw	r26, 0x04	; 4
    256c:	80 e0       	ldi	r24, 0x00	; 0
    256e:	15 96       	adiw	r26, 0x05	; 5
    2570:	2c 91       	ld	r18, X
    2572:	30 e0       	ldi	r19, 0x00	; 0
    2574:	82 2b       	or	r24, r18
    2576:	93 2b       	or	r25, r19
    2578:	91 83       	std	Z+1, r25	; 0x01
    257a:	80 83       	st	Z, r24
					}

					lpData->exception_code = 0;
    257c:	18 82       	st	Y, r1
    257e:	81 e0       	ldi	r24, 0x01	; 1
    2580:	07 c0       	rjmp	.+14     	; 0x2590 <mbReceiveRequestPresetSingleRegister+0x82>
			}

			return 0;
		}
		
		return mbCheckExceptionForResponse( &lpData->exception_code, 6, rxBuffer, len );
    2582:	ce 01       	movw	r24, r28
    2584:	66 e0       	ldi	r22, 0x06	; 6
    2586:	a8 01       	movw	r20, r16
    2588:	0e 94 37 12 	call	0x246e	; 0x246e <mbCheckExceptionForResponse>
    258c:	01 c0       	rjmp	.+2      	; 0x2590 <mbReceiveRequestPresetSingleRegister+0x82>
    258e:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2590:	df 91       	pop	r29
    2592:	cf 91       	pop	r28
    2594:	1f 91       	pop	r17
    2596:	0f 91       	pop	r16
    2598:	08 95       	ret

0000259a <mbReceiveRequestForceSingleCoil>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestForceSingleCoil( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    259a:	0f 93       	push	r16
    259c:	1f 93       	push	r17
    259e:	cf 93       	push	r28
    25a0:	df 93       	push	r29
    25a2:	8b 01       	movw	r16, r22
    25a4:	24 2f       	mov	r18, r20
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    25a6:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    25a8:	db 01       	movw	r26, r22
    25aa:	9c 91       	ld	r25, X
    25ac:	89 81       	ldd	r24, Y+1	; 0x01
    25ae:	98 17       	cp	r25, r24
    25b0:	91 f5       	brne	.+100    	; 0x2616 <mbReceiveRequestForceSingleCoil+0x7c>

		if( 5 == rxBuffer[1] ) {
    25b2:	11 96       	adiw	r26, 0x01	; 1
    25b4:	8c 91       	ld	r24, X
    25b6:	85 30       	cpi	r24, 0x05	; 5
    25b8:	41 f5       	brne	.+80     	; 0x260a <mbReceiveRequestForceSingleCoil+0x70>
			if( 8 == len &&
    25ba:	48 30       	cpi	r20, 0x08	; 8
    25bc:	61 f5       	brne	.+88     	; 0x2616 <mbReceiveRequestForceSingleCoil+0x7c>
    25be:	cb 01       	movw	r24, r22
    25c0:	66 e0       	ldi	r22, 0x06	; 6
    25c2:	0e 94 11 12 	call	0x2422	; 0x2422 <check_crc16>
    25c6:	88 23       	and	r24, r24
    25c8:	31 f1       	breq	.+76     	; 0x2616 <mbReceiveRequestForceSingleCoil+0x7c>
				check_crc16( rxBuffer, 6 )
			) {
				if( rxBuffer[2] == lpData->coil_address>>8	&&
    25ca:	9e 81       	ldd	r25, Y+6	; 0x06
    25cc:	f8 01       	movw	r30, r16
    25ce:	82 81       	ldd	r24, Z+2	; 0x02
    25d0:	88 23       	and	r24, r24
    25d2:	09 f5       	brne	.+66     	; 0x2616 <mbReceiveRequestForceSingleCoil+0x7c>
    25d4:	83 81       	ldd	r24, Z+3	; 0x03
    25d6:	89 17       	cp	r24, r25
    25d8:	f1 f4       	brne	.+60     	; 0x2616 <mbReceiveRequestForceSingleCoil+0x7c>
    25da:	85 81       	ldd	r24, Z+5	; 0x05
    25dc:	88 23       	and	r24, r24
    25de:	d9 f4       	brne	.+54     	; 0x2616 <mbReceiveRequestForceSingleCoil+0x7c>
					rxBuffer[3] == lpData->coil_address		&&
					rxBuffer[5] == 0
				) {
					if( NULL != lpData->lpCoilNew ) {
    25e0:	ec 81       	ldd	r30, Y+4	; 0x04
    25e2:	fd 81       	ldd	r31, Y+5	; 0x05
    25e4:	30 97       	sbiw	r30, 0x00	; 0
    25e6:	71 f0       	breq	.+28     	; 0x2604 <mbReceiveRequestForceSingleCoil+0x6a>
						if( 0xff == rxBuffer[4] ) {
    25e8:	d8 01       	movw	r26, r16
    25ea:	14 96       	adiw	r26, 0x04	; 4
    25ec:	8c 91       	ld	r24, X
    25ee:	8f 3f       	cpi	r24, 0xFF	; 255
    25f0:	11 f4       	brne	.+4      	; 0x25f6 <mbReceiveRequestForceSingleCoil+0x5c>
							*lpData->lpCoilNew = 1;
    25f2:	81 e0       	ldi	r24, 0x01	; 1
    25f4:	80 83       	st	Z, r24
						}

						if( 0x00 == rxBuffer[4] ) {
    25f6:	f8 01       	movw	r30, r16
    25f8:	84 81       	ldd	r24, Z+4	; 0x04
    25fa:	88 23       	and	r24, r24
    25fc:	19 f4       	brne	.+6      	; 0x2604 <mbReceiveRequestForceSingleCoil+0x6a>
							*lpData->lpCoilNew = 0;
    25fe:	ec 81       	ldd	r30, Y+4	; 0x04
    2600:	fd 81       	ldd	r31, Y+5	; 0x05
    2602:	10 82       	st	Z, r1
						}
					}

					lpData->exception_code = 0;
    2604:	18 82       	st	Y, r1
    2606:	81 e0       	ldi	r24, 0x01	; 1
    2608:	07 c0       	rjmp	.+14     	; 0x2618 <mbReceiveRequestForceSingleCoil+0x7e>
			}

			return 0;
		}
		
		return mbCheckExceptionForResponse( &lpData->exception_code, 5, rxBuffer, len );
    260a:	ce 01       	movw	r24, r28
    260c:	65 e0       	ldi	r22, 0x05	; 5
    260e:	a8 01       	movw	r20, r16
    2610:	0e 94 37 12 	call	0x246e	; 0x246e <mbCheckExceptionForResponse>
    2614:	01 c0       	rjmp	.+2      	; 0x2618 <mbReceiveRequestForceSingleCoil+0x7e>
    2616:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2618:	df 91       	pop	r29
    261a:	cf 91       	pop	r28
    261c:	1f 91       	pop	r17
    261e:	0f 91       	pop	r16
    2620:	08 95       	ret

00002622 <mbReceiveRequestReadInputStatus>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestReadInputStatus( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    2622:	0f 93       	push	r16
    2624:	1f 93       	push	r17
    2626:	cf 93       	push	r28
    2628:	df 93       	push	r29
    262a:	8b 01       	movw	r16, r22
    262c:	24 2f       	mov	r18, r20
	LP_MB_MASTER_READ_INPUT_STATUS lpData = (LP_MB_MASTER_READ_INPUT_STATUS)lpObject;
    262e:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    2630:	fb 01       	movw	r30, r22
    2632:	90 81       	ld	r25, Z
    2634:	89 81       	ldd	r24, Y+1	; 0x01
    2636:	98 17       	cp	r25, r24
    2638:	71 f5       	brne	.+92     	; 0x2696 <mbReceiveRequestReadInputStatus+0x74>

		if( 2 == rxBuffer[1] ) {
    263a:	81 81       	ldd	r24, Z+1	; 0x01
    263c:	82 30       	cpi	r24, 0x02	; 2
    263e:	29 f5       	brne	.+74     	; 0x268a <mbReceiveRequestReadInputStatus+0x68>
			if( len == 5 + lpData->byte_number &&
    2640:	6f 81       	ldd	r22, Y+7	; 0x07
    2642:	30 e0       	ldi	r19, 0x00	; 0
    2644:	86 2f       	mov	r24, r22
    2646:	90 e0       	ldi	r25, 0x00	; 0
    2648:	05 96       	adiw	r24, 0x05	; 5
    264a:	28 17       	cp	r18, r24
    264c:	39 07       	cpc	r19, r25
    264e:	19 f5       	brne	.+70     	; 0x2696 <mbReceiveRequestReadInputStatus+0x74>
    2650:	6d 5f       	subi	r22, 0xFD	; 253
    2652:	c8 01       	movw	r24, r16
    2654:	0e 94 11 12 	call	0x2422	; 0x2422 <check_crc16>
    2658:	88 23       	and	r24, r24
    265a:	e9 f0       	breq	.+58     	; 0x2696 <mbReceiveRequestReadInputStatus+0x74>
				check_crc16( rxBuffer, 3 + lpData->byte_number )
			) {
				if( NULL != lpData->lpInputs ) {
    265c:	8a 81       	ldd	r24, Y+2	; 0x02
    265e:	9b 81       	ldd	r25, Y+3	; 0x03
    2660:	89 2b       	or	r24, r25
    2662:	81 f0       	breq	.+32     	; 0x2684 <mbReceiveRequestReadInputStatus+0x62>
    2664:	90 e0       	ldi	r25, 0x00	; 0
    2666:	0b c0       	rjmp	.+22     	; 0x267e <mbReceiveRequestReadInputStatus+0x5c>
					uint8_t i;

					for( i = 0; i < lpData->byte_number; i++ ) {
						lpData->lpInputs[ i ] = rxBuffer[ 3 + i ];
    2668:	e9 2f       	mov	r30, r25
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	aa 81       	ldd	r26, Y+2	; 0x02
    266e:	bb 81       	ldd	r27, Y+3	; 0x03
    2670:	ae 0f       	add	r26, r30
    2672:	bf 1f       	adc	r27, r31
    2674:	e0 0f       	add	r30, r16
    2676:	f1 1f       	adc	r31, r17
    2678:	83 81       	ldd	r24, Z+3	; 0x03
    267a:	8c 93       	st	X, r24
				check_crc16( rxBuffer, 3 + lpData->byte_number )
			) {
				if( NULL != lpData->lpInputs ) {
					uint8_t i;

					for( i = 0; i < lpData->byte_number; i++ ) {
    267c:	9f 5f       	subi	r25, 0xFF	; 255
    267e:	8f 81       	ldd	r24, Y+7	; 0x07
    2680:	98 17       	cp	r25, r24
    2682:	90 f3       	brcs	.-28     	; 0x2668 <mbReceiveRequestReadInputStatus+0x46>
						lpData->lpInputs[ i ] = rxBuffer[ 3 + i ];
					}
				}

				lpData->exception_code = 0;
    2684:	18 82       	st	Y, r1
    2686:	81 e0       	ldi	r24, 0x01	; 1
    2688:	07 c0       	rjmp	.+14     	; 0x2698 <mbReceiveRequestReadInputStatus+0x76>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 2, rxBuffer, len );
    268a:	ce 01       	movw	r24, r28
    268c:	62 e0       	ldi	r22, 0x02	; 2
    268e:	a8 01       	movw	r20, r16
    2690:	0e 94 37 12 	call	0x246e	; 0x246e <mbCheckExceptionForResponse>
    2694:	01 c0       	rjmp	.+2      	; 0x2698 <mbReceiveRequestReadInputStatus+0x76>
    2696:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2698:	df 91       	pop	r29
    269a:	cf 91       	pop	r28
    269c:	1f 91       	pop	r17
    269e:	0f 91       	pop	r16
    26a0:	08 95       	ret

000026a2 <mbRtuAddCrcAndSendBuffer>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void mbRtuAddCrcAndSendBuffer( uint8_t *txBuffer, uint16_t len )
{
    26a2:	ef 92       	push	r14
    26a4:	ff 92       	push	r15
    26a6:	0f 93       	push	r16
    26a8:	1f 93       	push	r17
    26aa:	8c 01       	movw	r16, r24
    26ac:	7b 01       	movw	r14, r22
	uint16_t check_sum = usMBCRC16( txBuffer, len - 2 );
    26ae:	62 50       	subi	r22, 0x02	; 2
    26b0:	70 40       	sbci	r23, 0x00	; 0
    26b2:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <usMBCRC16>

	txBuffer[ len - 2 ] = check_sum;
    26b6:	f8 01       	movw	r30, r16
    26b8:	ee 0d       	add	r30, r14
    26ba:	ff 1d       	adc	r31, r15
    26bc:	32 97       	sbiw	r30, 0x02	; 2
    26be:	81 93       	st	Z+, r24
	txBuffer[ len - 1 ] = check_sum>>8;
    26c0:	90 83       	st	Z, r25

	rs485SendBuffer( txBuffer, len );
    26c2:	c8 01       	movw	r24, r16
    26c4:	6e 2d       	mov	r22, r14
    26c6:	0e 94 75 18 	call	0x30ea	; 0x30ea <rs485SendBuffer>
}
    26ca:	1f 91       	pop	r17
    26cc:	0f 91       	pop	r16
    26ce:	ff 90       	pop	r15
    26d0:	ef 90       	pop	r14
    26d2:	08 95       	ret

000026d4 <mbSendRequestForceMultipleCoils>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Multiple Coils (FC=15)

void mbSendRequestForceMultipleCoils( void *lpObject )
{
    26d4:	df 93       	push	r29
    26d6:	cf 93       	push	r28
    26d8:	cd b7       	in	r28, 0x3d	; 61
    26da:	de b7       	in	r29, 0x3e	; 62
    26dc:	c4 50       	subi	r28, 0x04	; 4
    26de:	d1 40       	sbci	r29, 0x01	; 1
    26e0:	0f b6       	in	r0, 0x3f	; 63
    26e2:	f8 94       	cli
    26e4:	de bf       	out	0x3e, r29	; 62
    26e6:	0f be       	out	0x3f, r0	; 63
    26e8:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    26ea:	dc 01       	movw	r26, r24
	uint8_t txBuffer[260] = { 0 };
    26ec:	ae 01       	movw	r20, r28
    26ee:	4f 5f       	subi	r20, 0xFF	; 255
    26f0:	5f 4f       	sbci	r21, 0xFF	; 255
    26f2:	84 e0       	ldi	r24, 0x04	; 4
    26f4:	91 e0       	ldi	r25, 0x01	; 1
    26f6:	fa 01       	movw	r30, r20
    26f8:	9c 01       	movw	r18, r24
    26fa:	11 92       	st	Z+, r1
    26fc:	21 50       	subi	r18, 0x01	; 1
    26fe:	30 40       	sbci	r19, 0x00	; 0
    2700:	e1 f7       	brne	.-8      	; 0x26fa <mbSendRequestForceMultipleCoils+0x26>
	uint8_t i, byte_number;

	lpData->exception_code = 0;
    2702:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    2704:	11 96       	adiw	r26, 0x01	; 1
    2706:	8c 91       	ld	r24, X
    2708:	11 97       	sbiw	r26, 0x01	; 1
    270a:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 15;
    270c:	8f e0       	ldi	r24, 0x0F	; 15
    270e:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coils_address>>8;
    2710:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coils_address;
    2712:	14 96       	adiw	r26, 0x04	; 4
    2714:	8c 91       	ld	r24, X
    2716:	14 97       	sbiw	r26, 0x04	; 4
    2718:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->coils_number>>8;
    271a:	16 96       	adiw	r26, 0x06	; 6
    271c:	8c 91       	ld	r24, X
    271e:	16 97       	sbiw	r26, 0x06	; 6
    2720:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->coils_number;
    2722:	15 96       	adiw	r26, 0x05	; 5
    2724:	8c 91       	ld	r24, X
    2726:	15 97       	sbiw	r26, 0x05	; 5
    2728:	8e 83       	std	Y+6, r24	; 0x06

	byte_number = lpData->coils_number / 8;
    272a:	15 96       	adiw	r26, 0x05	; 5
    272c:	2d 91       	ld	r18, X+
    272e:	3c 91       	ld	r19, X
    2730:	16 97       	sbiw	r26, 0x06	; 6
    2732:	c9 01       	movw	r24, r18
    2734:	53 e0       	ldi	r21, 0x03	; 3
    2736:	96 95       	lsr	r25
    2738:	87 95       	ror	r24
    273a:	5a 95       	dec	r21
    273c:	e1 f7       	brne	.-8      	; 0x2736 <mbSendRequestForceMultipleCoils+0x62>
    273e:	68 2f       	mov	r22, r24
	if( 8 * byte_number < lpData->coils_number ) {
    2740:	90 e0       	ldi	r25, 0x00	; 0
    2742:	43 e0       	ldi	r20, 0x03	; 3
    2744:	88 0f       	add	r24, r24
    2746:	99 1f       	adc	r25, r25
    2748:	4a 95       	dec	r20
    274a:	e1 f7       	brne	.-8      	; 0x2744 <mbSendRequestForceMultipleCoils+0x70>
    274c:	82 17       	cp	r24, r18
    274e:	93 07       	cpc	r25, r19
    2750:	08 f4       	brcc	.+2      	; 0x2754 <mbSendRequestForceMultipleCoils+0x80>
		++byte_number;
    2752:	6f 5f       	subi	r22, 0xFF	; 255
	}

	txBuffer[6] = byte_number;
    2754:	6f 83       	std	Y+7, r22	; 0x07
    2756:	ae 01       	movw	r20, r28
    2758:	48 5f       	subi	r20, 0xF8	; 248
    275a:	5f 4f       	sbci	r21, 0xFF	; 255
    275c:	20 e0       	ldi	r18, 0x00	; 0
    275e:	30 e0       	ldi	r19, 0x00	; 0
    2760:	0c c0       	rjmp	.+24     	; 0x277a <mbSendRequestForceMultipleCoils+0xa6>
	for( i = 0; i < byte_number; i++ ) {
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
    2762:	12 96       	adiw	r26, 0x02	; 2
    2764:	ed 91       	ld	r30, X+
    2766:	fc 91       	ld	r31, X
    2768:	13 97       	sbiw	r26, 0x03	; 3
    276a:	e2 0f       	add	r30, r18
    276c:	f3 1f       	adc	r31, r19
    276e:	80 81       	ld	r24, Z
    2770:	fa 01       	movw	r30, r20
    2772:	81 93       	st	Z+, r24
    2774:	af 01       	movw	r20, r30
    2776:	2f 5f       	subi	r18, 0xFF	; 255
    2778:	3f 4f       	sbci	r19, 0xFF	; 255
	if( 8 * byte_number < lpData->coils_number ) {
		++byte_number;
	}

	txBuffer[6] = byte_number;
	for( i = 0; i < byte_number; i++ ) {
    277a:	26 17       	cp	r18, r22
    277c:	90 f3       	brcs	.-28     	; 0x2762 <mbSendRequestForceMultipleCoils+0x8e>
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
    277e:	70 e0       	ldi	r23, 0x00	; 0
    2780:	67 5f       	subi	r22, 0xF7	; 247
    2782:	7f 4f       	sbci	r23, 0xFF	; 255
    2784:	ce 01       	movw	r24, r28
    2786:	01 96       	adiw	r24, 0x01	; 1
    2788:	0e 94 51 13 	call	0x26a2	; 0x26a2 <mbRtuAddCrcAndSendBuffer>
}
    278c:	cc 5f       	subi	r28, 0xFC	; 252
    278e:	de 4f       	sbci	r29, 0xFE	; 254
    2790:	0f b6       	in	r0, 0x3f	; 63
    2792:	f8 94       	cli
    2794:	de bf       	out	0x3e, r29	; 62
    2796:	0f be       	out	0x3f, r0	; 63
    2798:	cd bf       	out	0x3d, r28	; 61
    279a:	cf 91       	pop	r28
    279c:	df 91       	pop	r29
    279e:	08 95       	ret

000027a0 <mbSendRequestPresetSingleRegister>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Preset Single Register (FC=06)

void mbSendRequestPresetSingleRegister( void *lpObject )
{
    27a0:	df 93       	push	r29
    27a2:	cf 93       	push	r28
    27a4:	cd b7       	in	r28, 0x3d	; 61
    27a6:	de b7       	in	r29, 0x3e	; 62
    27a8:	28 97       	sbiw	r28, 0x08	; 8
    27aa:	0f b6       	in	r0, 0x3f	; 63
    27ac:	f8 94       	cli
    27ae:	de bf       	out	0x3e, r29	; 62
    27b0:	0f be       	out	0x3f, r0	; 63
    27b2:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_PRESET_SINGLE_REGISTER lpData = (LP_MB_MASTER_PRESET_SINGLE_REGISTER)lpObject;
    27b4:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    27b6:	9e 01       	movw	r18, r28
    27b8:	2f 5f       	subi	r18, 0xFF	; 255
    27ba:	3f 4f       	sbci	r19, 0xFF	; 255
    27bc:	88 e0       	ldi	r24, 0x08	; 8
    27be:	f9 01       	movw	r30, r18
    27c0:	11 92       	st	Z+, r1
    27c2:	8a 95       	dec	r24
    27c4:	e9 f7       	brne	.-6      	; 0x27c0 <mbSendRequestPresetSingleRegister+0x20>

	lpData->exception_code = 0;
    27c6:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    27c8:	11 96       	adiw	r26, 0x01	; 1
    27ca:	8c 91       	ld	r24, X
    27cc:	11 97       	sbiw	r26, 0x01	; 1
    27ce:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 6;
    27d0:	86 e0       	ldi	r24, 0x06	; 6
    27d2:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->register_address>>8;
    27d4:	13 96       	adiw	r26, 0x03	; 3
    27d6:	8c 91       	ld	r24, X
    27d8:	13 97       	sbiw	r26, 0x03	; 3
    27da:	8b 83       	std	Y+3, r24	; 0x03
	txBuffer[3] = lpData->register_address;
    27dc:	12 96       	adiw	r26, 0x02	; 2
    27de:	8c 91       	ld	r24, X
    27e0:	12 97       	sbiw	r26, 0x02	; 2
    27e2:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = *lpData->lpRegister>>8;
    27e4:	14 96       	adiw	r26, 0x04	; 4
    27e6:	ed 91       	ld	r30, X+
    27e8:	fc 91       	ld	r31, X
    27ea:	15 97       	sbiw	r26, 0x05	; 5
    27ec:	81 81       	ldd	r24, Z+1	; 0x01
    27ee:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = *lpData->lpRegister;
    27f0:	14 96       	adiw	r26, 0x04	; 4
    27f2:	ed 91       	ld	r30, X+
    27f4:	fc 91       	ld	r31, X
    27f6:	15 97       	sbiw	r26, 0x05	; 5
    27f8:	80 81       	ld	r24, Z
    27fa:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    27fc:	c9 01       	movw	r24, r18
    27fe:	68 e0       	ldi	r22, 0x08	; 8
    2800:	70 e0       	ldi	r23, 0x00	; 0
    2802:	0e 94 51 13 	call	0x26a2	; 0x26a2 <mbRtuAddCrcAndSendBuffer>
}
    2806:	28 96       	adiw	r28, 0x08	; 8
    2808:	0f b6       	in	r0, 0x3f	; 63
    280a:	f8 94       	cli
    280c:	de bf       	out	0x3e, r29	; 62
    280e:	0f be       	out	0x3f, r0	; 63
    2810:	cd bf       	out	0x3d, r28	; 61
    2812:	cf 91       	pop	r28
    2814:	df 91       	pop	r29
    2816:	08 95       	ret

00002818 <mbSendRequestForceSingleCoil>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Single Coil (FC=05)

void mbSendRequestForceSingleCoil( void *lpObject )
{
    2818:	df 93       	push	r29
    281a:	cf 93       	push	r28
    281c:	cd b7       	in	r28, 0x3d	; 61
    281e:	de b7       	in	r29, 0x3e	; 62
    2820:	28 97       	sbiw	r28, 0x08	; 8
    2822:	0f b6       	in	r0, 0x3f	; 63
    2824:	f8 94       	cli
    2826:	de bf       	out	0x3e, r29	; 62
    2828:	0f be       	out	0x3f, r0	; 63
    282a:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    282c:	fc 01       	movw	r30, r24
	uint8_t txBuffer[8] = { 0 };
    282e:	9e 01       	movw	r18, r28
    2830:	2f 5f       	subi	r18, 0xFF	; 255
    2832:	3f 4f       	sbci	r19, 0xFF	; 255
    2834:	88 e0       	ldi	r24, 0x08	; 8
    2836:	d9 01       	movw	r26, r18
    2838:	1d 92       	st	X+, r1
    283a:	8a 95       	dec	r24
    283c:	e9 f7       	brne	.-6      	; 0x2838 <mbSendRequestForceSingleCoil+0x20>

	lpData->exception_code = 0;
    283e:	10 82       	st	Z, r1

	txBuffer[0] = lpData->address;
    2840:	81 81       	ldd	r24, Z+1	; 0x01
    2842:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 5;
    2844:	85 e0       	ldi	r24, 0x05	; 5
    2846:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coil_address>>8;
    2848:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coil_address;
    284a:	86 81       	ldd	r24, Z+6	; 0x06
    284c:	8c 83       	std	Y+4, r24	; 0x04

	if( *lpData->lpCoil ) {
    284e:	02 80       	ldd	r0, Z+2	; 0x02
    2850:	f3 81       	ldd	r31, Z+3	; 0x03
    2852:	e0 2d       	mov	r30, r0
    2854:	80 81       	ld	r24, Z
    2856:	88 23       	and	r24, r24
    2858:	11 f0       	breq	.+4      	; 0x285e <mbSendRequestForceSingleCoil+0x46>
		txBuffer[4] = 0xff;
    285a:	8f ef       	ldi	r24, 0xFF	; 255
    285c:	8d 83       	std	Y+5, r24	; 0x05
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    285e:	ce 01       	movw	r24, r28
    2860:	01 96       	adiw	r24, 0x01	; 1
    2862:	68 e0       	ldi	r22, 0x08	; 8
    2864:	70 e0       	ldi	r23, 0x00	; 0
    2866:	0e 94 51 13 	call	0x26a2	; 0x26a2 <mbRtuAddCrcAndSendBuffer>
}
    286a:	28 96       	adiw	r28, 0x08	; 8
    286c:	0f b6       	in	r0, 0x3f	; 63
    286e:	f8 94       	cli
    2870:	de bf       	out	0x3e, r29	; 62
    2872:	0f be       	out	0x3f, r0	; 63
    2874:	cd bf       	out	0x3d, r28	; 61
    2876:	cf 91       	pop	r28
    2878:	df 91       	pop	r29
    287a:	08 95       	ret

0000287c <mbSendRequestReadInputStatus>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Read Input Status (FC=02)

void mbSendRequestReadInputStatus( void *lpObject )
{
    287c:	df 93       	push	r29
    287e:	cf 93       	push	r28
    2880:	cd b7       	in	r28, 0x3d	; 61
    2882:	de b7       	in	r29, 0x3e	; 62
    2884:	28 97       	sbiw	r28, 0x08	; 8
    2886:	0f b6       	in	r0, 0x3f	; 63
    2888:	f8 94       	cli
    288a:	de bf       	out	0x3e, r29	; 62
    288c:	0f be       	out	0x3f, r0	; 63
    288e:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_READ_INPUT_STATUS lpData = (LP_MB_MASTER_READ_INPUT_STATUS)lpObject;
    2890:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    2892:	9e 01       	movw	r18, r28
    2894:	2f 5f       	subi	r18, 0xFF	; 255
    2896:	3f 4f       	sbci	r19, 0xFF	; 255
    2898:	88 e0       	ldi	r24, 0x08	; 8
    289a:	f9 01       	movw	r30, r18
    289c:	11 92       	st	Z+, r1
    289e:	8a 95       	dec	r24
    28a0:	e9 f7       	brne	.-6      	; 0x289c <mbSendRequestReadInputStatus+0x20>

	lpData->exception_code = 0;
    28a2:	1c 92       	st	X, r1

	lpData->byte_number = lpData->inputs_number / 8;
    28a4:	15 96       	adiw	r26, 0x05	; 5
    28a6:	2d 91       	ld	r18, X+
    28a8:	3c 91       	ld	r19, X
    28aa:	16 97       	sbiw	r26, 0x06	; 6
    28ac:	c9 01       	movw	r24, r18
    28ae:	73 e0       	ldi	r23, 0x03	; 3
    28b0:	96 95       	lsr	r25
    28b2:	87 95       	ror	r24
    28b4:	7a 95       	dec	r23
    28b6:	e1 f7       	brne	.-8      	; 0x28b0 <mbSendRequestReadInputStatus+0x34>
    28b8:	48 2f       	mov	r20, r24
    28ba:	17 96       	adiw	r26, 0x07	; 7
    28bc:	8c 93       	st	X, r24
    28be:	17 97       	sbiw	r26, 0x07	; 7
	if( 8 * lpData->byte_number < lpData->inputs_number ) {
    28c0:	90 e0       	ldi	r25, 0x00	; 0
    28c2:	63 e0       	ldi	r22, 0x03	; 3
    28c4:	88 0f       	add	r24, r24
    28c6:	99 1f       	adc	r25, r25
    28c8:	6a 95       	dec	r22
    28ca:	e1 f7       	brne	.-8      	; 0x28c4 <mbSendRequestReadInputStatus+0x48>
    28cc:	82 17       	cp	r24, r18
    28ce:	93 07       	cpc	r25, r19
    28d0:	20 f4       	brcc	.+8      	; 0x28da <mbSendRequestReadInputStatus+0x5e>
		++lpData->byte_number;
    28d2:	4f 5f       	subi	r20, 0xFF	; 255
    28d4:	17 96       	adiw	r26, 0x07	; 7
    28d6:	4c 93       	st	X, r20
    28d8:	17 97       	sbiw	r26, 0x07	; 7
	}

	txBuffer[0] = lpData->address;
    28da:	11 96       	adiw	r26, 0x01	; 1
    28dc:	8c 91       	ld	r24, X
    28de:	11 97       	sbiw	r26, 0x01	; 1
    28e0:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 2;
    28e2:	82 e0       	ldi	r24, 0x02	; 2
    28e4:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->inputs_address>>8;
    28e6:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->inputs_address;
    28e8:	14 96       	adiw	r26, 0x04	; 4
    28ea:	8c 91       	ld	r24, X
    28ec:	14 97       	sbiw	r26, 0x04	; 4
    28ee:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->inputs_number>>8;
    28f0:	16 96       	adiw	r26, 0x06	; 6
    28f2:	8c 91       	ld	r24, X
    28f4:	16 97       	sbiw	r26, 0x06	; 6
    28f6:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->inputs_number;
    28f8:	15 96       	adiw	r26, 0x05	; 5
    28fa:	8c 91       	ld	r24, X
    28fc:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    28fe:	ce 01       	movw	r24, r28
    2900:	01 96       	adiw	r24, 0x01	; 1
    2902:	68 e0       	ldi	r22, 0x08	; 8
    2904:	70 e0       	ldi	r23, 0x00	; 0
    2906:	0e 94 51 13 	call	0x26a2	; 0x26a2 <mbRtuAddCrcAndSendBuffer>
}
    290a:	28 96       	adiw	r28, 0x08	; 8
    290c:	0f b6       	in	r0, 0x3f	; 63
    290e:	f8 94       	cli
    2910:	de bf       	out	0x3e, r29	; 62
    2912:	0f be       	out	0x3f, r0	; 63
    2914:	cd bf       	out	0x3d, r28	; 61
    2916:	cf 91       	pop	r28
    2918:	df 91       	pop	r29
    291a:	08 95       	ret

0000291c <rs485Task>:

volatile static uint8_t usRS485PortAsMaster = 0;

void rs485Task( void )
{
	if( !ucChannelCount || !usRS485PortAsMaster ) {
    291c:	80 91 a7 03 	lds	r24, 0x03A7
    2920:	88 23       	and	r24, r24
    2922:	09 f4       	brne	.+2      	; 0x2926 <rs485Task+0xa>
    2924:	69 c1       	rjmp	.+722    	; 0x2bf8 <rs485Task+0x2dc>
    2926:	80 91 a6 03 	lds	r24, 0x03A6
    292a:	88 23       	and	r24, r24
    292c:	09 f4       	brne	.+2      	; 0x2930 <rs485Task+0x14>
    292e:	64 c1       	rjmp	.+712    	; 0x2bf8 <rs485Task+0x2dc>
		return;
	}

	if( !uiSysRS485SendRequestTimer ) {
    2930:	80 91 34 01 	lds	r24, 0x0134
    2934:	90 91 35 01 	lds	r25, 0x0135
    2938:	89 2b       	or	r24, r25
    293a:	09 f0       	breq	.+2      	; 0x293e <rs485Task+0x22>
    293c:	88 c0       	rjmp	.+272    	; 0x2a4e <rs485Task+0x132>

		ucRS485ChannelIndex = ucRS485ChannelCounter;
    293e:	80 91 aa 03 	lds	r24, 0x03AA
    2942:	80 93 ab 03 	sts	0x03AB, r24
		if( ++ucRS485ChannelCounter >= ucChannelCount ) {
    2946:	80 91 aa 03 	lds	r24, 0x03AA
    294a:	8f 5f       	subi	r24, 0xFF	; 255
    294c:	80 93 aa 03 	sts	0x03AA, r24
    2950:	90 91 aa 03 	lds	r25, 0x03AA
    2954:	80 91 a7 03 	lds	r24, 0x03A7
    2958:	98 17       	cp	r25, r24
    295a:	40 f0       	brcs	.+16     	; 0x296c <rs485Task+0x50>
			ucRS485ChannelCounter = 0;
    295c:	10 92 aa 03 	sts	0x03AA, r1
			PORTG ^= MCU_PG1_bm;
    2960:	80 91 65 00 	lds	r24, 0x0065
    2964:	92 e0       	ldi	r25, 0x02	; 2
    2966:	89 27       	eor	r24, r25
    2968:	80 93 65 00 	sts	0x0065, r24
		}

		if( NULL == lpArrRS485Channel[ ucRS485ChannelIndex ] ) {
    296c:	e0 91 ab 03 	lds	r30, 0x03AB
    2970:	f0 e0       	ldi	r31, 0x00	; 0
    2972:	ee 0f       	add	r30, r30
    2974:	ff 1f       	adc	r31, r31
    2976:	e7 54       	subi	r30, 0x47	; 71
    2978:	fb 4f       	sbci	r31, 0xFB	; 251
    297a:	80 81       	ld	r24, Z
    297c:	91 81       	ldd	r25, Z+1	; 0x01
    297e:	89 2b       	or	r24, r25
    2980:	09 f4       	brne	.+2      	; 0x2984 <rs485Task+0x68>
    2982:	3a c1       	rjmp	.+628    	; 0x2bf8 <rs485Task+0x2dc>

		/*
			  xx .      
			  RS485 .
		*/
		lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 0;
    2984:	e0 91 ab 03 	lds	r30, 0x03AB
    2988:	f0 e0       	ldi	r31, 0x00	; 0
    298a:	ee 0f       	add	r30, r30
    298c:	ff 1f       	adc	r31, r31
    298e:	e7 54       	subi	r30, 0x47	; 71
    2990:	fb 4f       	sbci	r31, 0xFB	; 251
    2992:	01 90       	ld	r0, Z+
    2994:	f0 81       	ld	r31, Z
    2996:	e0 2d       	mov	r30, r0
    2998:	15 82       	std	Z+5, r1	; 0x05
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SetUartSetings( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    299a:	e0 91 ab 03 	lds	r30, 0x03AB
    299e:	f0 e0       	ldi	r31, 0x00	; 0
    29a0:	ee 0f       	add	r30, r30
    29a2:	ff 1f       	adc	r31, r31
    29a4:	e7 54       	subi	r30, 0x47	; 71
    29a6:	fb 4f       	sbci	r31, 0xFB	; 251
    29a8:	a0 81       	ld	r26, Z
    29aa:	b1 81       	ldd	r27, Z+1	; 0x01
    29ac:	e0 91 ab 03 	lds	r30, 0x03AB
    29b0:	f0 e0       	ldi	r31, 0x00	; 0
    29b2:	ee 0f       	add	r30, r30
    29b4:	ff 1f       	adc	r31, r31
    29b6:	e7 54       	subi	r30, 0x47	; 71
    29b8:	fb 4f       	sbci	r31, 0xFB	; 251
    29ba:	01 90       	ld	r0, Z+
    29bc:	f0 81       	ld	r31, Z
    29be:	e0 2d       	mov	r30, r0
    29c0:	1b 96       	adiw	r26, 0x0b	; 11
    29c2:	2d 91       	ld	r18, X+
    29c4:	3c 91       	ld	r19, X
    29c6:	1c 97       	sbiw	r26, 0x0c	; 12
    29c8:	80 81       	ld	r24, Z
    29ca:	91 81       	ldd	r25, Z+1	; 0x01
    29cc:	f9 01       	movw	r30, r18
    29ce:	09 95       	icall
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SendRequestFunc( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    29d0:	e0 91 ab 03 	lds	r30, 0x03AB
    29d4:	f0 e0       	ldi	r31, 0x00	; 0
    29d6:	ee 0f       	add	r30, r30
    29d8:	ff 1f       	adc	r31, r31
    29da:	e7 54       	subi	r30, 0x47	; 71
    29dc:	fb 4f       	sbci	r31, 0xFB	; 251
    29de:	a0 81       	ld	r26, Z
    29e0:	b1 81       	ldd	r27, Z+1	; 0x01
    29e2:	e0 91 ab 03 	lds	r30, 0x03AB
    29e6:	f0 e0       	ldi	r31, 0x00	; 0
    29e8:	ee 0f       	add	r30, r30
    29ea:	ff 1f       	adc	r31, r31
    29ec:	e7 54       	subi	r30, 0x47	; 71
    29ee:	fb 4f       	sbci	r31, 0xFB	; 251
    29f0:	01 90       	ld	r0, Z+
    29f2:	f0 81       	ld	r31, Z
    29f4:	e0 2d       	mov	r30, r0
    29f6:	1f 96       	adiw	r26, 0x0f	; 15
    29f8:	2d 91       	ld	r18, X+
    29fa:	3c 91       	ld	r19, X
    29fc:	50 97       	sbiw	r26, 0x10	; 16
    29fe:	80 81       	ld	r24, Z
    2a00:	91 81       	ldd	r25, Z+1	; 0x01
    2a02:	f9 01       	movw	r30, r18
    2a04:	09 95       	icall

		//     + Timeout
		uiSysRS485ReciverTimer		= lpArrRS485Channel[ ucRS485ChannelIndex ]->msReadTimeOut;
    2a06:	e0 91 ab 03 	lds	r30, 0x03AB
    2a0a:	f0 e0       	ldi	r31, 0x00	; 0
    2a0c:	ee 0f       	add	r30, r30
    2a0e:	ff 1f       	adc	r31, r31
    2a10:	e7 54       	subi	r30, 0x47	; 71
    2a12:	fb 4f       	sbci	r31, 0xFB	; 251
    2a14:	01 90       	ld	r0, Z+
    2a16:	f0 81       	ld	r31, Z
    2a18:	e0 2d       	mov	r30, r0
    2a1a:	82 81       	ldd	r24, Z+2	; 0x02
    2a1c:	93 81       	ldd	r25, Z+3	; 0x03
    2a1e:	90 93 a9 03 	sts	0x03A9, r25
    2a22:	80 93 a8 03 	sts	0x03A8, r24
		uiSysRS485SendRequestTimer	= lpArrRS485Channel[ ucRS485ChannelIndex ]->msReadTimeOut + __RS485_PAUSE_FOR_NEXT_REQUEST__;
    2a26:	e0 91 ab 03 	lds	r30, 0x03AB
    2a2a:	f0 e0       	ldi	r31, 0x00	; 0
    2a2c:	ee 0f       	add	r30, r30
    2a2e:	ff 1f       	adc	r31, r31
    2a30:	e7 54       	subi	r30, 0x47	; 71
    2a32:	fb 4f       	sbci	r31, 0xFB	; 251
    2a34:	01 90       	ld	r0, Z+
    2a36:	f0 81       	ld	r31, Z
    2a38:	e0 2d       	mov	r30, r0
    2a3a:	20 91 36 01 	lds	r18, 0x0136
    2a3e:	82 81       	ldd	r24, Z+2	; 0x02
    2a40:	93 81       	ldd	r25, Z+3	; 0x03
    2a42:	82 0f       	add	r24, r18
    2a44:	91 1d       	adc	r25, r1
    2a46:	90 93 35 01 	sts	0x0135, r25
    2a4a:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    2a4e:	80 91 a8 03 	lds	r24, 0x03A8
    2a52:	90 91 a9 03 	lds	r25, 0x03A9
    2a56:	89 2b       	or	r24, r25
    2a58:	09 f4       	brne	.+2      	; 0x2a5c <rs485Task+0x140>
    2a5a:	63 c0       	rjmp	.+198    	; 0x2b22 <rs485Task+0x206>
		if( 1 ) {//|| rs485ReciverTimer != rs485ReciverTimerOld ) {
			rs485ReciverTimerOld = uiSysRS485ReciverTimer;
    2a5c:	80 91 a8 03 	lds	r24, 0x03A8
    2a60:	90 91 a9 03 	lds	r25, 0x03A9
    2a64:	90 93 ad 03 	sts	0x03AD, r25
    2a68:	80 93 ac 03 	sts	0x03AC, r24

			if( lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485GetResponseFunc( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject, (uint8_t*)ucRS485rxBuffer, ucRS485rxState ) ) {
    2a6c:	e0 91 ab 03 	lds	r30, 0x03AB
    2a70:	f0 e0       	ldi	r31, 0x00	; 0
    2a72:	ee 0f       	add	r30, r30
    2a74:	ff 1f       	adc	r31, r31
    2a76:	e7 54       	subi	r30, 0x47	; 71
    2a78:	fb 4f       	sbci	r31, 0xFB	; 251
    2a7a:	a0 81       	ld	r26, Z
    2a7c:	b1 81       	ldd	r27, Z+1	; 0x01
    2a7e:	e0 91 ab 03 	lds	r30, 0x03AB
    2a82:	f0 e0       	ldi	r31, 0x00	; 0
    2a84:	ee 0f       	add	r30, r30
    2a86:	ff 1f       	adc	r31, r31
    2a88:	e7 54       	subi	r30, 0x47	; 71
    2a8a:	fb 4f       	sbci	r31, 0xFB	; 251
    2a8c:	01 90       	ld	r0, Z+
    2a8e:	f0 81       	ld	r31, Z
    2a90:	e0 2d       	mov	r30, r0
    2a92:	40 91 b6 04 	lds	r20, 0x04B6
    2a96:	60 91 b7 04 	lds	r22, 0x04B7
    2a9a:	70 91 b8 04 	lds	r23, 0x04B8
    2a9e:	51 96       	adiw	r26, 0x11	; 17
    2aa0:	2d 91       	ld	r18, X+
    2aa2:	3c 91       	ld	r19, X
    2aa4:	52 97       	sbiw	r26, 0x12	; 18
    2aa6:	80 81       	ld	r24, Z
    2aa8:	91 81       	ldd	r25, Z+1	; 0x01
    2aaa:	f9 01       	movw	r30, r18
    2aac:	09 95       	icall
    2aae:	88 23       	and	r24, r24
    2ab0:	09 f4       	brne	.+2      	; 0x2ab4 <rs485Task+0x198>
    2ab2:	a2 c0       	rjmp	.+324    	; 0x2bf8 <rs485Task+0x2dc>
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485ClrTimeOutError( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2ab4:	e0 91 ab 03 	lds	r30, 0x03AB
    2ab8:	f0 e0       	ldi	r31, 0x00	; 0
    2aba:	ee 0f       	add	r30, r30
    2abc:	ff 1f       	adc	r31, r31
    2abe:	e7 54       	subi	r30, 0x47	; 71
    2ac0:	fb 4f       	sbci	r31, 0xFB	; 251
    2ac2:	a0 81       	ld	r26, Z
    2ac4:	b1 81       	ldd	r27, Z+1	; 0x01
    2ac6:	e0 91 ab 03 	lds	r30, 0x03AB
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	ee 0f       	add	r30, r30
    2ace:	ff 1f       	adc	r31, r31
    2ad0:	e7 54       	subi	r30, 0x47	; 71
    2ad2:	fb 4f       	sbci	r31, 0xFB	; 251
    2ad4:	01 90       	ld	r0, Z+
    2ad6:	f0 81       	ld	r31, Z
    2ad8:	e0 2d       	mov	r30, r0
    2ada:	19 96       	adiw	r26, 0x09	; 9
    2adc:	2d 91       	ld	r18, X+
    2ade:	3c 91       	ld	r19, X
    2ae0:	1a 97       	sbiw	r26, 0x0a	; 10
    2ae2:	80 81       	ld	r24, Z
    2ae4:	91 81       	ldd	r25, Z+1	; 0x01
    2ae6:	f9 01       	movw	r30, r18
    2ae8:	09 95       	icall
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter = 0;
    2aea:	e0 91 ab 03 	lds	r30, 0x03AB
    2aee:	f0 e0       	ldi	r31, 0x00	; 0
    2af0:	ee 0f       	add	r30, r30
    2af2:	ff 1f       	adc	r31, r31
    2af4:	e7 54       	subi	r30, 0x47	; 71
    2af6:	fb 4f       	sbci	r31, 0xFB	; 251
    2af8:	01 90       	ld	r0, Z+
    2afa:	f0 81       	ld	r31, Z
    2afc:	e0 2d       	mov	r30, r0
    2afe:	16 82       	std	Z+6, r1	; 0x06
				lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 1; // OK
    2b00:	e0 91 ab 03 	lds	r30, 0x03AB
    2b04:	f0 e0       	ldi	r31, 0x00	; 0
    2b06:	ee 0f       	add	r30, r30
    2b08:	ff 1f       	adc	r31, r31
    2b0a:	e7 54       	subi	r30, 0x47	; 71
    2b0c:	fb 4f       	sbci	r31, 0xFB	; 251
    2b0e:	01 90       	ld	r0, Z+
    2b10:	f0 81       	ld	r31, Z
    2b12:	e0 2d       	mov	r30, r0
    2b14:	81 e0       	ldi	r24, 0x01	; 1
    2b16:	85 83       	std	Z+5, r24	; 0x05

				uiSysRS485ReciverTimer = 0;
    2b18:	10 92 a9 03 	sts	0x03A9, r1
    2b1c:	10 92 a8 03 	sts	0x03A8, r1
    2b20:	08 95       	ret
			}
		}
	} else {
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485RestoreUartSetings( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2b22:	e0 91 ab 03 	lds	r30, 0x03AB
    2b26:	f0 e0       	ldi	r31, 0x00	; 0
    2b28:	ee 0f       	add	r30, r30
    2b2a:	ff 1f       	adc	r31, r31
    2b2c:	e7 54       	subi	r30, 0x47	; 71
    2b2e:	fb 4f       	sbci	r31, 0xFB	; 251
    2b30:	a0 81       	ld	r26, Z
    2b32:	b1 81       	ldd	r27, Z+1	; 0x01
    2b34:	e0 91 ab 03 	lds	r30, 0x03AB
    2b38:	f0 e0       	ldi	r31, 0x00	; 0
    2b3a:	ee 0f       	add	r30, r30
    2b3c:	ff 1f       	adc	r31, r31
    2b3e:	e7 54       	subi	r30, 0x47	; 71
    2b40:	fb 4f       	sbci	r31, 0xFB	; 251
    2b42:	01 90       	ld	r0, Z+
    2b44:	f0 81       	ld	r31, Z
    2b46:	e0 2d       	mov	r30, r0
    2b48:	1d 96       	adiw	r26, 0x0d	; 13
    2b4a:	2d 91       	ld	r18, X+
    2b4c:	3c 91       	ld	r19, X
    2b4e:	1e 97       	sbiw	r26, 0x0e	; 14
    2b50:	80 81       	ld	r24, Z
    2b52:	91 81       	ldd	r25, Z+1	; 0x01
    2b54:	f9 01       	movw	r30, r18
    2b56:	09 95       	icall

		if( !lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag ) {
    2b58:	e0 91 ab 03 	lds	r30, 0x03AB
    2b5c:	f0 e0       	ldi	r31, 0x00	; 0
    2b5e:	ee 0f       	add	r30, r30
    2b60:	ff 1f       	adc	r31, r31
    2b62:	e7 54       	subi	r30, 0x47	; 71
    2b64:	fb 4f       	sbci	r31, 0xFB	; 251
    2b66:	01 90       	ld	r0, Z+
    2b68:	f0 81       	ld	r31, Z
    2b6a:	e0 2d       	mov	r30, r0
    2b6c:	85 81       	ldd	r24, Z+5	; 0x05
    2b6e:	88 23       	and	r24, r24
    2b70:	09 f0       	breq	.+2      	; 0x2b74 <rs485Task+0x258>
    2b72:	42 c0       	rjmp	.+132    	; 0x2bf8 <rs485Task+0x2dc>
			lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 2; // Timeout
    2b74:	e0 91 ab 03 	lds	r30, 0x03AB
    2b78:	f0 e0       	ldi	r31, 0x00	; 0
    2b7a:	ee 0f       	add	r30, r30
    2b7c:	ff 1f       	adc	r31, r31
    2b7e:	e7 54       	subi	r30, 0x47	; 71
    2b80:	fb 4f       	sbci	r31, 0xFB	; 251
    2b82:	01 90       	ld	r0, Z+
    2b84:	f0 81       	ld	r31, Z
    2b86:	e0 2d       	mov	r30, r0
    2b88:	82 e0       	ldi	r24, 0x02	; 2
    2b8a:	85 83       	std	Z+5, r24	; 0x05

			//  N timeout     timeout 
			if( lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter < 5 ) {
    2b8c:	e0 91 ab 03 	lds	r30, 0x03AB
    2b90:	f0 e0       	ldi	r31, 0x00	; 0
    2b92:	ee 0f       	add	r30, r30
    2b94:	ff 1f       	adc	r31, r31
    2b96:	e7 54       	subi	r30, 0x47	; 71
    2b98:	fb 4f       	sbci	r31, 0xFB	; 251
    2b9a:	01 90       	ld	r0, Z+
    2b9c:	f0 81       	ld	r31, Z
    2b9e:	e0 2d       	mov	r30, r0
    2ba0:	86 81       	ldd	r24, Z+6	; 0x06
    2ba2:	85 30       	cpi	r24, 0x05	; 5
    2ba4:	70 f4       	brcc	.+28     	; 0x2bc2 <rs485Task+0x2a6>
				++lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter;
    2ba6:	e0 91 ab 03 	lds	r30, 0x03AB
    2baa:	f0 e0       	ldi	r31, 0x00	; 0
    2bac:	ee 0f       	add	r30, r30
    2bae:	ff 1f       	adc	r31, r31
    2bb0:	e7 54       	subi	r30, 0x47	; 71
    2bb2:	fb 4f       	sbci	r31, 0xFB	; 251
    2bb4:	01 90       	ld	r0, Z+
    2bb6:	f0 81       	ld	r31, Z
    2bb8:	e0 2d       	mov	r30, r0
    2bba:	86 81       	ldd	r24, Z+6	; 0x06
    2bbc:	8f 5f       	subi	r24, 0xFF	; 255
    2bbe:	86 83       	std	Z+6, r24	; 0x06
    2bc0:	08 95       	ret
			} else {
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SetTimeOutError( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2bc2:	e0 91 ab 03 	lds	r30, 0x03AB
    2bc6:	f0 e0       	ldi	r31, 0x00	; 0
    2bc8:	ee 0f       	add	r30, r30
    2bca:	ff 1f       	adc	r31, r31
    2bcc:	e7 54       	subi	r30, 0x47	; 71
    2bce:	fb 4f       	sbci	r31, 0xFB	; 251
    2bd0:	a0 81       	ld	r26, Z
    2bd2:	b1 81       	ldd	r27, Z+1	; 0x01
    2bd4:	e0 91 ab 03 	lds	r30, 0x03AB
    2bd8:	f0 e0       	ldi	r31, 0x00	; 0
    2bda:	ee 0f       	add	r30, r30
    2bdc:	ff 1f       	adc	r31, r31
    2bde:	e7 54       	subi	r30, 0x47	; 71
    2be0:	fb 4f       	sbci	r31, 0xFB	; 251
    2be2:	01 90       	ld	r0, Z+
    2be4:	f0 81       	ld	r31, Z
    2be6:	e0 2d       	mov	r30, r0
    2be8:	17 96       	adiw	r26, 0x07	; 7
    2bea:	2d 91       	ld	r18, X+
    2bec:	3c 91       	ld	r19, X
    2bee:	18 97       	sbiw	r26, 0x08	; 8
    2bf0:	80 81       	ld	r24, Z
    2bf2:	91 81       	ldd	r25, Z+1	; 0x01
    2bf4:	f9 01       	movw	r30, r18
    2bf6:	09 95       	icall
    2bf8:	08 95       	ret

00002bfa <rs485TaskEnable>:
	}
}

void rs485TaskEnable( void )
{
	usRS485PortAsMaster = 1;
    2bfa:	81 e0       	ldi	r24, 0x01	; 1
    2bfc:	80 93 a6 03 	sts	0x03A6, r24
}
    2c00:	08 95       	ret

00002c02 <rs485TaskDisable>:

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2c02:	10 92 a6 03 	sts	0x03A6, r1
}
    2c06:	08 95       	ret

00002c08 <rs485TaskIsEnable>:

uint8_t rs485TaskIsEnable( void )
{
	return usRS485PortAsMaster;
    2c08:	80 91 a6 03 	lds	r24, 0x03A6
}
    2c0c:	08 95       	ret

00002c0e <rs485TaskInit>:
	usRS485PortAsMaster = 1;
}

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2c0e:	10 92 a6 03 	sts	0x03A6, r1
{
	uint8_t i;

	rs485TaskDisable();

	ucRS485txBuffer = ucRS485txrxBuffer;
    2c12:	8e ea       	ldi	r24, 0xAE	; 174
    2c14:	93 e0       	ldi	r25, 0x03	; 3
    2c16:	90 93 b4 04 	sts	0x04B4, r25
    2c1a:	80 93 b3 04 	sts	0x04B3, r24
	ucRS485rxBuffer = ucRS485txrxBuffer;
    2c1e:	90 93 b8 04 	sts	0x04B8, r25
    2c22:	80 93 b7 04 	sts	0x04B7, r24

	ucChannelCount = 0;
    2c26:	10 92 a7 03 	sts	0x03A7, r1
    2c2a:	80 e0       	ldi	r24, 0x00	; 0
    2c2c:	90 e0       	ldi	r25, 0x00	; 0
	for( i = 0; i < size_of_array( lpArrRS485Channel ); i++ ) {
		lpArrRS485Channel[i] = NULL;
    2c2e:	fc 01       	movw	r30, r24
    2c30:	ee 0f       	add	r30, r30
    2c32:	ff 1f       	adc	r31, r31
    2c34:	e7 54       	subi	r30, 0x47	; 71
    2c36:	fb 4f       	sbci	r31, 0xFB	; 251
    2c38:	11 82       	std	Z+1, r1	; 0x01
    2c3a:	10 82       	st	Z, r1
    2c3c:	01 96       	adiw	r24, 0x01	; 1

	ucRS485txBuffer = ucRS485txrxBuffer;
	ucRS485rxBuffer = ucRS485txrxBuffer;

	ucChannelCount = 0;
	for( i = 0; i < size_of_array( lpArrRS485Channel ); i++ ) {
    2c3e:	82 33       	cpi	r24, 0x32	; 50
    2c40:	91 05       	cpc	r25, r1
    2c42:	a9 f7       	brne	.-22     	; 0x2c2e <rs485TaskInit+0x20>
		lpArrRS485Channel[i] = NULL;
	}
}
    2c44:	08 95       	ret

00002c46 <rs485TimerIsr>:

void rs485TimerIsr( void )
{
	if( uiSysRS485SendRequestTimer ) {
    2c46:	80 91 34 01 	lds	r24, 0x0134
    2c4a:	90 91 35 01 	lds	r25, 0x0135
    2c4e:	89 2b       	or	r24, r25
    2c50:	49 f0       	breq	.+18     	; 0x2c64 <rs485TimerIsr+0x1e>
		--uiSysRS485SendRequestTimer;
    2c52:	80 91 34 01 	lds	r24, 0x0134
    2c56:	90 91 35 01 	lds	r25, 0x0135
    2c5a:	01 97       	sbiw	r24, 0x01	; 1
    2c5c:	90 93 35 01 	sts	0x0135, r25
    2c60:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    2c64:	80 91 a8 03 	lds	r24, 0x03A8
    2c68:	90 91 a9 03 	lds	r25, 0x03A9
    2c6c:	89 2b       	or	r24, r25
    2c6e:	49 f0       	breq	.+18     	; 0x2c82 <rs485TimerIsr+0x3c>
		--uiSysRS485ReciverTimer;
    2c70:	80 91 a8 03 	lds	r24, 0x03A8
    2c74:	90 91 a9 03 	lds	r25, 0x03A9
    2c78:	01 97       	sbiw	r24, 0x01	; 1
    2c7a:	90 93 a9 03 	sts	0x03A9, r25
    2c7e:	80 93 a8 03 	sts	0x03A8, r24
    2c82:	08 95       	ret

00002c84 <rs485AddChannel>:
	}
}

uint8_t rs485AddChannel( LP_OBJ_RS485_CHANNEL lpChannel )
{
	lpArrRS485Channel[ ucChannelCount ] = lpChannel;
    2c84:	e0 91 a7 03 	lds	r30, 0x03A7
    2c88:	f0 e0       	ldi	r31, 0x00	; 0
    2c8a:	ee 0f       	add	r30, r30
    2c8c:	ff 1f       	adc	r31, r31
    2c8e:	e7 54       	subi	r30, 0x47	; 71
    2c90:	fb 4f       	sbci	r31, 0xFB	; 251
    2c92:	91 83       	std	Z+1, r25	; 0x01
    2c94:	80 83       	st	Z, r24

	if( ++ucChannelCount > size_of_array( lpArrRS485Channel ) ) {
    2c96:	80 91 a7 03 	lds	r24, 0x03A7
    2c9a:	8f 5f       	subi	r24, 0xFF	; 255
    2c9c:	80 93 a7 03 	sts	0x03A7, r24
    2ca0:	80 91 a7 03 	lds	r24, 0x03A7
    2ca4:	83 33       	cpi	r24, 0x33	; 51
    2ca6:	10 f4       	brcc	.+4      	; 0x2cac <rs485AddChannel+0x28>
    2ca8:	81 e0       	ldi	r24, 0x01	; 1
    2caa:	08 95       	ret
		ucChannelCount = size_of_array( lpArrRS485Channel );
    2cac:	82 e3       	ldi	r24, 0x32	; 50
    2cae:	80 93 a7 03 	sts	0x03A7, r24
    2cb2:	80 e0       	ldi	r24, 0x00	; 0
		return 0;
	}

	return 1;
}
    2cb4:	08 95       	ret

00002cb6 <rs485ChannelDefInit>:

void rs485ChannelDefInit( LP_OBJ_RS485_CHANNEL lpChannel )
{
    2cb6:	fc 01       	movw	r30, r24
	lpChannel->lpObject = NULL;
    2cb8:	11 82       	std	Z+1, r1	; 0x01
    2cba:	10 82       	st	Z, r1

	lpChannel->msReadTimeOut = 100;
    2cbc:	84 e6       	ldi	r24, 0x64	; 100
    2cbe:	90 e0       	ldi	r25, 0x00	; 0
    2cc0:	93 83       	std	Z+3, r25	; 0x03
    2cc2:	82 83       	std	Z+2, r24	; 0x02
	lpChannel->ucEnableRequest = 0;
    2cc4:	14 82       	std	Z+4, r1	; 0x04
	lpChannel->rxErrorCounter = 0;
    2cc6:	16 82       	std	Z+6, r1	; 0x06
	lpChannel->ucFlag = 0;
    2cc8:	15 82       	std	Z+5, r1	; 0x05

	lpChannel->rs485SetUartSetings = rs485SetUartSetingsNullFunc;
    2cca:	81 e8       	ldi	r24, 0x81	; 129
    2ccc:	96 e1       	ldi	r25, 0x16	; 22
    2cce:	94 87       	std	Z+12, r25	; 0x0c
    2cd0:	83 87       	std	Z+11, r24	; 0x0b
	lpChannel->rs485RestoreUartSetings = rs485RestoreUartSetingsNullFunc;
    2cd2:	82 e8       	ldi	r24, 0x82	; 130
    2cd4:	96 e1       	ldi	r25, 0x16	; 22
    2cd6:	96 87       	std	Z+14, r25	; 0x0e
    2cd8:	85 87       	std	Z+13, r24	; 0x0d

	lpChannel->rs485SendRequestFunc = rs485sendRequestNullFunc;
    2cda:	8e e7       	ldi	r24, 0x7E	; 126
    2cdc:	96 e1       	ldi	r25, 0x16	; 22
    2cde:	90 8b       	std	Z+16, r25	; 0x10
    2ce0:	87 87       	std	Z+15, r24	; 0x0f
	lpChannel->rs485GetResponseFunc = rs485getResponseNullFunc;
    2ce2:	8f e7       	ldi	r24, 0x7F	; 127
    2ce4:	96 e1       	ldi	r25, 0x16	; 22
    2ce6:	92 8b       	std	Z+18, r25	; 0x12
    2ce8:	81 8b       	std	Z+17, r24	; 0x11

	lpChannel->rs485SetTimeOutError = rs485SetTimeOutErrorNullFunc;
    2cea:	83 e8       	ldi	r24, 0x83	; 131
    2cec:	96 e1       	ldi	r25, 0x16	; 22
    2cee:	90 87       	std	Z+8, r25	; 0x08
    2cf0:	87 83       	std	Z+7, r24	; 0x07
	lpChannel->rs485ClrTimeOutError = rs485ClrTimeOutErrorNullFunc;
    2cf2:	84 e8       	ldi	r24, 0x84	; 132
    2cf4:	96 e1       	ldi	r25, 0x16	; 22
    2cf6:	92 87       	std	Z+10, r25	; 0x0a
    2cf8:	81 87       	std	Z+9, r24	; 0x09
}
    2cfa:	08 95       	ret

00002cfc <rs485sendRequestNullFunc>:

void rs485sendRequestNullFunc( void *lpObject )
{
}
    2cfc:	08 95       	ret

00002cfe <rs485getResponseNullFunc>:

uint8_t rs485getResponseNullFunc( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
	return 1;
}
    2cfe:	81 e0       	ldi	r24, 0x01	; 1
    2d00:	08 95       	ret

00002d02 <rs485SetUartSetingsNullFunc>:

void rs485SetUartSetingsNullFunc( void *lpObject )
{
}
    2d02:	08 95       	ret

00002d04 <rs485RestoreUartSetingsNullFunc>:

void rs485RestoreUartSetingsNullFunc( void *lpObject )
{
}
    2d04:	08 95       	ret

00002d06 <rs485SetTimeOutErrorNullFunc>:

void rs485SetTimeOutErrorNullFunc( void *lpObject )
{
}
    2d06:	08 95       	ret

00002d08 <rs485ClrTimeOutErrorNullFunc>:

void rs485ClrTimeOutErrorNullFunc( void *lpObject )
{
}
    2d08:	08 95       	ret

00002d0a <__vector_20>:

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
}

ISR( SIG_UART_TX )
{
    2d0a:	1f 92       	push	r1
    2d0c:	0f 92       	push	r0
    2d0e:	0f b6       	in	r0, 0x3f	; 63
    2d10:	0f 92       	push	r0
    2d12:	0b b6       	in	r0, 0x3b	; 59
    2d14:	0f 92       	push	r0
    2d16:	11 24       	eor	r1, r1
    2d18:	8f 93       	push	r24
    2d1a:	9f 93       	push	r25
    2d1c:	ef 93       	push	r30
    2d1e:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2d20:	80 91 a6 03 	lds	r24, 0x03A6
    2d24:	88 23       	and	r24, r24
    2d26:	11 f4       	brne	.+4      	; 0x2d2c <__vector_20+0x22>
		disable_rs485_transmit();
    2d28:	1a 98       	cbi	0x03, 2	; 3
    2d2a:	20 c0       	rjmp	.+64     	; 0x2d6c <__vector_20+0x62>
	} else {
		if( ++ucRS485txState != ucRS485txBufferLenght ) {
    2d2c:	80 91 b2 04 	lds	r24, 0x04B2
    2d30:	8f 5f       	subi	r24, 0xFF	; 255
    2d32:	80 93 b2 04 	sts	0x04B2, r24
    2d36:	90 91 b2 04 	lds	r25, 0x04B2
    2d3a:	80 91 b5 04 	lds	r24, 0x04B5
    2d3e:	98 17       	cp	r25, r24
    2d40:	59 f0       	breq	.+22     	; 0x2d58 <__vector_20+0x4e>
			UDR0 = ucRS485txBuffer[ ucRS485txState ];
    2d42:	80 91 b2 04 	lds	r24, 0x04B2
    2d46:	e0 91 b3 04 	lds	r30, 0x04B3
    2d4a:	f0 91 b4 04 	lds	r31, 0x04B4
    2d4e:	e8 0f       	add	r30, r24
    2d50:	f1 1d       	adc	r31, r1
    2d52:	80 81       	ld	r24, Z
    2d54:	8c b9       	out	0x0c, r24	; 12
    2d56:	0a c0       	rjmp	.+20     	; 0x2d6c <__vector_20+0x62>
		} else {
			disable_rs485_transmit();
    2d58:	1a 98       	cbi	0x03, 2	; 3
			UCSR0B |= _BV( RXEN0 ) | _BV( RXCIE0 );
    2d5a:	8a b1       	in	r24, 0x0a	; 10
    2d5c:	80 69       	ori	r24, 0x90	; 144
    2d5e:	8a b9       	out	0x0a, r24	; 10

			ucRS485txState = ucRS485txBufferLenght = 0;
    2d60:	10 92 b5 04 	sts	0x04B5, r1
    2d64:	80 91 b5 04 	lds	r24, 0x04B5
    2d68:	80 93 b2 04 	sts	0x04B2, r24
		}
	}
}
    2d6c:	ff 91       	pop	r31
    2d6e:	ef 91       	pop	r30
    2d70:	9f 91       	pop	r25
    2d72:	8f 91       	pop	r24
    2d74:	0f 90       	pop	r0
    2d76:	0b be       	out	0x3b, r0	; 59
    2d78:	0f 90       	pop	r0
    2d7a:	0f be       	out	0x3f, r0	; 63
    2d7c:	0f 90       	pop	r0
    2d7e:	1f 90       	pop	r1
    2d80:	18 95       	reti

00002d82 <__vector_18>:

ISR( SIG_UART_RX )
{
    2d82:	1f 92       	push	r1
    2d84:	0f 92       	push	r0
    2d86:	0f b6       	in	r0, 0x3f	; 63
    2d88:	0f 92       	push	r0
    2d8a:	0b b6       	in	r0, 0x3b	; 59
    2d8c:	0f 92       	push	r0
    2d8e:	11 24       	eor	r1, r1
    2d90:	2f 93       	push	r18
    2d92:	3f 93       	push	r19
    2d94:	4f 93       	push	r20
    2d96:	5f 93       	push	r21
    2d98:	6f 93       	push	r22
    2d9a:	7f 93       	push	r23
    2d9c:	8f 93       	push	r24
    2d9e:	9f 93       	push	r25
    2da0:	af 93       	push	r26
    2da2:	bf 93       	push	r27
    2da4:	ef 93       	push	r30
    2da6:	ff 93       	push	r31
    2da8:	df 93       	push	r29
    2daa:	cf 93       	push	r28
    2dac:	0f 92       	push	r0
    2dae:	cd b7       	in	r28, 0x3d	; 61
    2db0:	de b7       	in	r29, 0x3e	; 62
	if( !usRS485PortAsMaster ) {
    2db2:	80 91 a6 03 	lds	r24, 0x03A6
    2db6:	88 23       	and	r24, r24
    2db8:	31 f4       	brne	.+12     	; 0x2dc6 <__vector_18+0x44>
		pxMBFrameCBByteReceived();
    2dba:	e0 91 13 07 	lds	r30, 0x0713
    2dbe:	f0 91 14 07 	lds	r31, 0x0714
    2dc2:	09 95       	icall
    2dc4:	13 c0       	rjmp	.+38     	; 0x2dec <__vector_18+0x6a>
	} else {
		volatile char c = UDR0;
    2dc6:	8c b1       	in	r24, 0x0c	; 12
    2dc8:	89 83       	std	Y+1, r24	; 0x01

		if( ucRS485rxState < 260 ) {
    2dca:	80 91 b6 04 	lds	r24, 0x04B6
			ucRS485rxBuffer[ ucRS485rxState ] = c;
    2dce:	80 91 b6 04 	lds	r24, 0x04B6
    2dd2:	e0 91 b7 04 	lds	r30, 0x04B7
    2dd6:	f0 91 b8 04 	lds	r31, 0x04B8
    2dda:	e8 0f       	add	r30, r24
    2ddc:	f1 1d       	adc	r31, r1
    2dde:	89 81       	ldd	r24, Y+1	; 0x01
    2de0:	80 83       	st	Z, r24

			++ucRS485rxState;
    2de2:	80 91 b6 04 	lds	r24, 0x04B6
    2de6:	8f 5f       	subi	r24, 0xFF	; 255
    2de8:	80 93 b6 04 	sts	0x04B6, r24
		} else {
			ucRS485rxState = 0;
		}
	}
}
    2dec:	0f 90       	pop	r0
    2dee:	cf 91       	pop	r28
    2df0:	df 91       	pop	r29
    2df2:	ff 91       	pop	r31
    2df4:	ef 91       	pop	r30
    2df6:	bf 91       	pop	r27
    2df8:	af 91       	pop	r26
    2dfa:	9f 91       	pop	r25
    2dfc:	8f 91       	pop	r24
    2dfe:	7f 91       	pop	r23
    2e00:	6f 91       	pop	r22
    2e02:	5f 91       	pop	r21
    2e04:	4f 91       	pop	r20
    2e06:	3f 91       	pop	r19
    2e08:	2f 91       	pop	r18
    2e0a:	0f 90       	pop	r0
    2e0c:	0b be       	out	0x3b, r0	; 59
    2e0e:	0f 90       	pop	r0
    2e10:	0f be       	out	0x3f, r0	; 63
    2e12:	0f 90       	pop	r0
    2e14:	1f 90       	pop	r1
    2e16:	18 95       	reti

00002e18 <__vector_19>:

ISR( SIG_UART_UDRE )
{
    2e18:	1f 92       	push	r1
    2e1a:	0f 92       	push	r0
    2e1c:	0f b6       	in	r0, 0x3f	; 63
    2e1e:	0f 92       	push	r0
    2e20:	0b b6       	in	r0, 0x3b	; 59
    2e22:	0f 92       	push	r0
    2e24:	11 24       	eor	r1, r1
    2e26:	2f 93       	push	r18
    2e28:	3f 93       	push	r19
    2e2a:	4f 93       	push	r20
    2e2c:	5f 93       	push	r21
    2e2e:	6f 93       	push	r22
    2e30:	7f 93       	push	r23
    2e32:	8f 93       	push	r24
    2e34:	9f 93       	push	r25
    2e36:	af 93       	push	r26
    2e38:	bf 93       	push	r27
    2e3a:	ef 93       	push	r30
    2e3c:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2e3e:	80 91 a6 03 	lds	r24, 0x03A6
    2e42:	88 23       	and	r24, r24
    2e44:	29 f4       	brne	.+10     	; 0x2e50 <__vector_19+0x38>
		pxMBFrameCBTransmitterEmpty();
    2e46:	e0 91 0f 07 	lds	r30, 0x070F
    2e4a:	f0 91 10 07 	lds	r31, 0x0710
    2e4e:	09 95       	icall
	}
}
    2e50:	ff 91       	pop	r31
    2e52:	ef 91       	pop	r30
    2e54:	bf 91       	pop	r27
    2e56:	af 91       	pop	r26
    2e58:	9f 91       	pop	r25
    2e5a:	8f 91       	pop	r24
    2e5c:	7f 91       	pop	r23
    2e5e:	6f 91       	pop	r22
    2e60:	5f 91       	pop	r21
    2e62:	4f 91       	pop	r20
    2e64:	3f 91       	pop	r19
    2e66:	2f 91       	pop	r18
    2e68:	0f 90       	pop	r0
    2e6a:	0b be       	out	0x3b, r0	; 59
    2e6c:	0f 90       	pop	r0
    2e6e:	0f be       	out	0x3f, r0	; 63
    2e70:	0f 90       	pop	r0
    2e72:	1f 90       	pop	r1
    2e74:	18 95       	reti

00002e76 <initRS485>:

void initRS485( unsigned long ulBaudRate, uint8_t ucDataBits, uint8_t ucStopBits, uint8_t ucParity )
{
    2e76:	cf 92       	push	r12
    2e78:	df 92       	push	r13
    2e7a:	ef 92       	push	r14
    2e7c:	ff 92       	push	r15
    2e7e:	0f 93       	push	r16
    2e80:	6b 01       	movw	r12, r22
    2e82:	7c 01       	movw	r14, r24
	if( usRS485PortAsMaster ) {
    2e84:	80 91 a6 03 	lds	r24, 0x03A6
    2e88:	88 23       	and	r24, r24
    2e8a:	09 f4       	brne	.+2      	; 0x2e8e <initRS485+0x18>
    2e8c:	28 c1       	rjmp	.+592    	; 0x30de <initRS485+0x268>
		disable_rs485_transmit();
    2e8e:	1a 98       	cbi	0x03, 2	; 3
		
		UCSR0A = 0;
    2e90:	1b b8       	out	0x0b, r1	; 11
		UCSR0B = 0;
    2e92:	1a b8       	out	0x0a, r1	; 10
		UCSR0C = 0;
    2e94:	10 92 95 00 	sts	0x0095, r1

		switch( ulBaudRate ) {
    2e98:	80 e0       	ldi	r24, 0x00	; 0
    2e9a:	c8 16       	cp	r12, r24
    2e9c:	86 e9       	ldi	r24, 0x96	; 150
    2e9e:	d8 06       	cpc	r13, r24
    2ea0:	80 e0       	ldi	r24, 0x00	; 0
    2ea2:	e8 06       	cpc	r14, r24
    2ea4:	80 e0       	ldi	r24, 0x00	; 0
    2ea6:	f8 06       	cpc	r15, r24
    2ea8:	09 f4       	brne	.+2      	; 0x2eac <initRS485+0x36>
    2eaa:	c7 c0       	rjmp	.+398    	; 0x303a <initRS485+0x1c4>
    2eac:	81 e0       	ldi	r24, 0x01	; 1
    2eae:	c8 16       	cp	r12, r24
    2eb0:	86 e9       	ldi	r24, 0x96	; 150
    2eb2:	d8 06       	cpc	r13, r24
    2eb4:	80 e0       	ldi	r24, 0x00	; 0
    2eb6:	e8 06       	cpc	r14, r24
    2eb8:	80 e0       	ldi	r24, 0x00	; 0
    2eba:	f8 06       	cpc	r15, r24
    2ebc:	08 f0       	brcs	.+2      	; 0x2ec0 <initRS485+0x4a>
    2ebe:	47 c0       	rjmp	.+142    	; 0x2f4e <initRS485+0xd8>
    2ec0:	80 e8       	ldi	r24, 0x80	; 128
    2ec2:	c8 16       	cp	r12, r24
    2ec4:	85 e2       	ldi	r24, 0x25	; 37
    2ec6:	d8 06       	cpc	r13, r24
    2ec8:	80 e0       	ldi	r24, 0x00	; 0
    2eca:	e8 06       	cpc	r14, r24
    2ecc:	80 e0       	ldi	r24, 0x00	; 0
    2ece:	f8 06       	cpc	r15, r24
    2ed0:	09 f4       	brne	.+2      	; 0x2ed4 <initRS485+0x5e>
    2ed2:	9b c0       	rjmp	.+310    	; 0x300a <initRS485+0x194>
    2ed4:	81 e8       	ldi	r24, 0x81	; 129
    2ed6:	c8 16       	cp	r12, r24
    2ed8:	85 e2       	ldi	r24, 0x25	; 37
    2eda:	d8 06       	cpc	r13, r24
    2edc:	80 e0       	ldi	r24, 0x00	; 0
    2ede:	e8 06       	cpc	r14, r24
    2ee0:	80 e0       	ldi	r24, 0x00	; 0
    2ee2:	f8 06       	cpc	r15, r24
    2ee4:	a8 f4       	brcc	.+42     	; 0x2f10 <initRS485+0x9a>
    2ee6:	80 e6       	ldi	r24, 0x60	; 96
    2ee8:	c8 16       	cp	r12, r24
    2eea:	89 e0       	ldi	r24, 0x09	; 9
    2eec:	d8 06       	cpc	r13, r24
    2eee:	80 e0       	ldi	r24, 0x00	; 0
    2ef0:	e8 06       	cpc	r14, r24
    2ef2:	80 e0       	ldi	r24, 0x00	; 0
    2ef4:	f8 06       	cpc	r15, r24
    2ef6:	09 f4       	brne	.+2      	; 0x2efa <initRS485+0x84>
    2ef8:	7b c0       	rjmp	.+246    	; 0x2ff0 <initRS485+0x17a>
    2efa:	80 ec       	ldi	r24, 0xC0	; 192
    2efc:	c8 16       	cp	r12, r24
    2efe:	82 e1       	ldi	r24, 0x12	; 18
    2f00:	d8 06       	cpc	r13, r24
    2f02:	80 e0       	ldi	r24, 0x00	; 0
    2f04:	e8 06       	cpc	r14, r24
    2f06:	80 e0       	ldi	r24, 0x00	; 0
    2f08:	f8 06       	cpc	r15, r24
    2f0a:	09 f0       	breq	.+2      	; 0x2f0e <initRS485+0x98>
    2f0c:	bd c0       	rjmp	.+378    	; 0x3088 <initRS485+0x212>
    2f0e:	77 c0       	rjmp	.+238    	; 0x2ffe <initRS485+0x188>
    2f10:	80 e0       	ldi	r24, 0x00	; 0
    2f12:	c8 16       	cp	r12, r24
    2f14:	8b e4       	ldi	r24, 0x4B	; 75
    2f16:	d8 06       	cpc	r13, r24
    2f18:	80 e0       	ldi	r24, 0x00	; 0
    2f1a:	e8 06       	cpc	r14, r24
    2f1c:	80 e0       	ldi	r24, 0x00	; 0
    2f1e:	f8 06       	cpc	r15, r24
    2f20:	09 f4       	brne	.+2      	; 0x2f24 <initRS485+0xae>
    2f22:	7f c0       	rjmp	.+254    	; 0x3022 <initRS485+0x1ac>
    2f24:	80 e8       	ldi	r24, 0x80	; 128
    2f26:	c8 16       	cp	r12, r24
    2f28:	80 e7       	ldi	r24, 0x70	; 112
    2f2a:	d8 06       	cpc	r13, r24
    2f2c:	80 e0       	ldi	r24, 0x00	; 0
    2f2e:	e8 06       	cpc	r14, r24
    2f30:	80 e0       	ldi	r24, 0x00	; 0
    2f32:	f8 06       	cpc	r15, r24
    2f34:	09 f4       	brne	.+2      	; 0x2f38 <initRS485+0xc2>
    2f36:	7b c0       	rjmp	.+246    	; 0x302e <initRS485+0x1b8>
    2f38:	80 e4       	ldi	r24, 0x40	; 64
    2f3a:	c8 16       	cp	r12, r24
    2f3c:	88 e3       	ldi	r24, 0x38	; 56
    2f3e:	d8 06       	cpc	r13, r24
    2f40:	80 e0       	ldi	r24, 0x00	; 0
    2f42:	e8 06       	cpc	r14, r24
    2f44:	80 e0       	ldi	r24, 0x00	; 0
    2f46:	f8 06       	cpc	r15, r24
    2f48:	09 f0       	breq	.+2      	; 0x2f4c <initRS485+0xd6>
    2f4a:	9e c0       	rjmp	.+316    	; 0x3088 <initRS485+0x212>
    2f4c:	64 c0       	rjmp	.+200    	; 0x3016 <initRS485+0x1a0>
    2f4e:	80 e0       	ldi	r24, 0x00	; 0
    2f50:	c8 16       	cp	r12, r24
    2f52:	84 e8       	ldi	r24, 0x84	; 132
    2f54:	d8 06       	cpc	r13, r24
    2f56:	83 e0       	ldi	r24, 0x03	; 3
    2f58:	e8 06       	cpc	r14, r24
    2f5a:	80 e0       	ldi	r24, 0x00	; 0
    2f5c:	f8 06       	cpc	r15, r24
    2f5e:	09 f4       	brne	.+2      	; 0x2f62 <initRS485+0xec>
    2f60:	8e c0       	rjmp	.+284    	; 0x307e <initRS485+0x208>
    2f62:	81 e0       	ldi	r24, 0x01	; 1
    2f64:	c8 16       	cp	r12, r24
    2f66:	84 e8       	ldi	r24, 0x84	; 132
    2f68:	d8 06       	cpc	r13, r24
    2f6a:	83 e0       	ldi	r24, 0x03	; 3
    2f6c:	e8 06       	cpc	r14, r24
    2f6e:	80 e0       	ldi	r24, 0x00	; 0
    2f70:	f8 06       	cpc	r15, r24
    2f72:	f8 f4       	brcc	.+62     	; 0x2fb2 <initRS485+0x13c>
    2f74:	80 e0       	ldi	r24, 0x00	; 0
    2f76:	c8 16       	cp	r12, r24
    2f78:	8c e2       	ldi	r24, 0x2C	; 44
    2f7a:	d8 06       	cpc	r13, r24
    2f7c:	81 e0       	ldi	r24, 0x01	; 1
    2f7e:	e8 06       	cpc	r14, r24
    2f80:	80 e0       	ldi	r24, 0x00	; 0
    2f82:	f8 06       	cpc	r15, r24
    2f84:	09 f4       	brne	.+2      	; 0x2f88 <initRS485+0x112>
    2f86:	65 c0       	rjmp	.+202    	; 0x3052 <initRS485+0x1dc>
    2f88:	80 e0       	ldi	r24, 0x00	; 0
    2f8a:	c8 16       	cp	r12, r24
    2f8c:	82 ec       	ldi	r24, 0xC2	; 194
    2f8e:	d8 06       	cpc	r13, r24
    2f90:	81 e0       	ldi	r24, 0x01	; 1
    2f92:	e8 06       	cpc	r14, r24
    2f94:	80 e0       	ldi	r24, 0x00	; 0
    2f96:	f8 06       	cpc	r15, r24
    2f98:	09 f4       	brne	.+2      	; 0x2f9c <initRS485+0x126>
    2f9a:	61 c0       	rjmp	.+194    	; 0x305e <initRS485+0x1e8>
    2f9c:	80 e0       	ldi	r24, 0x00	; 0
    2f9e:	c8 16       	cp	r12, r24
    2fa0:	81 ee       	ldi	r24, 0xE1	; 225
    2fa2:	d8 06       	cpc	r13, r24
    2fa4:	80 e0       	ldi	r24, 0x00	; 0
    2fa6:	e8 06       	cpc	r14, r24
    2fa8:	80 e0       	ldi	r24, 0x00	; 0
    2faa:	f8 06       	cpc	r15, r24
    2fac:	09 f0       	breq	.+2      	; 0x2fb0 <initRS485+0x13a>
    2fae:	6c c0       	rjmp	.+216    	; 0x3088 <initRS485+0x212>
    2fb0:	4a c0       	rjmp	.+148    	; 0x3046 <initRS485+0x1d0>
    2fb2:	80 e2       	ldi	r24, 0x20	; 32
    2fb4:	c8 16       	cp	r12, r24
    2fb6:	81 ea       	ldi	r24, 0xA1	; 161
    2fb8:	d8 06       	cpc	r13, r24
    2fba:	87 e0       	ldi	r24, 0x07	; 7
    2fbc:	e8 06       	cpc	r14, r24
    2fbe:	80 e0       	ldi	r24, 0x00	; 0
    2fc0:	f8 06       	cpc	r15, r24
    2fc2:	09 f4       	brne	.+2      	; 0x2fc6 <initRS485+0x150>
    2fc4:	52 c0       	rjmp	.+164    	; 0x306a <initRS485+0x1f4>
    2fc6:	80 e4       	ldi	r24, 0x40	; 64
    2fc8:	c8 16       	cp	r12, r24
    2fca:	82 e4       	ldi	r24, 0x42	; 66
    2fcc:	d8 06       	cpc	r13, r24
    2fce:	8f e0       	ldi	r24, 0x0F	; 15
    2fd0:	e8 06       	cpc	r14, r24
    2fd2:	80 e0       	ldi	r24, 0x00	; 0
    2fd4:	f8 06       	cpc	r15, r24
    2fd6:	09 f4       	brne	.+2      	; 0x2fda <initRS485+0x164>
    2fd8:	4e c0       	rjmp	.+156    	; 0x3076 <initRS485+0x200>
    2fda:	80 e9       	ldi	r24, 0x90	; 144
    2fdc:	c8 16       	cp	r12, r24
    2fde:	80 ed       	ldi	r24, 0xD0	; 208
    2fe0:	d8 06       	cpc	r13, r24
    2fe2:	83 e0       	ldi	r24, 0x03	; 3
    2fe4:	e8 06       	cpc	r14, r24
    2fe6:	80 e0       	ldi	r24, 0x00	; 0
    2fe8:	f8 06       	cpc	r15, r24
    2fea:	09 f0       	breq	.+2      	; 0x2fee <initRS485+0x178>
    2fec:	4d c0       	rjmp	.+154    	; 0x3088 <initRS485+0x212>
    2fee:	47 c0       	rjmp	.+142    	; 0x307e <initRS485+0x208>
    2ff0:	e0 ea       	ldi	r30, 0xA0	; 160
    2ff2:	ce 2e       	mov	r12, r30
    2ff4:	e1 e0       	ldi	r30, 0x01	; 1
    2ff6:	de 2e       	mov	r13, r30
    2ff8:	e1 2c       	mov	r14, r1
    2ffa:	f1 2c       	mov	r15, r1
    2ffc:	45 c0       	rjmp	.+138    	; 0x3088 <initRS485+0x212>
    2ffe:	7f ec       	ldi	r23, 0xCF	; 207
    3000:	c7 2e       	mov	r12, r23
    3002:	d1 2c       	mov	r13, r1
    3004:	e1 2c       	mov	r14, r1
    3006:	f1 2c       	mov	r15, r1
    3008:	3f c0       	rjmp	.+126    	; 0x3088 <initRS485+0x212>
		case 2400: ulBaudRate = 416; break;
		case 4800: ulBaudRate = 207; break;
    300a:	67 e6       	ldi	r22, 0x67	; 103
    300c:	c6 2e       	mov	r12, r22
    300e:	d1 2c       	mov	r13, r1
    3010:	e1 2c       	mov	r14, r1
    3012:	f1 2c       	mov	r15, r1
    3014:	39 c0       	rjmp	.+114    	; 0x3088 <initRS485+0x212>
		case 9600: ulBaudRate = 103; break;
    3016:	54 e4       	ldi	r21, 0x44	; 68
    3018:	c5 2e       	mov	r12, r21
    301a:	d1 2c       	mov	r13, r1
    301c:	e1 2c       	mov	r14, r1
    301e:	f1 2c       	mov	r15, r1
    3020:	33 c0       	rjmp	.+102    	; 0x3088 <initRS485+0x212>
		case 14400: ulBaudRate = 68; break;
    3022:	33 e3       	ldi	r19, 0x33	; 51
    3024:	c3 2e       	mov	r12, r19
    3026:	d1 2c       	mov	r13, r1
    3028:	e1 2c       	mov	r14, r1
    302a:	f1 2c       	mov	r15, r1
    302c:	2d c0       	rjmp	.+90     	; 0x3088 <initRS485+0x212>
		case 19200: ulBaudRate = 51; break;
    302e:	92 e2       	ldi	r25, 0x22	; 34
    3030:	c9 2e       	mov	r12, r25
    3032:	d1 2c       	mov	r13, r1
    3034:	e1 2c       	mov	r14, r1
    3036:	f1 2c       	mov	r15, r1
    3038:	27 c0       	rjmp	.+78     	; 0x3088 <initRS485+0x212>
		case 28800: ulBaudRate = 34; break;
    303a:	89 e1       	ldi	r24, 0x19	; 25
    303c:	c8 2e       	mov	r12, r24
    303e:	d1 2c       	mov	r13, r1
    3040:	e1 2c       	mov	r14, r1
    3042:	f1 2c       	mov	r15, r1
    3044:	21 c0       	rjmp	.+66     	; 0x3088 <initRS485+0x212>
		case 38400: ulBaudRate = 25; break;
    3046:	b0 e1       	ldi	r27, 0x10	; 16
    3048:	cb 2e       	mov	r12, r27
    304a:	d1 2c       	mov	r13, r1
    304c:	e1 2c       	mov	r14, r1
    304e:	f1 2c       	mov	r15, r1
    3050:	1b c0       	rjmp	.+54     	; 0x3088 <initRS485+0x212>
		case 57600: ulBaudRate = 16; break;
    3052:	ac e0       	ldi	r26, 0x0C	; 12
    3054:	ca 2e       	mov	r12, r26
    3056:	d1 2c       	mov	r13, r1
    3058:	e1 2c       	mov	r14, r1
    305a:	f1 2c       	mov	r15, r1
    305c:	15 c0       	rjmp	.+42     	; 0x3088 <initRS485+0x212>
		case 76800: ulBaudRate = 12; break;
    305e:	f8 e0       	ldi	r31, 0x08	; 8
    3060:	cf 2e       	mov	r12, r31
    3062:	d1 2c       	mov	r13, r1
    3064:	e1 2c       	mov	r14, r1
    3066:	f1 2c       	mov	r15, r1
    3068:	0f c0       	rjmp	.+30     	; 0x3088 <initRS485+0x212>
		case 115200: ulBaudRate = 8; break;
    306a:	e1 e0       	ldi	r30, 0x01	; 1
    306c:	ce 2e       	mov	r12, r30
    306e:	d1 2c       	mov	r13, r1
    3070:	e1 2c       	mov	r14, r1
    3072:	f1 2c       	mov	r15, r1
    3074:	09 c0       	rjmp	.+18     	; 0x3088 <initRS485+0x212>
		//case 115200: UCSR0C |= 1<<UMSEL0; UCSR0A |= 1<<U2X0; ulBaudRate = 16; break;
		case 230400: ulBaudRate = 3; break;
		case 250000: ulBaudRate = 3; break;
		case 500000: ulBaudRate = 1; break;
    3076:	cc 24       	eor	r12, r12
    3078:	dd 24       	eor	r13, r13
    307a:	76 01       	movw	r14, r12
    307c:	05 c0       	rjmp	.+10     	; 0x3088 <initRS485+0x212>
    307e:	73 e0       	ldi	r23, 0x03	; 3
    3080:	c7 2e       	mov	r12, r23
    3082:	d1 2c       	mov	r13, r1
    3084:	e1 2c       	mov	r14, r1
    3086:	f1 2c       	mov	r15, r1
		case 1000000: ulBaudRate = 0; break;
		//default: ulBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
		}

		UBRR0H = ulBaudRate>>8;
    3088:	bb 27       	eor	r27, r27
    308a:	af 2d       	mov	r26, r15
    308c:	9e 2d       	mov	r25, r14
    308e:	8d 2d       	mov	r24, r13
    3090:	80 93 90 00 	sts	0x0090, r24
		UBRR0L = ulBaudRate;
    3094:	c9 b8       	out	0x09, r12	; 9

		switch ( ucDataBits ) {
    3096:	47 30       	cpi	r20, 0x07	; 7
    3098:	31 f0       	breq	.+12     	; 0x30a6 <initRS485+0x230>
    309a:	48 30       	cpi	r20, 0x08	; 8
    309c:	49 f4       	brne	.+18     	; 0x30b0 <initRS485+0x23a>
		case 8:
			UCSR0C |= _BV( UCSZ01 ) | _BV( UCSZ00 );
    309e:	80 91 95 00 	lds	r24, 0x0095
    30a2:	86 60       	ori	r24, 0x06	; 6
    30a4:	03 c0       	rjmp	.+6      	; 0x30ac <initRS485+0x236>
		 break;
		case 7:
			UCSR0C |= _BV( UCSZ01 );
    30a6:	80 91 95 00 	lds	r24, 0x0095
    30aa:	84 60       	ori	r24, 0x04	; 4
    30ac:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucStopBits ) {
    30b0:	22 30       	cpi	r18, 0x02	; 2
    30b2:	29 f4       	brne	.+10     	; 0x30be <initRS485+0x248>
		case 1: 
		 break;
		case 2:
			UCSR0C |= _BV( USBS0 );
    30b4:	80 91 95 00 	lds	r24, 0x0095
    30b8:	88 60       	ori	r24, 0x08	; 8
    30ba:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucParity ) {
    30be:	01 30       	cpi	r16, 0x01	; 1
    30c0:	19 f0       	breq	.+6      	; 0x30c8 <initRS485+0x252>
    30c2:	02 30       	cpi	r16, 0x02	; 2
    30c4:	51 f4       	brne	.+20     	; 0x30da <initRS485+0x264>
    30c6:	04 c0       	rjmp	.+8      	; 0x30d0 <initRS485+0x25a>
		case 0: // PAR_NONE:
		 break;

		case 1: // PAR_ODD
			UCSR0C |= _BV( UPM01 ) | _BV( UPM00 );
    30c8:	80 91 95 00 	lds	r24, 0x0095
    30cc:	80 63       	ori	r24, 0x30	; 48
    30ce:	03 c0       	rjmp	.+6      	; 0x30d6 <initRS485+0x260>
		 break;

		case 2: // PAR_EVEN
			UCSR0C |= _BV( UPM01 );
    30d0:	80 91 95 00 	lds	r24, 0x0095
    30d4:	80 62       	ori	r24, 0x20	; 32
    30d6:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		UCSR0B = _BV( TXEN0 ) | _BV( TXCIE0 );
    30da:	88 e4       	ldi	r24, 0x48	; 72
    30dc:	8a b9       	out	0x0a, r24	; 10
	}
}
    30de:	0f 91       	pop	r16
    30e0:	ff 90       	pop	r15
    30e2:	ef 90       	pop	r14
    30e4:	df 90       	pop	r13
    30e6:	cf 90       	pop	r12
    30e8:	08 95       	ret

000030ea <rs485SendBuffer>:
void rs485ClrTimeOutErrorNullFunc( void *lpObject )
{
}

void rs485SendBuffer( uint8_t *buffer, uint8_t len )
{
    30ea:	1f 93       	push	r17
    30ec:	28 2f       	mov	r18, r24
    30ee:	79 2f       	mov	r23, r25
    30f0:	16 2f       	mov	r17, r22
	memcpy( (char*)ucRS485txBuffer, buffer, len );
    30f2:	80 91 b3 04 	lds	r24, 0x04B3
    30f6:	90 91 b4 04 	lds	r25, 0x04B4
    30fa:	62 2f       	mov	r22, r18
    30fc:	41 2f       	mov	r20, r17
    30fe:	50 e0       	ldi	r21, 0x00	; 0
    3100:	0e 94 4a 19 	call	0x3294	; 0x3294 <memcpy>

	ucRS485txBufferLenght = len;
    3104:	10 93 b5 04 	sts	0x04B5, r17
	ucRS485rxState = ucRS485txState = 0;
    3108:	10 92 b2 04 	sts	0x04B2, r1
    310c:	80 91 b2 04 	lds	r24, 0x04B2
    3110:	80 93 b6 04 	sts	0x04B6, r24

	UCSR0B &= ~( _BV( RXEN0 ) |  _BV( RXCIE0 ) );
    3114:	8a b1       	in	r24, 0x0a	; 10
    3116:	8f 76       	andi	r24, 0x6F	; 111
    3118:	8a b9       	out	0x0a, r24	; 10
	enable_rs485_transmit();
    311a:	1a 9a       	sbi	0x03, 2	; 3

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
    311c:	80 91 b2 04 	lds	r24, 0x04B2
    3120:	e0 91 b3 04 	lds	r30, 0x04B3
    3124:	f0 91 b4 04 	lds	r31, 0x04B4
    3128:	e8 0f       	add	r30, r24
    312a:	f1 1d       	adc	r31, r1
    312c:	80 81       	ld	r24, Z
    312e:	8c b9       	out	0x0c, r24	; 12
}
    3130:	1f 91       	pop	r17
    3132:	08 95       	ret

00003134 <bitarr_write>:
/* TODO: Use ARM bitband region */

void bitarr_write( uint8_t *data, uint16_t index, bool value )
{
	uint16_t o = offset( index );
	uint8_t m = mask( index );
    3134:	fb 01       	movw	r30, r22
    3136:	e7 70       	andi	r30, 0x07	; 7
    3138:	f0 70       	andi	r31, 0x00	; 0
    313a:	21 e0       	ldi	r18, 0x01	; 1
    313c:	30 e0       	ldi	r19, 0x00	; 0
    313e:	02 c0       	rjmp	.+4      	; 0x3144 <bitarr_write+0x10>
    3140:	22 0f       	add	r18, r18
    3142:	33 1f       	adc	r19, r19
    3144:	ea 95       	dec	r30
    3146:	e2 f7       	brpl	.-8      	; 0x3140 <bitarr_write+0xc>

/* TODO: Use ARM bitband region */

void bitarr_write( uint8_t *data, uint16_t index, bool value )
{
	uint16_t o = offset( index );
    3148:	33 e0       	ldi	r19, 0x03	; 3
    314a:	76 95       	lsr	r23
    314c:	67 95       	ror	r22
    314e:	3a 95       	dec	r19
    3150:	e1 f7       	brne	.-8      	; 0x314a <bitarr_write+0x16>
    3152:	fc 01       	movw	r30, r24
    3154:	e6 0f       	add	r30, r22
    3156:	f7 1f       	adc	r31, r23
	uint8_t m = mask( index );

	if( value )
    3158:	44 23       	and	r20, r20
    315a:	19 f0       	breq	.+6      	; 0x3162 <bitarr_write+0x2e>
	{
		data[o] |= m;
    315c:	80 81       	ld	r24, Z
    315e:	82 2b       	or	r24, r18
    3160:	03 c0       	rjmp	.+6      	; 0x3168 <bitarr_write+0x34>
	} else {
		data[o] &= ~m;
    3162:	20 95       	com	r18
    3164:	80 81       	ld	r24, Z
    3166:	82 23       	and	r24, r18
    3168:	80 83       	st	Z, r24
    316a:	08 95       	ret

0000316c <bitarr_read>:
	}
}

bool bitarr_read( const uint8_t *data, uint16_t index )
{
    316c:	fb 01       	movw	r30, r22
    316e:	43 e0       	ldi	r20, 0x03	; 3
    3170:	f6 95       	lsr	r31
    3172:	e7 95       	ror	r30
    3174:	4a 95       	dec	r20
    3176:	e1 f7       	brne	.-8      	; 0x3170 <bitarr_read+0x4>
    3178:	e8 0f       	add	r30, r24
    317a:	f9 1f       	adc	r31, r25
    317c:	80 81       	ld	r24, Z
    317e:	90 e0       	ldi	r25, 0x00	; 0
    3180:	67 70       	andi	r22, 0x07	; 7
    3182:	70 70       	andi	r23, 0x00	; 0
    3184:	02 c0       	rjmp	.+4      	; 0x318a <bitarr_read+0x1e>
    3186:	95 95       	asr	r25
    3188:	87 95       	ror	r24
    318a:	6a 95       	dec	r22
    318c:	e2 f7       	brpl	.-8      	; 0x3186 <bitarr_read+0x1a>
	return !!( data[ offset( index ) ] & mask( index ) );
}
    318e:	81 70       	andi	r24, 0x01	; 1
    3190:	08 95       	ret

00003192 <bitarr_flip>:

void bitarr_flip( uint8_t *data, uint16_t index )
{
	data[ offset( index ) ] ^= mask( index );
    3192:	fb 01       	movw	r30, r22
    3194:	53 e0       	ldi	r21, 0x03	; 3
    3196:	f6 95       	lsr	r31
    3198:	e7 95       	ror	r30
    319a:	5a 95       	dec	r21
    319c:	e1 f7       	brne	.-8      	; 0x3196 <bitarr_flip+0x4>
    319e:	e8 0f       	add	r30, r24
    31a0:	f9 1f       	adc	r31, r25
    31a2:	67 70       	andi	r22, 0x07	; 7
    31a4:	70 70       	andi	r23, 0x00	; 0
    31a6:	81 e0       	ldi	r24, 0x01	; 1
    31a8:	90 e0       	ldi	r25, 0x00	; 0
    31aa:	02 c0       	rjmp	.+4      	; 0x31b0 <bitarr_flip+0x1e>
    31ac:	88 0f       	add	r24, r24
    31ae:	99 1f       	adc	r25, r25
    31b0:	6a 95       	dec	r22
    31b2:	e2 f7       	brpl	.-8      	; 0x31ac <bitarr_flip+0x1a>
    31b4:	20 81       	ld	r18, Z
    31b6:	28 27       	eor	r18, r24
    31b8:	20 83       	st	Z, r18
}
    31ba:	08 95       	ret

000031bc <bitarr_high>:

void bitarr_high( uint8_t *data, uint16_t index )
{
	data[ offset( index ) ] |= mask( index );
    31bc:	fb 01       	movw	r30, r22
    31be:	a3 e0       	ldi	r26, 0x03	; 3
    31c0:	f6 95       	lsr	r31
    31c2:	e7 95       	ror	r30
    31c4:	aa 95       	dec	r26
    31c6:	e1 f7       	brne	.-8      	; 0x31c0 <bitarr_high+0x4>
    31c8:	e8 0f       	add	r30, r24
    31ca:	f9 1f       	adc	r31, r25
    31cc:	67 70       	andi	r22, 0x07	; 7
    31ce:	70 70       	andi	r23, 0x00	; 0
    31d0:	81 e0       	ldi	r24, 0x01	; 1
    31d2:	90 e0       	ldi	r25, 0x00	; 0
    31d4:	02 c0       	rjmp	.+4      	; 0x31da <bitarr_high+0x1e>
    31d6:	88 0f       	add	r24, r24
    31d8:	99 1f       	adc	r25, r25
    31da:	6a 95       	dec	r22
    31dc:	e2 f7       	brpl	.-8      	; 0x31d6 <bitarr_high+0x1a>
    31de:	20 81       	ld	r18, Z
    31e0:	28 2b       	or	r18, r24
    31e2:	20 83       	st	Z, r18
}
    31e4:	08 95       	ret

000031e6 <bitarr_low>:

void bitarr_low( uint8_t *data, uint16_t index )
{
	data[ offset( index ) ] &= ~mask( index );
    31e6:	fb 01       	movw	r30, r22
    31e8:	b3 e0       	ldi	r27, 0x03	; 3
    31ea:	f6 95       	lsr	r31
    31ec:	e7 95       	ror	r30
    31ee:	ba 95       	dec	r27
    31f0:	e1 f7       	brne	.-8      	; 0x31ea <bitarr_low+0x4>
    31f2:	e8 0f       	add	r30, r24
    31f4:	f9 1f       	adc	r31, r25
    31f6:	67 70       	andi	r22, 0x07	; 7
    31f8:	70 70       	andi	r23, 0x00	; 0
    31fa:	81 e0       	ldi	r24, 0x01	; 1
    31fc:	90 e0       	ldi	r25, 0x00	; 0
    31fe:	02 c0       	rjmp	.+4      	; 0x3204 <bitarr_low+0x1e>
    3200:	88 0f       	add	r24, r24
    3202:	99 1f       	adc	r25, r25
    3204:	6a 95       	dec	r22
    3206:	e2 f7       	brpl	.-8      	; 0x3200 <bitarr_low+0x1a>
    3208:	80 95       	com	r24
    320a:	20 81       	ld	r18, Z
    320c:	28 23       	and	r18, r24
    320e:	20 83       	st	Z, r18
}
    3210:	08 95       	ret

00003212 <__mulsi3>:
    3212:	62 9f       	mul	r22, r18
    3214:	d0 01       	movw	r26, r0
    3216:	73 9f       	mul	r23, r19
    3218:	f0 01       	movw	r30, r0
    321a:	82 9f       	mul	r24, r18
    321c:	e0 0d       	add	r30, r0
    321e:	f1 1d       	adc	r31, r1
    3220:	64 9f       	mul	r22, r20
    3222:	e0 0d       	add	r30, r0
    3224:	f1 1d       	adc	r31, r1
    3226:	92 9f       	mul	r25, r18
    3228:	f0 0d       	add	r31, r0
    322a:	83 9f       	mul	r24, r19
    322c:	f0 0d       	add	r31, r0
    322e:	74 9f       	mul	r23, r20
    3230:	f0 0d       	add	r31, r0
    3232:	65 9f       	mul	r22, r21
    3234:	f0 0d       	add	r31, r0
    3236:	99 27       	eor	r25, r25
    3238:	72 9f       	mul	r23, r18
    323a:	b0 0d       	add	r27, r0
    323c:	e1 1d       	adc	r30, r1
    323e:	f9 1f       	adc	r31, r25
    3240:	63 9f       	mul	r22, r19
    3242:	b0 0d       	add	r27, r0
    3244:	e1 1d       	adc	r30, r1
    3246:	f9 1f       	adc	r31, r25
    3248:	bd 01       	movw	r22, r26
    324a:	cf 01       	movw	r24, r30
    324c:	11 24       	eor	r1, r1
    324e:	08 95       	ret

00003250 <__udivmodsi4>:
    3250:	a1 e2       	ldi	r26, 0x21	; 33
    3252:	1a 2e       	mov	r1, r26
    3254:	aa 1b       	sub	r26, r26
    3256:	bb 1b       	sub	r27, r27
    3258:	fd 01       	movw	r30, r26
    325a:	0d c0       	rjmp	.+26     	; 0x3276 <__udivmodsi4_ep>

0000325c <__udivmodsi4_loop>:
    325c:	aa 1f       	adc	r26, r26
    325e:	bb 1f       	adc	r27, r27
    3260:	ee 1f       	adc	r30, r30
    3262:	ff 1f       	adc	r31, r31
    3264:	a2 17       	cp	r26, r18
    3266:	b3 07       	cpc	r27, r19
    3268:	e4 07       	cpc	r30, r20
    326a:	f5 07       	cpc	r31, r21
    326c:	20 f0       	brcs	.+8      	; 0x3276 <__udivmodsi4_ep>
    326e:	a2 1b       	sub	r26, r18
    3270:	b3 0b       	sbc	r27, r19
    3272:	e4 0b       	sbc	r30, r20
    3274:	f5 0b       	sbc	r31, r21

00003276 <__udivmodsi4_ep>:
    3276:	66 1f       	adc	r22, r22
    3278:	77 1f       	adc	r23, r23
    327a:	88 1f       	adc	r24, r24
    327c:	99 1f       	adc	r25, r25
    327e:	1a 94       	dec	r1
    3280:	69 f7       	brne	.-38     	; 0x325c <__udivmodsi4_loop>
    3282:	60 95       	com	r22
    3284:	70 95       	com	r23
    3286:	80 95       	com	r24
    3288:	90 95       	com	r25
    328a:	9b 01       	movw	r18, r22
    328c:	ac 01       	movw	r20, r24
    328e:	bd 01       	movw	r22, r26
    3290:	cf 01       	movw	r24, r30
    3292:	08 95       	ret

00003294 <memcpy>:
    3294:	fb 01       	movw	r30, r22
    3296:	dc 01       	movw	r26, r24
    3298:	02 c0       	rjmp	.+4      	; 0x329e <memcpy+0xa>
    329a:	01 90       	ld	r0, Z+
    329c:	0d 92       	st	X+, r0
    329e:	41 50       	subi	r20, 0x01	; 1
    32a0:	50 40       	sbci	r21, 0x00	; 0
    32a2:	d8 f7       	brcc	.-10     	; 0x329a <memcpy+0x6>
    32a4:	08 95       	ret

000032a6 <_exit>:
    32a6:	f8 94       	cli

000032a8 <__stop_program>:
    32a8:	ff cf       	rjmp	.-2      	; 0x32a8 <__stop_program>
