# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DACZC706.srcs/sources_1/ip/clk_wiz_0" \
"../../../../DACZC706.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../DACZC706.srcs/sources_1/ip/model_0/model_dist_mem_gen_i0/sim/model_dist_mem_gen_i0.v" \
"../../../../DACZC706.srcs/sources_1/ip/builtin_fifo/sim/builtin_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
