============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 22 2019  08:00:43 pm
  Module:                 cas
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           1    2.346    gscl45nm 
AOI21X1          1    2.816    gscl45nm 
AOI22X1          2    6.570    gscl45nm 
BUFX2            9   21.118    gscl45nm 
INVX1           14   19.711    gscl45nm 
MUX2X1          11   41.298    gscl45nm 
NAND2X1          3    5.632    gscl45nm 
NOR2X1           3    7.039    gscl45nm 
OAI21X1          2    5.632    gscl45nm 
OR2X1            3    7.039    gscl45nm 
----------------------------------------
total           49  119.202             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        14  19.711   16.5 
buffer           9  21.118   17.7 
logic           26  78.373   65.7 
----------------------------------
total           49 119.202  100.0 

