#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 22 20:46:05 2019
# Process ID: 6506
# Current directory: /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2
# Command line: vivado -log Controller_TEST.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Controller_TEST.tcl -notrace
# Log file: /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/Controller_TEST.vdi
# Journal file: /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source Controller_TEST.tcl -notrace
Command: link_design -top Controller_TEST -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniel/Downloads/Basys-3-Master_v2.xdc]
Finished Parsing XDC File [/home/daniel/Downloads/Basys-3-Master_v2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.082 ; gain = 0.000 ; free physical = 6723 ; free virtual = 11291
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.113 ; gain = 89.031 ; free physical = 6718 ; free virtual = 11286

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e1c74ea9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.613 ; gain = 445.500 ; free physical = 6343 ; free virtual = 10911

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e1c74ea9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e1c74ea9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e7635479

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e7635479

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 24ce0021a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1be49a804

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              11  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
Ending Logic Optimization Task | Checksum: 1be49a804

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1be49a804

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1be49a804

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
Ending Netlist Obfuscation Task | Checksum: 1be49a804

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.613 ; gain = 612.531 ; free physical = 6274 ; free virtual = 10842
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.613 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10842
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2228.629 ; gain = 0.000 ; free physical = 6272 ; free virtual = 10841
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.629 ; gain = 0.000 ; free physical = 6271 ; free virtual = 10840
INFO: [Common 17-1381] The checkpoint '/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/Controller_TEST_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Controller_TEST_drc_opted.rpt -pb Controller_TEST_drc_opted.pb -rpx Controller_TEST_drc_opted.rpx
Command: report_drc -file Controller_TEST_drc_opted.rpt -pb Controller_TEST_drc_opted.pb -rpx Controller_TEST_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/daniel/Desktop/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/Controller_TEST_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6240 ; free virtual = 10809
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 178972b90

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6240 ; free virtual = 10809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6240 ; free virtual = 10809

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bcc2cb79

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6241 ; free virtual = 10809

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1320e5b2f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6241 ; free virtual = 10810

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1320e5b2f

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6241 ; free virtual = 10810
Phase 1 Placer Initialization | Checksum: 1320e5b2f

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6241 ; free virtual = 10810

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1320e5b2f

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6240 ; free virtual = 10808
Phase 2 Global Placement | Checksum: eeeb4ed7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6223 ; free virtual = 10792

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eeeb4ed7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6223 ; free virtual = 10792

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 216d7f2f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6224 ; free virtual = 10792

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 189cbe4de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6224 ; free virtual = 10793

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11ee2cb0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6225 ; free virtual = 10794

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 175251e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6224 ; free virtual = 10793

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 175251e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6224 ; free virtual = 10793

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 175251e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6224 ; free virtual = 10793
Phase 3 Detail Placement | Checksum: 175251e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6224 ; free virtual = 10793

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 175251e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6224 ; free virtual = 10793

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 175251e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6226 ; free virtual = 10794

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 175251e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6226 ; free virtual = 10794

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6226 ; free virtual = 10794
Phase 4.4 Final Placement Cleanup | Checksum: 1aaab120b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6226 ; free virtual = 10794
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aaab120b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6226 ; free virtual = 10794
Ending Placer Task | Checksum: fe75f569

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6233 ; free virtual = 10802
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6234 ; free virtual = 10803
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6232 ; free virtual = 10802
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6233 ; free virtual = 10803
INFO: [Common 17-1381] The checkpoint '/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/Controller_TEST_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Controller_TEST_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6228 ; free virtual = 10797
INFO: [runtcl-4] Executing : report_utilization -file Controller_TEST_utilization_placed.rpt -pb Controller_TEST_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Controller_TEST_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6234 ; free virtual = 10802
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 64c7dd17 ConstDB: 0 ShapeSum: 99ae1852 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10997f46d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2316.672 ; gain = 0.000 ; free physical = 6122 ; free virtual = 10691
Post Restoration Checksum: NetGraph: 7603f96c NumContArr: 9393fb01 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 10997f46d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.305 ; gain = 57.633 ; free physical = 6074 ; free virtual = 10643

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10997f46d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.305 ; gain = 84.633 ; free physical = 6044 ; free virtual = 10612

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10997f46d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.305 ; gain = 84.633 ; free physical = 6044 ; free virtual = 10612
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: adc66bef

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2416.328 ; gain = 99.656 ; free physical = 6036 ; free virtual = 10605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.764  | TNS=0.000  | WHS=-0.144 | THS=-7.546 |

Phase 2 Router Initialization | Checksum: 888a3367

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2416.328 ; gain = 99.656 ; free physical = 6036 ; free virtual = 10605

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1734f85c4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6037 ; free virtual = 10605

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.690  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e15ba450

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605
Phase 4 Rip-up And Reroute | Checksum: e15ba450

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 167bb1191

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.782  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 167bb1191

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167bb1191

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605
Phase 5 Delay and Skew Optimization | Checksum: 167bb1191

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9bb0c174

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.782  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 158948a1b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605
Phase 6 Post Hold Fix | Checksum: 158948a1b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0919238 %
  Global Horizontal Routing Utilization  = 0.0970849 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15d4ea8c7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6036 ; free virtual = 10605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15d4ea8c7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6035 ; free virtual = 10604

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15fb002e8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6035 ; free virtual = 10604

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.782  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15fb002e8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6035 ; free virtual = 10604
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6067 ; free virtual = 10635

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2419.332 ; gain = 102.660 ; free physical = 6067 ; free virtual = 10635
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.332 ; gain = 0.000 ; free physical = 6067 ; free virtual = 10635
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2419.332 ; gain = 0.000 ; free physical = 6059 ; free virtual = 10629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.332 ; gain = 0.000 ; free physical = 6064 ; free virtual = 10634
INFO: [Common 17-1381] The checkpoint '/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/Controller_TEST_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Controller_TEST_drc_routed.rpt -pb Controller_TEST_drc_routed.pb -rpx Controller_TEST_drc_routed.rpx
Command: report_drc -file Controller_TEST_drc_routed.rpt -pb Controller_TEST_drc_routed.pb -rpx Controller_TEST_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/Controller_TEST_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Controller_TEST_methodology_drc_routed.rpt -pb Controller_TEST_methodology_drc_routed.pb -rpx Controller_TEST_methodology_drc_routed.rpx
Command: report_methodology -file Controller_TEST_methodology_drc_routed.rpt -pb Controller_TEST_methodology_drc_routed.pb -rpx Controller_TEST_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/Controller_TEST_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Controller_TEST_power_routed.rpt -pb Controller_TEST_power_summary_routed.pb -rpx Controller_TEST_power_routed.rpx
Command: report_power -file Controller_TEST_power_routed.rpt -pb Controller_TEST_power_summary_routed.pb -rpx Controller_TEST_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Controller_TEST_route_status.rpt -pb Controller_TEST_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Controller_TEST_timing_summary_routed.rpt -pb Controller_TEST_timing_summary_routed.pb -rpx Controller_TEST_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Controller_TEST_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Controller_TEST_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Controller_TEST_bus_skew_routed.rpt -pb Controller_TEST_bus_skew_routed.pb -rpx Controller_TEST_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 20:46:39 2019...
#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 22 20:46:59 2019
# Process ID: 20526
# Current directory: /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2
# Command line: vivado -log Controller_TEST.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Controller_TEST.tcl -notrace
# Log file: /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/Controller_TEST.vdi
# Journal file: /home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source Controller_TEST.tcl -notrace
Command: open_checkpoint Controller_TEST_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1387.973 ; gain = 0.000 ; free physical = 6995 ; free virtual = 11565
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2063.738 ; gain = 2.000 ; free physical = 6273 ; free virtual = 10842
Restored from archive | CPU: 0.140000 secs | Memory: 1.426865 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2063.738 ; gain = 2.000 ; free physical = 6273 ; free virtual = 10842
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.738 ; gain = 0.000 ; free physical = 6273 ; free virtual = 10842
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.738 ; gain = 675.766 ; free physical = 6272 ; free virtual = 10842
Command: write_bitstream -force Controller_TEST.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/daniel/Desktop/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Controller_TEST.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:02:19 . Memory (MB): peak = 2511.406 ; gain = 447.668 ; free physical = 6201 ; free virtual = 10773
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 20:49:32 2019...
