Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ubuntu/xilinx_install/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 62 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_updateKey_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_updateKey_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_fifo_w1_d256_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w1_d256_S
INFO: [VRFC 10-311] analyzing module example_fifo_w1_d256_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_updateKey_1_Rcon_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_updateKey_1_Rcon_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_fifo_w128_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d256_A
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d256_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_ct_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_ct_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_VITIS_LOOP_118_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_dec_Pipeline_VITIS_LOOP_118_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_VITIS_LOOP_129_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_dec_Pipeline_VITIS_LOOP_129_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_decryption_cbc_loop_decipher_0_i32box_ROM_NP_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_dec_Pipeline_decryption_cbc_loop_decipher_0_i32box_ROM_NP_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_enc_Pipeline_encryption_cbc_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_enc_Pipeline_encryption_cbc_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_decryption_cbc_loop_decipher_0_iibox_ROM_NP_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_dec_Pipeline_decryption_cbc_loop_decipher_0_iibox_ROM_NP_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_crypto_buff_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_crypto_buff_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_updateKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_updateKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_process_r_cipher_0_ssbox_ROM_NP_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_process_r_cipher_0_ssbox_ROM_NP_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_enc_Pipeline_VITIS_LOOP_75_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_enc_Pipeline_VITIS_LOOP_75_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_fifo_w128_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d2_S_x
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_decryption_cbc_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_dec_Pipeline_decryption_cbc_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_process_r_cipher_0_p16box_ROM_NP_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_process_r_cipher_0_p16box_ROM_NP_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_BUS_A_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_BUS_A_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/AESL_axi_slave_BUS_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_fifo_w128_d256_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d256_A_x
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d256_A_x_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_process_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_process_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_enc_Pipeline_VITIS_LOOP_64_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_enc_Pipeline_VITIS_LOOP_64_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_updateKey_1_decipher_0_ssbox_ROM_NP_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_updateKey_1_decipher_0_ssbox_ROM_NP_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_buff_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_buff_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_fifo_w128_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d2_S
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_fifo_w1_d256_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w1_d256_S_x
INFO: [VRFC 10-311] analyzing module example_fifo_w1_d256_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_VITIS_LOOP_178_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_VITIS_LOOP_178_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_decryption_cbc_loop.v:3600]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_decryption_cbc_loop.v:3627]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_crypto_buff_RAM_AUTO_1R1...
Compiling module xil_defaultlib.example_ct_RAM_AUTO_1R1W
Compiling module xil_defaultlib.example_buff_RAM_AUTO_1R1W
Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.example_example_Pipeline_1
Compiling module xil_defaultlib.example_example_Pipeline_2
Compiling module xil_defaultlib.example_example_Pipeline_VITIS_L...
Compiling module xil_defaultlib.example_dec_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.example_updateKey_1_decipher_0_s...
Compiling module xil_defaultlib.example_updateKey_1_Rcon_1_ROM_A...
Compiling module xil_defaultlib.example_updateKey_1
Compiling module xil_defaultlib.example_dec_Pipeline_decryption_...
Compiling module xil_defaultlib.example_dec_Pipeline_decryption_...
Compiling module xil_defaultlib.example_frp_pipeline_valid(Pipel...
Compiling module xil_defaultlib.example_frp_fifoout(PipeLatency=...
Compiling module xil_defaultlib.example_frp_fifoout(PipeLatency=...
Compiling module xil_defaultlib.example_dec_Pipeline_decryption_...
Compiling module xil_defaultlib.example_dec_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.example_fifo_w128_d256_A_ram
Compiling module xil_defaultlib.example_fifo_w128_d256_A
Compiling module xil_defaultlib.example_fifo_w1_d256_S_ShiftReg
Compiling module xil_defaultlib.example_fifo_w1_d256_S
Compiling module xil_defaultlib.example_fifo_w128_d2_S_ShiftReg
Compiling module xil_defaultlib.example_fifo_w128_d2_S
Compiling module xil_defaultlib.example_dec
Compiling module xil_defaultlib.example_example_Pipeline_3
Compiling module xil_defaultlib.example_process_r_cipher_0_ssbox...
Compiling module xil_defaultlib.example_enc_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.example_updateKey
Compiling module xil_defaultlib.example_process_r_cipher_0_p16bo...
Compiling module xil_defaultlib.example_process_r
Compiling module xil_defaultlib.example_enc_Pipeline_encryption_...
Compiling module xil_defaultlib.example_enc_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.example_fifo_w128_d256_A_x_ram
Compiling module xil_defaultlib.example_fifo_w128_d256_A_x
Compiling module xil_defaultlib.example_fifo_w1_d256_S_x_ShiftRe...
Compiling module xil_defaultlib.example_fifo_w1_d256_S_x
Compiling module xil_defaultlib.example_fifo_w128_d2_S_x_ShiftRe...
Compiling module xil_defaultlib.example_fifo_w128_d2_S_x
Compiling module xil_defaultlib.example_enc
Compiling module xil_defaultlib.example_example_Pipeline_5
Compiling module xil_defaultlib.example_example_Pipeline_6
Compiling module xil_defaultlib.example_BUS_A_s_axi
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.example_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.example_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.example_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_BUS_A
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=19)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example
