image::https://github.com/ahmeterdem9603/fpga/blob/master/ALTERA%209.%20LAB%20SIMPLE%20PROCESSING/My%20Work/images/kapak.jpg[R]

= cont_unit MODÜLÜ +

Processor modülünün içerisindeki kontrol modülüdür. Sonlu durum makinesi bu modül içerisindedir. +

== Modülün SystemVerilog Kodu +

[source,verilog]
--------------------------------------------------

module cont_unit (clock, reset, Run, RYout, Gout, Dinout, IRin, IRout, RXin, Ain, AddSub_sel, Gin, Done);
                                
    input   logic       clock,reset,Run;
    input   logic [8:0] IRout;
    output  logic [7:0] RYout,RXin;   
    output  logic       Done = 1'b0, IRin = 1'b0, Gout = 1'b0, Dinout = 1'b0, Gin = 1'b0, AddSub_sel = 1'b0, Ain = 1'b0;  
            logic [1:0] state;
            logic [3:0] I_func;                       
            logic       RX_en = 1'b0, RY_en = 1'b0, IX_en = 1'b0;
        parameter [1:0] T0= 2'b00,   T1= 2'b01,   T2= 2'b10,   T3= 2'b11;   
        parameter [3:0] I0= 4'b1000, I1= 4'b0100, I2= 4'b0010, I3= 4'b0001; 
            
            dec3to8 DEC_RX     (IRout[2:0], RX_en, RXin);
            dec3to8 DEC_RY     (IRout[5:3], RY_en, RYout);
            dec3to4 DEC_func   (IRout[8:6], IX_en, I_func);
            
    always_ff @(posedge clock or posedge reset)
        begin
            if (reset)
                state <= T0;
            else
                case (state)
                    T0:
                        if (!Run) state <= T0;
                        else      state <= T1;
                    T1:    
                        if (!Run) state <= T1;
                        else      state <= T2;
                    T2:    
                        if (!Run) state <= T2;
                        else      state <= T3;                       
                    T3:    
                        if (!Run) state <= T3;
                        else      state <= T0;                                                                                               
                endcase
        end
        
   always_comb 
                begin
                    IRin  = 1'b1;
                    IX_en = 1'b1;          
                              
                            if (I_func == I0) 
                            case (state)                   
                                T0: begin                                                          
                                    Done  = 1'b0;                                    
                                    end
                                    
                                T1: begin                               
                                    RX_en = 1'b1;
                                    RY_en = 1'b1;
                                    Done  = 1'b1;     
                                    end
                                T2: begin                                                                                                                                                                     
                                    end
                                T3: begin                                                                                                                                                                     
                                    end
                            default: state = T0;
                            endcase
                                    
                            if (I_func == I1)
                            case (state)
                                T0: begin                                                          
                                    Done  = 1'b0;                                    
                                    end
                                
                                T1: begin
                                    Dinout = 1'b1;            
                                    RX_en  = 1'b1;
                                    Done   = 1'b1;
                                    end
                                T2: begin                                                                                                                                                                     
                                    end
                                T3: begin                                                                                                                                                                     
                                    end
                            default: state = T0;        
                            endcase
                                   
                            if (I_func == I2) 
                            case (state)
                                T0: begin                                    
                                    Done  = 1'b0;
                                    end
                                    
                                T1: begin                                  
                                    RX_en = 1'b1;                           
                                    Ain   = 1'b1;                                                       
                                    end                                               
                                          
                                T2: begin                                                                                                                                         
                                    RY_en = 1'b1;                                                                                                           
                                    Gin   = 1'b1;                            
                                    end
                                                                                                                                                                         
                                T3: begin
                                    RX_en = 1'b1;                                                                                                           
                                    Gout  = 1'b1;
                                    Done  = 1'b1;                            
                                    end
                            default: state = T0;                                             
                            endcase                                
                            
                            if (I_func == I3) 
                            case (state)   
                                T0: begin                                    
                                    Done  = 1'b0;
                                    end 
                                                                                                                                                                                                                                                                               
                                T1: begin                                  
                                    RX_en = 1'b1;                           
                                    Ain   = 1'b1;                                                       
                                    end  
                                     
                                T2: begin
                                    RY_en      = 1'b1;                                                                                                           
                                    Gin        = 1'b1;    
                                    AddSub_sel = 1'b1;
                                    end                
                                
                                T3: begin                                                                                                          
                                    RX_en = 1'b1;                                                                                                           
                                    Gout  = 1'b1;
                                    Done  = 1'b1;                            
                                    end 
                            default: state = T0;                                  
                            endcase
                end                                                                                                                   
endmodule

--------------------------------------------------

== Modülün Blok Şeması +

image::https://github.com/ahmeterdem9603/fpga/blob/master/ALTERA%209.%20LAB%20SIMPLE%20PROCESSING/My%20Work/images/part1processor.PNG[R]



