INFO: [VRFC 10-163] Analyzing VHDL file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.gen/sources_1/ip/c_addsub_6/sim/c_addsub_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_6'
