================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri May 16 13:41:10 WEST 2025
    * Version:         2024.1 (Build 5096458 on Sep  5 2024)
    * Project:         axil_conv2D
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z010-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              445
FF:               340
DSP:              5
BRAM:             8
URAM:             0
SRL:              21


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.594       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                      | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                      | 445 | 340 | 5   | 8    |      |     |        |      |         |          |        |
|   (inst)                                  | 42  | 172 |     |      |      |     |        |      |         |          |        |
|   BUS1_s_axi_U                            | 265 | 166 |     | 8    |      |     |        |      |         |          |        |
|   ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2 | 22  |     | 1   |      |      |     |        |      |         |          |        |
|   flow_control_loop_delay_pipe_U          | 44  | 2   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_7ns_7ns_7ns_13_4_1_U3        |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8s_16s_17_4_1_U4         |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8s_17s_18_4_1_U5         | 71  |     | 1   |      |      |     |        |      |         |          |        |
|   mul_8ns_8s_16_1_1_U1                    | 1   |     | 1   |      |      |     |        |      |         |          |        |
+-------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.53%  | OK     |
| FD                                                        | 50%       | 0.97%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.42%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 6.25%  | OK     |
| RAMB/FIFO                                                 | 80%       | 6.67%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 6.46%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 330       | 19     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.61   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                       | ENDPOINT PIN                                                                                       | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                      |                                                                                                    |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.406 | mul_8ns_8s_16_1_1_U1/tmp_product/CLK | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[0]  |            0 |          1 |          4.809 |          4.009 |        0.800 |
| Path2 | 3.406 | mul_8ns_8s_16_1_1_U1/tmp_product/CLK | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[10] |            0 |          1 |          4.809 |          4.009 |        0.800 |
| Path3 | 3.406 | mul_8ns_8s_16_1_1_U1/tmp_product/CLK | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[11] |            0 |          1 |          4.809 |          4.009 |        0.800 |
| Path4 | 3.406 | mul_8ns_8s_16_1_1_U1/tmp_product/CLK | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[12] |            0 |          1 |          4.809 |          4.009 |        0.800 |
| Path5 | 3.406 | mul_8ns_8s_16_1_1_U1/tmp_product/CLK | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[13] |            0 |          1 |          4.809 |          4.009 |        0.800 |
+-------+-------+--------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------+------------------+
    | Path1 Cells                                                                                  | Primitive Type   |
    +----------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------------------------+------------------+

    +----------------------------------------------------------------------------------------------+------------------+
    | Path2 Cells                                                                                  | Primitive Type   |
    +----------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------------------------+------------------+

    +----------------------------------------------------------------------------------------------+------------------+
    | Path3 Cells                                                                                  | Primitive Type   |
    +----------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------------------------+------------------+

    +----------------------------------------------------------------------------------------------+------------------+
    | Path4 Cells                                                                                  | Primitive Type   |
    +----------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------------------------+------------------+

    +----------------------------------------------------------------------------------------------+------------------+
    | Path5 Cells                                                                                  | Primitive Type   |
    +----------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/axil_conv2D_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/axil_conv2D_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/axil_conv2D_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/axil_conv2D_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/axil_conv2D_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/axil_conv2D_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


