{"vcs1":{"timestamp_begin":1684346682.178065397, "rt":1.36, "ut":0.38, "st":0.23}}
{"vcselab":{"timestamp_begin":1684346683.624310252, "rt":1.21, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684346684.902843474, "rt":0.60, "ut":0.24, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684346681.525387872}
{"VCS_COMP_START_TIME": 1684346681.525387872}
{"VCS_COMP_END_TIME": 1684346687.107837101}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330428}}
{"stitch_vcselab": {"peak_mem": 228256}}
