# Copyright 2023 Dolphin Design
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

# Header
name: cv32e40pv2_interrupt_debug
description: regression for CV32E40Pv2, focused on debug and interrupt tests

# List of builds
# cfg is set to pulp by default but can be overriden by arg command to any cfg.
builds:
  clean_fw:
    cmd: make clean-bsp clean_test_programs
    dir: cv32e40p/sim/uvmt
  clean_corev-dv:
    cmd: make clean_riscv-dv clone_riscv-dv
    dir: cv32e40p/sim/uvmt
  uvmt_cv32e40p:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp

# List of tests
tests:
  corev_rand_debug:
    build: uvmt_cv32e40p
    description: corev_rand_debug
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug CFG_PLUSARGS="+UVM_TIMEOUT=20000000"

  corev_rand_debug_ebreak:
    build: uvmt_cv32e40p
    description: corev_rand_debug_ebreak
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_ebreak CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    test_cfg: debug_ebreak

  corev_rand_debug_ebreak_xpulp:
    build: uvmt_cv32e40p
    description: corev_rand_debug_ebreak_xpulp
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_ebreak_xpulp CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    test_cfg: debug_ebreak

  corev_rand_debug_single_step:
    build: uvmt_cv32e40p
    description: corev_rand_debug_single_step
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_single_step CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    test_cfg: debug_single_step_en

  corev_rand_debug_single_step_xpulp:
    build: uvmt_cv32e40p
    description: corev_rand_debug_single_step_xpulp
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_single_step_xpulp CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    test_cfg: debug_single_step_en

  corev_rand_interrupt:
    build: uvmt_cv32e40p
    description: corev_rand_interrupt
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt CFG_PLUSARGS="+UVM_TIMEOUT=20000000"

  corev_rand_interrupt_debug:
    build: uvmt_cv32e40p
    description: corev_rand_interrupt_debug
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_debug CFG_PLUSARGS="+UVM_TIMEOUT=20000000"

  corev_rand_interrupt_exception:
    build: uvmt_cv32e40p
    description: corev_rand_interrupt_exception
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_exception CFG_PLUSARGS="+UVM_TIMEOUT=20000000"

  corev_rand_interrupt_nested:
    build: uvmt_cv32e40p
    description: corev_rand_interrupt_nested
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_nested CFG_PLUSARGS="+UVM_TIMEOUT=20000000"

  corev_rand_interrupt_wfi:
    build: uvmt_cv32e40p
    description: corev_rand_interrupt_wfi
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_wfi CFG_PLUSARGS="+UVM_TIMEOUT=20000000"

  corev_rand_interrupt_wfi_mem_stress:
    build: uvmt_cv32e40p
    description: corev_rand_interrupt_wfi_mem_stress
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_wfi_mem_stress CFG_PLUSARGS="+UVM_TIMEOUT=20000000"

  corev_rand_pulp_hwloop_debug:
    build: uvmt_cv32e40p
    description: corev_rand_pulp_hwloop_debug
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_pulp_hwloop_debug CFG_PLUSARGS="+UVM_TIMEOUT=20000000"

  debug_test:
    build: uvmt_cv32e40p
    description: debug_test (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  debug_test_boot_set:
    build: uvmt_cv32e40p
    description: debug_test_boot_set (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_boot_set CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  debug_test_known_miscompares:
    build: uvmt_cv32e40p
    description: debug_test_known_miscompares (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_known_miscompares CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  debug_test_reset:
    build: uvmt_cv32e40p
    description: debug_test_reset (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_reset CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  debug_test_reset:
    build: uvmt_cv32e40p
    description: debug_test_reset (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_reset CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  interrupt_test:
    build: uvmt_cv32e40p
    description: interrupt_test (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_test CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  interrupt_bootstrap:
    build: uvmt_cv32e40p
    description: interrupt_bootstrap (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_bootstrap CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  riscv_ebreak_test_0:
    build: uvmt_cv32e40p
    description: riscv_ebreak_test_0 (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=riscv_ebreak_test_0 CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1
