Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb  9 03:53:04 2018
| Host         : DESKTOP-VPQ35UP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.145        0.000                      0                  184        0.106        0.000                      0                  184        3.000        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 20.833}     41.667          24.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       35.145        0.000                      0                  184        0.106        0.000                      0                  184       20.333        0.000                       0                    97  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/loc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.826ns (45.929%)  route 3.327ns (54.071%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 40.209 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.631     4.798    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I0_O)        0.124     4.922 r  design_1_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=8, routed)           0.340     5.261    design_1_i/cam_reg_config_0/inst/loc
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.573    40.209    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[3]/C
                         clock pessimism              0.560    40.769    
                         clock uncertainty           -0.157    40.612    
    SLICE_X7Y127         FDRE (Setup_fdre_C_CE)      -0.205    40.407    design_1_i/cam_reg_config_0/inst/loc_reg[3]
  -------------------------------------------------------------------
                         required time                         40.407    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/loc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.826ns (45.929%)  route 3.327ns (54.071%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 40.209 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.631     4.798    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I0_O)        0.124     4.922 r  design_1_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=8, routed)           0.340     5.261    design_1_i/cam_reg_config_0/inst/loc
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.573    40.209    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[4]/C
                         clock pessimism              0.560    40.769    
                         clock uncertainty           -0.157    40.612    
    SLICE_X7Y127         FDRE (Setup_fdre_C_CE)      -0.205    40.407    design_1_i/cam_reg_config_0/inst/loc_reg[4]
  -------------------------------------------------------------------
                         required time                         40.407    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/loc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.826ns (45.929%)  route 3.327ns (54.071%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 40.209 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.631     4.798    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I0_O)        0.124     4.922 r  design_1_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=8, routed)           0.340     5.261    design_1_i/cam_reg_config_0/inst/loc
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.573    40.209    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[5]/C
                         clock pessimism              0.560    40.769    
                         clock uncertainty           -0.157    40.612    
    SLICE_X7Y127         FDRE (Setup_fdre_C_CE)      -0.205    40.407    design_1_i/cam_reg_config_0/inst/loc_reg[5]
  -------------------------------------------------------------------
                         required time                         40.407    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/loc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.826ns (45.929%)  route 3.327ns (54.071%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 40.209 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.631     4.798    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I0_O)        0.124     4.922 r  design_1_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=8, routed)           0.340     5.261    design_1_i/cam_reg_config_0/inst/loc
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.573    40.209    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[6]/C
                         clock pessimism              0.560    40.769    
                         clock uncertainty           -0.157    40.612    
    SLICE_X7Y127         FDRE (Setup_fdre_C_CE)      -0.205    40.407    design_1_i/cam_reg_config_0/inst/loc_reg[6]
  -------------------------------------------------------------------
                         required time                         40.407    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/loc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.826ns (45.929%)  route 3.327ns (54.071%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 40.209 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.631     4.798    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I0_O)        0.124     4.922 r  design_1_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=8, routed)           0.340     5.261    design_1_i/cam_reg_config_0/inst/loc
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.573    40.209    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/loc_reg[7]/C
                         clock pessimism              0.560    40.769    
                         clock uncertainty           -0.157    40.612    
    SLICE_X7Y127         FDRE (Setup_fdre_C_CE)      -0.205    40.407    design_1_i/cam_reg_config_0/inst/loc_reg[7]
  -------------------------------------------------------------------
                         required time                         40.407    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.181ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/wait_time_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.826ns (46.216%)  route 3.289ns (53.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 40.206 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.514     4.681    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I1_O)        0.124     4.805 r  design_1_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=8, routed)           0.418     5.223    design_1_i/cam_reg_config_0/inst/wait_time
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.570    40.206    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[0]/C
                         clock pessimism              0.560    40.766    
                         clock uncertainty           -0.157    40.609    
    SLICE_X7Y124         FDRE (Setup_fdre_C_CE)      -0.205    40.404    design_1_i/cam_reg_config_0/inst/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                         40.404    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 35.181    

Slack (MET) :             35.181ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/wait_time_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.826ns (46.216%)  route 3.289ns (53.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 40.206 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.514     4.681    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I1_O)        0.124     4.805 r  design_1_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=8, routed)           0.418     5.223    design_1_i/cam_reg_config_0/inst/wait_time
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.570    40.206    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[1]/C
                         clock pessimism              0.560    40.766    
                         clock uncertainty           -0.157    40.609    
    SLICE_X7Y124         FDRE (Setup_fdre_C_CE)      -0.205    40.404    design_1_i/cam_reg_config_0/inst/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                         40.404    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 35.181    

Slack (MET) :             35.181ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/wait_time_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.826ns (46.216%)  route 3.289ns (53.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 40.206 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.514     4.681    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I1_O)        0.124     4.805 r  design_1_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=8, routed)           0.418     5.223    design_1_i/cam_reg_config_0/inst/wait_time
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.570    40.206    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[2]/C
                         clock pessimism              0.560    40.766    
                         clock uncertainty           -0.157    40.609    
    SLICE_X7Y124         FDRE (Setup_fdre_C_CE)      -0.205    40.404    design_1_i/cam_reg_config_0/inst/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                         40.404    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 35.181    

Slack (MET) :             35.181ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/wait_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.826ns (46.216%)  route 3.289ns (53.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 40.206 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.514     4.681    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I1_O)        0.124     4.805 r  design_1_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=8, routed)           0.418     5.223    design_1_i/cam_reg_config_0/inst/wait_time
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.570    40.206    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[3]/C
                         clock pessimism              0.560    40.766    
                         clock uncertainty           -0.157    40.609    
    SLICE_X7Y124         FDRE (Setup_fdre_C_CE)      -0.205    40.404    design_1_i/cam_reg_config_0/inst/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                         40.404    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 35.181    

Slack (MET) :             35.181ns  (required time - arrival time)
  Source:                 design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/cam_reg_config_0/inst/wait_time_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.826ns (46.216%)  route 3.289ns (53.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 40.206 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.658    -0.892    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.562 f  design_1_i/camera_reg_0/inst/addr_data_reg/DOADO[15]
                         net (fo=2, routed)           1.293     2.855    design_1_i/cam_reg_config_0/inst/reg_data[15]
    SLICE_X6Y125         LUT4 (Prop_lut4_I1_O)        0.124     2.979 r  design_1_i/cam_reg_config_0/inst/sccb_start_i_5/O
                         net (fo=4, routed)           1.063     4.043    design_1_i/cam_reg_config_0/inst/sccb_start_i_5_n_0
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     4.167 r  design_1_i/cam_reg_config_0/inst/state[0]_i_2/O
                         net (fo=3, routed)           0.514     4.681    design_1_i/cam_reg_config_0/inst/state[0]_i_2_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I1_O)        0.124     4.805 r  design_1_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=8, routed)           0.418     5.223    design_1_i/cam_reg_config_0/inst/wait_time
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    F4                                                0.000    41.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    43.068 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    36.906 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    38.545    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.570    40.206    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X7Y124         FDRE                                         r  design_1_i/cam_reg_config_0/inst/wait_time_reg[4]/C
                         clock pessimism              0.560    40.766    
                         clock uncertainty           -0.157    40.609    
    SLICE_X7Y124         FDRE (Setup_fdre_C_CE)      -0.205    40.404    design_1_i/cam_reg_config_0/inst/wait_time_reg[4]
  -------------------------------------------------------------------
                         required time                         40.404    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 35.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/sccb_interface_0/inst/state_return_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/sccb_interface_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.587    -0.587    design_1_i/sccb_interface_0/inst/clk
    SLICE_X7Y128         FDRE                                         r  design_1_i/sccb_interface_0/inst/state_return_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/sccb_interface_0/inst/state_return_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.392    design_1_i/sccb_interface_0/inst/state_return_reg_n_0_[1]
    SLICE_X6Y128         LUT3 (Prop_lut3_I0_O)        0.045    -0.347 r  design_1_i/sccb_interface_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/sccb_interface_0/inst/state[1]_i_1_n_0
    SLICE_X6Y128         FDRE                                         r  design_1_i/sccb_interface_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.827    design_1_i/sccb_interface_0/inst/clk
    SLICE_X6Y128         FDRE                                         r  design_1_i/sccb_interface_0/inst/state_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.121    -0.453    design_1_i/sccb_interface_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/sccb_interface_0/inst/state_return_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/sccb_interface_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.587    -0.587    design_1_i/sccb_interface_0/inst/clk
    SLICE_X7Y128         FDRE                                         r  design_1_i/sccb_interface_0/inst/state_return_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/sccb_interface_0/inst/state_return_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.392    design_1_i/sccb_interface_0/inst/state_return_reg_n_0_[2]
    SLICE_X6Y128         LUT5 (Prop_lut5_I0_O)        0.045    -0.347 r  design_1_i/sccb_interface_0/inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/sccb_interface_0/inst/state[2]_i_1_n_0
    SLICE_X6Y128         FDRE                                         r  design_1_i/sccb_interface_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.827    design_1_i/sccb_interface_0/inst/clk
    SLICE_X6Y128         FDRE                                         r  design_1_i/sccb_interface_0/inst/state_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.121    -0.453    design_1_i/sccb_interface_0/inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/cam_reg_config_0/inst/reg_loc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.222%)  route 0.153ns (50.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.559    -0.615    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X8Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[5]/Q
                         net (fo=1, routed)           0.153    -0.314    design_1_i/camera_reg_0/inst/addr[5]
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.870    -0.813    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.429    design_1_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/cam_reg_config_0/inst/reg_loc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.148ns (48.926%)  route 0.154ns (51.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.559    -0.615    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X8Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.313    design_1_i/camera_reg_0/inst/addr[7]
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.870    -0.813    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.430    design_1_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/cam_reg_config_0/inst/reg_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.673%)  route 0.203ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.559    -0.615    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X8Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.248    design_1_i/camera_reg_0/inst/addr[1]
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.870    -0.813    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.376    design_1_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/cam_reg_config_0/inst/reg_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.673%)  route 0.203ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.559    -0.615    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X8Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[4]/Q
                         net (fo=1, routed)           0.203    -0.248    design_1_i/camera_reg_0/inst/addr[4]
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.870    -0.813    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.376    design_1_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/cam_reg_config_0/inst/reg_loc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.559    -0.615    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X8Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[0]/Q
                         net (fo=1, routed)           0.209    -0.242    design_1_i/camera_reg_0/inst/addr[0]
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.870    -0.813    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.376    design_1_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/cam_reg_config_0/inst/reg_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.941%)  route 0.209ns (56.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.559    -0.615    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X8Y127         FDRE                                         r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  design_1_i/cam_reg_config_0/inst/reg_loc_reg[2]/Q
                         net (fo=1, routed)           0.209    -0.242    design_1_i/camera_reg_0/inst/addr[2]
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.870    -0.813    design_1_i/camera_reg_0/inst/clk
    RAMB18_X0Y50         RAMB18E1                                     r  design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.376    design_1_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/sccb_interface_0/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/sccb_interface_0/inst/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.128%)  route 0.113ns (37.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.589    design_1_i/sccb_interface_0/inst/clk
    SLICE_X4Y126         FDRE                                         r  design_1_i/sccb_interface_0/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/sccb_interface_0/inst/addr_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.335    design_1_i/sccb_interface_0/inst/addr[4]
    SLICE_X3Y126         LUT4 (Prop_lut4_I3_O)        0.045    -0.290 r  design_1_i/sccb_interface_0/inst/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/sccb_interface_0/inst/tx_data[4]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  design_1_i/sccb_interface_0/inst/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.827    design_1_i/sccb_interface_0/inst/clk
    SLICE_X3Y126         FDRE                                         r  design_1_i/sccb_interface_0/inst/tx_data_reg[4]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.091    -0.461    design_1_i/sccb_interface_0/inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/cam_reg_config_0/inst/addr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/sccb_interface_0/inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.590    design_1_i/cam_reg_config_0/inst/clk
    SLICE_X6Y125         FDRE                                         r  design_1_i/cam_reg_config_0/inst/addr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  design_1_i/cam_reg_config_0/inst/addr_data_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.326    design_1_i/sccb_interface_0/inst/addr_data[2]
    SLICE_X5Y125         FDRE                                         r  design_1_i/sccb_interface_0/inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.831    design_1_i/sccb_interface_0/inst/clk
    SLICE_X5Y125         FDRE                                         r  design_1_i/sccb_interface_0/inst/data_reg[2]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.076    -0.501    design_1_i/sccb_interface_0/inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.667      39.091     RAMB18_X0Y50     design_1_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X6Y125     design_1_i/cam_reg_config_0/inst/addr_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X7Y125     design_1_i/cam_reg_config_0/inst/addr_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X7Y125     design_1_i/cam_reg_config_0/inst/addr_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X4Y125     design_1_i/cam_reg_config_0/inst/addr_data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X4Y125     design_1_i/cam_reg_config_0/inst/addr_data_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X4Y125     design_1_i/cam_reg_config_0/inst/addr_data_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X6Y125     design_1_i/cam_reg_config_0/inst/addr_data_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y127     design_1_i/sccb_interface_0/inst/i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y127     design_1_i/sccb_interface_0/inst/i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y127     design_1_i/sccb_interface_0/inst/i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y127     design_1_i/sccb_interface_0/inst/i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y127     design_1_i/sccb_interface_0/inst/phase_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y127     design_1_i/sccb_interface_0/inst/phase_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y128     design_1_i/sccb_interface_0/inst/sda_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y126     design_1_i/sccb_interface_0/inst/tx_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y126     design_1_i/sccb_interface_0/inst/tx_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y128     design_1_i/sccb_interface_0/inst/wait_time_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y127     design_1_i/sccb_interface_0/inst/i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y127     design_1_i/sccb_interface_0/inst/i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y127     design_1_i/sccb_interface_0/inst/i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y127     design_1_i/sccb_interface_0/inst/i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y127     design_1_i/sccb_interface_0/inst/phase_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y127     design_1_i/sccb_interface_0/inst/phase_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y126     design_1_i/sccb_interface_0/inst/tx_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y126     design_1_i/sccb_interface_0/inst/tx_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y126     design_1_i/sccb_interface_0/inst/tx_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X6Y125     design_1_i/cam_reg_config_0/inst/addr_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



