<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1190" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1190{left:703px;bottom:68px;letter-spacing:0.1px;}
#t2_1190{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1190{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1190{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1190{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1190{left:359px;bottom:921px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1190{left:69px;bottom:835px;letter-spacing:0.13px;}
#t8_1190{left:69px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1190{left:69px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_1190{left:69px;bottom:779px;letter-spacing:-0.17px;word-spacing:-0.67px;}
#tb_1190{left:69px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tc_1190{left:69px;bottom:745px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#td_1190{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#te_1190{left:69px;bottom:513px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tf_1190{left:69px;bottom:496px;letter-spacing:-0.18px;}
#tg_1190{left:69px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_1190{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ti_1190{left:69px;bottom:438px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_1190{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#tk_1190{left:225px;bottom:1065px;letter-spacing:-0.12px;}
#tl_1190{left:396px;bottom:1065px;letter-spacing:-0.08px;}
#tm_1190{left:396px;bottom:1050px;letter-spacing:-0.09px;}
#tn_1190{left:434px;bottom:1065px;letter-spacing:-0.1px;}
#to_1190{left:434px;bottom:1050px;letter-spacing:-0.15px;}
#tp_1190{left:507px;bottom:1065px;letter-spacing:-0.15px;}
#tq_1190{left:507px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tr_1190{left:579px;bottom:1065px;letter-spacing:-0.12px;}
#ts_1190{left:74px;bottom:1027px;letter-spacing:-0.11px;}
#tt_1190{left:225px;bottom:1027px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tu_1190{left:396px;bottom:1027px;letter-spacing:-0.12px;}
#tv_1190{left:434px;bottom:1027px;letter-spacing:-0.1px;}
#tw_1190{left:507px;bottom:1027px;letter-spacing:-0.12px;}
#tx_1190{left:579px;bottom:1027px;letter-spacing:-0.11px;}
#ty_1190{left:74px;bottom:1004px;letter-spacing:-0.11px;}
#tz_1190{left:225px;bottom:1004px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t10_1190{left:396px;bottom:1004px;letter-spacing:-0.12px;}
#t11_1190{left:434px;bottom:1004px;letter-spacing:-0.1px;}
#t12_1190{left:507px;bottom:1004px;letter-spacing:-0.12px;}
#t13_1190{left:579px;bottom:1004px;letter-spacing:-0.11px;}
#t14_1190{left:74px;bottom:981px;letter-spacing:-0.12px;}
#t15_1190{left:225px;bottom:981px;letter-spacing:-0.13px;}
#t16_1190{left:396px;bottom:981px;letter-spacing:-0.12px;}
#t17_1190{left:434px;bottom:981px;letter-spacing:-0.11px;}
#t18_1190{left:507px;bottom:981px;letter-spacing:-0.11px;}
#t19_1190{left:579px;bottom:981px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_1190{left:90px;bottom:900px;letter-spacing:-0.14px;}
#t1b_1190{left:200px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1c_1190{left:374px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1d_1190{left:553px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1e_1190{left:730px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1f_1190{left:100px;bottom:875px;letter-spacing:-0.18px;}
#t1g_1190{left:188px;bottom:875px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_1190{left:365px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1190{left:574px;bottom:875px;letter-spacing:-0.16px;}
#t1j_1190{left:751px;bottom:875px;letter-spacing:-0.15px;}
#t1k_1190{left:163px;bottom:703px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1l_1190{left:249px;bottom:703px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1m_1190{left:82px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1n_1190{left:192px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1o_1190{left:515px;bottom:680px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1p_1190{left:115px;bottom:655px;letter-spacing:-0.09px;}
#t1q_1190{left:224px;bottom:655px;letter-spacing:-0.18px;}
#t1r_1190{left:293px;bottom:655px;letter-spacing:-0.11px;}
#t1s_1190{left:115px;bottom:631px;letter-spacing:-0.09px;}
#t1t_1190{left:224px;bottom:631px;letter-spacing:-0.18px;}
#t1u_1190{left:293px;bottom:631px;letter-spacing:-0.11px;}
#t1v_1190{left:293px;bottom:614px;letter-spacing:-0.11px;}
#t1w_1190{left:115px;bottom:590px;letter-spacing:-0.09px;}
#t1x_1190{left:224px;bottom:590px;letter-spacing:-0.18px;}
#t1y_1190{left:293px;bottom:590px;letter-spacing:-0.11px;}
#t1z_1190{left:293px;bottom:573px;letter-spacing:-0.11px;}
#t20_1190{left:115px;bottom:548px;letter-spacing:-0.09px;}
#t21_1190{left:224px;bottom:548px;letter-spacing:-0.18px;}
#t22_1190{left:293px;bottom:548px;letter-spacing:-0.11px;}
#t23_1190{left:179px;bottom:412px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t24_1190{left:265px;bottom:412px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t25_1190{left:82px;bottom:389px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t26_1190{left:192px;bottom:389px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t27_1190{left:515px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t28_1190{left:115px;bottom:365px;letter-spacing:-0.18px;}
#t29_1190{left:224px;bottom:365px;letter-spacing:-0.18px;}
#t2a_1190{left:294px;bottom:365px;letter-spacing:-0.11px;}
#t2b_1190{left:294px;bottom:348px;letter-spacing:-0.11px;}
#t2c_1190{left:115px;bottom:324px;letter-spacing:-0.18px;}
#t2d_1190{left:224px;bottom:324px;letter-spacing:-0.18px;}
#t2e_1190{left:294px;bottom:324px;letter-spacing:-0.11px;}
#t2f_1190{left:294px;bottom:307px;letter-spacing:-0.11px;}
#t2g_1190{left:115px;bottom:283px;letter-spacing:-0.18px;}
#t2h_1190{left:224px;bottom:283px;letter-spacing:-0.18px;}
#t2i_1190{left:294px;bottom:283px;letter-spacing:-0.11px;}
#t2j_1190{left:294px;bottom:266px;letter-spacing:-0.11px;}
#t2k_1190{left:115px;bottom:241px;letter-spacing:-0.18px;}
#t2l_1190{left:224px;bottom:241px;letter-spacing:-0.18px;}
#t2m_1190{left:294px;bottom:241px;letter-spacing:-0.11px;}
#t2n_1190{left:294px;bottom:224px;letter-spacing:-0.11px;}
#t2o_1190{left:115px;bottom:200px;letter-spacing:-0.18px;}
#t2p_1190{left:224px;bottom:200px;letter-spacing:-0.18px;}
#t2q_1190{left:294px;bottom:200px;letter-spacing:-0.11px;}
#t2r_1190{left:294px;bottom:183px;letter-spacing:-0.11px;}
#t2s_1190{left:115px;bottom:159px;letter-spacing:-0.18px;}
#t2t_1190{left:224px;bottom:159px;letter-spacing:-0.18px;}
#t2u_1190{left:294px;bottom:159px;letter-spacing:-0.11px;}
#t2v_1190{left:294px;bottom:142px;letter-spacing:-0.11px;}

.s1_1190{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1190{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1190{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1190{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1190{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1190{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1190{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1190{font-size:14px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1190" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1190Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1190" style="-webkit-user-select: none;"><object width="935" height="1210" data="1190/1190.svg" type="image/svg+xml" id="pdf1190" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1190" class="t s1_1190">LEA—Load Effective Address </span>
<span id="t2_1190" class="t s2_1190">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1190" class="t s1_1190">3-594 </span><span id="t4_1190" class="t s1_1190">Vol. 2A </span>
<span id="t5_1190" class="t s3_1190">LEA—Load Effective Address </span>
<span id="t6_1190" class="t s4_1190">Instruction Operand Encoding </span>
<span id="t7_1190" class="t s4_1190">Description </span>
<span id="t8_1190" class="t s5_1190">Computes the effective address of the second operand (the source operand) and stores it in the first operand </span>
<span id="t9_1190" class="t s5_1190">(destination operand). The source operand is a memory address (offset part) specified with one of the processors </span>
<span id="ta_1190" class="t s5_1190">addressing modes; the destination operand is a general-purpose register. The address-size and operand-size attri- </span>
<span id="tb_1190" class="t s5_1190">butes affect the action performed by this instruction, as shown in the following table. The operand-size attribute of </span>
<span id="tc_1190" class="t s5_1190">the instruction is determined by the chosen register; the address-size attribute is determined by the attribute of </span>
<span id="td_1190" class="t s5_1190">the code segment. </span>
<span id="te_1190" class="t s5_1190">Different assemblers may use different algorithms based on the size attribute and symbolic reference of the source </span>
<span id="tf_1190" class="t s5_1190">operand. </span>
<span id="tg_1190" class="t s5_1190">In 64-bit mode, the instruction’s destination operand is governed by operand size attribute, the default operand </span>
<span id="th_1190" class="t s5_1190">size is 32 bits. Address calculation is governed by address size attribute, the default address size is 64-bits. In 64- </span>
<span id="ti_1190" class="t s5_1190">bit mode, address size of 16 bits is not encodable. See Table 3-55. </span>
<span id="tj_1190" class="t s6_1190">Opcode </span><span id="tk_1190" class="t s6_1190">Instruction </span><span id="tl_1190" class="t s6_1190">Op/ </span>
<span id="tm_1190" class="t s6_1190">En </span>
<span id="tn_1190" class="t s6_1190">64-Bit </span>
<span id="to_1190" class="t s6_1190">Mode </span>
<span id="tp_1190" class="t s6_1190">Compat/ </span>
<span id="tq_1190" class="t s6_1190">Leg Mode </span>
<span id="tr_1190" class="t s6_1190">Description </span>
<span id="ts_1190" class="t s7_1190">8D /r </span><span id="tt_1190" class="t s7_1190">LEA r16,m </span><span id="tu_1190" class="t s7_1190">RM </span><span id="tv_1190" class="t s7_1190">Valid </span><span id="tw_1190" class="t s7_1190">Valid </span><span id="tx_1190" class="t s7_1190">Store effective address for m in register r16. </span>
<span id="ty_1190" class="t s7_1190">8D /r </span><span id="tz_1190" class="t s7_1190">LEA r32,m </span><span id="t10_1190" class="t s7_1190">RM </span><span id="t11_1190" class="t s7_1190">Valid </span><span id="t12_1190" class="t s7_1190">Valid </span><span id="t13_1190" class="t s7_1190">Store effective address for m in register r32. </span>
<span id="t14_1190" class="t s7_1190">REX.W + 8D /r </span><span id="t15_1190" class="t s7_1190">LEA r64,m </span><span id="t16_1190" class="t s7_1190">RM </span><span id="t17_1190" class="t s7_1190">Valid </span><span id="t18_1190" class="t s7_1190">N.E. </span><span id="t19_1190" class="t s7_1190">Store effective address for m in register r64. </span>
<span id="t1a_1190" class="t s6_1190">Op/En </span><span id="t1b_1190" class="t s6_1190">Operand 1 </span><span id="t1c_1190" class="t s6_1190">Operand 2 </span><span id="t1d_1190" class="t s6_1190">Operand 3 </span><span id="t1e_1190" class="t s6_1190">Operand 4 </span>
<span id="t1f_1190" class="t s7_1190">RM </span><span id="t1g_1190" class="t s7_1190">ModRM:reg (w) </span><span id="t1h_1190" class="t s7_1190">ModRM:r/m (r) </span><span id="t1i_1190" class="t s7_1190">N/A </span><span id="t1j_1190" class="t s7_1190">N/A </span>
<span id="t1k_1190" class="t s4_1190">Table 3-54. </span><span id="t1l_1190" class="t s4_1190">Non-64-bit Mode LEA Operation with Address and Operand Size Attributes </span>
<span id="t1m_1190" class="t s6_1190">Operand Size </span><span id="t1n_1190" class="t s6_1190">Address Size </span><span id="t1o_1190" class="t s6_1190">Action Performed </span>
<span id="t1p_1190" class="t s8_1190">16 </span><span id="t1q_1190" class="t s8_1190">16 </span><span id="t1r_1190" class="t s7_1190">16-bit effective address is calculated and stored in requested 16-bit register destination. </span>
<span id="t1s_1190" class="t s8_1190">16 </span><span id="t1t_1190" class="t s8_1190">32 </span><span id="t1u_1190" class="t s7_1190">32-bit effective address is calculated. The lower 16 bits of the address are stored in the </span>
<span id="t1v_1190" class="t s7_1190">requested 16-bit register destination. </span>
<span id="t1w_1190" class="t s8_1190">32 </span><span id="t1x_1190" class="t s8_1190">16 </span><span id="t1y_1190" class="t s7_1190">16-bit effective address is calculated. The 16-bit address is zero-extended and stored in the </span>
<span id="t1z_1190" class="t s7_1190">requested 32-bit register destination. </span>
<span id="t20_1190" class="t s8_1190">32 </span><span id="t21_1190" class="t s8_1190">32 </span><span id="t22_1190" class="t s7_1190">32-bit effective address is calculated and stored in the requested 32-bit register destination. </span>
<span id="t23_1190" class="t s4_1190">Table 3-55. </span><span id="t24_1190" class="t s4_1190">64-bit Mode LEA Operation with Address and Operand Size Attributes </span>
<span id="t25_1190" class="t s6_1190">Operand Size </span><span id="t26_1190" class="t s6_1190">Address Size </span><span id="t27_1190" class="t s6_1190">Action Performed </span>
<span id="t28_1190" class="t s8_1190">16 </span><span id="t29_1190" class="t s8_1190">32 </span><span id="t2a_1190" class="t s7_1190">32-bit effective address is calculated (using 67H prefix). The lower 16 bits of the address are </span>
<span id="t2b_1190" class="t s7_1190">stored in the requested 16-bit register destination (using 66H prefix). </span>
<span id="t2c_1190" class="t s8_1190">16 </span><span id="t2d_1190" class="t s8_1190">64 </span><span id="t2e_1190" class="t s7_1190">64-bit effective address is calculated (default address size). The lower 16 bits of the address </span>
<span id="t2f_1190" class="t s7_1190">are stored in the requested 16-bit register destination (using 66H prefix). </span>
<span id="t2g_1190" class="t s8_1190">32 </span><span id="t2h_1190" class="t s8_1190">32 </span><span id="t2i_1190" class="t s7_1190">32-bit effective address is calculated (using 67H prefix) and stored in the requested 32-bit </span>
<span id="t2j_1190" class="t s7_1190">register destination. </span>
<span id="t2k_1190" class="t s8_1190">32 </span><span id="t2l_1190" class="t s8_1190">64 </span><span id="t2m_1190" class="t s7_1190">64-bit effective address is calculated (default address size) and the lower 32 bits of the </span>
<span id="t2n_1190" class="t s7_1190">address are stored in the requested 32-bit register destination. </span>
<span id="t2o_1190" class="t s8_1190">64 </span><span id="t2p_1190" class="t s8_1190">32 </span><span id="t2q_1190" class="t s7_1190">32-bit effective address is calculated (using 67H prefix), zero-extended to 64-bits, and stored </span>
<span id="t2r_1190" class="t s7_1190">in the requested 64-bit register destination (using REX.W). </span>
<span id="t2s_1190" class="t s8_1190">64 </span><span id="t2t_1190" class="t s8_1190">64 </span><span id="t2u_1190" class="t s7_1190">64-bit effective address is calculated (default address size) and all 64-bits of the address are </span>
<span id="t2v_1190" class="t s7_1190">stored in the requested 64-bit register destination (using REX.W). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
