// Seed: 2220700514
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output logic id_5,
    output logic id_6,
    input id_7
);
  always @(negedge id_1 or id_2) id_5 = "" | 1'b0;
  logic id_8;
endmodule
