// Seed: 2169628074
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output reg id_1,
    input logic id_2
);
  always @(posedge 1 or posedge id_2) begin
    id_1 = 1'h0;
  end
  logic id_3;
  always #(id_2) begin
    if (1) begin
      id_1 <= 1;
    end else id_1 = (1 - 1);
  end
  logic id_4;
  logic id_5;
  logic id_6 = 1;
  logic id_7 = id_6;
  assign id_1 = 1 - 1 == 1'b0;
  assign id_5 = id_2;
  logic id_8, id_9, id_10;
endmodule
