<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/AD_SPI_Trans.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/AD_Table.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/AD_Top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/BinToBCD.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/FPGAXC3_Test.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/Key.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/LED_Nixietube.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/Red_LED.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/Uart_ClkDiv.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/Uart_Rx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/Uart_Top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/Verilog HDL/Uart_Tx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/DigTeleProject/digteleclass/FPGAXC3_Test1_1021/counter.v&quot; into library work</arg>
</msg>

</messages>

