{"vcs1":{"timestamp_begin":1680532465.074178604, "rt":2.25, "ut":0.28, "st":0.21}}
{"vcselab":{"timestamp_begin":1680532467.397311665, "rt":1.60, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1680532469.266274994, "rt":1.40, "ut":0.10, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680532464.661540275}
{"VCS_COMP_START_TIME": 1680532464.661540275}
{"VCS_COMP_END_TIME": 1680533544.629210707}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338320}}
{"stitch_vcselab": {"peak_mem": 238968}}
