(S (NP (NML (PP (IN Off) (HYPH -) (NP (NN chip)))) (NNS buses)) (VP (VBP account) (PP (IN for) (NP (NP (DT a) (JJ significant) (NN portion)) (PP (IN of) (NP (NP (DT the) (JJ total) (NN system) (NN power)) (VP (VBN consumed) (PP (IN in) (NP (VBN embedded) (NNS systems))))))))) (. .))
(S (S (NP (NP (NNP Bus)) (VP (VBG encoding) (NP (NNS schemes)))) (VP (VBP have) (VP (VBN been) (VP (VBN proposed) (S (VP (TO to) (VP (VB minimize) (NP (NN power) (NN dissipation))))))))) (, ,) (CC but) (S (NP (NN none)) (VP (VBZ has) (VP (VBN been) (VP (VBN demonstrated) (S (VP (TO to) (VP (VB be) (ADJP (JJ optimal) (PP (IN with) (NP (NN respect)))) (PP (IN to) (NP (DT any) (NN measure)))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP give) (NP (NP (DT the) (JJ first) (ADJP (ADJP (RB provably) (JJ optimal)) (CC and) (ADJP (JJ explicit) (PRN (-LRB- -LRB-) (ADJP (NP (JJ polynomial) (HYPH -) (NN time)) (JJ constructible)) (-RRB- -RRB-)))) (NNS families)) (PP (IN of) (NP (JJ memoryless) (NNS codes)))) (PP (IN for) (S (VP (VBG minimizing) (NP (NN bit) (NNS transitions)) (PP (IN in) (NP (NML (RB off) (HYPH -) (NN chip)) (NNS buses))))))) (. .))
(S (NP (PRP$ Our) (NNS results)) (VP (VBP imply) (SBAR (IN that) (S (S (VP (VBG having) (NP (NN access)) (PP (IN to) (NP (DT a) (NN clock))))) (VP (VBZ does) (RB not) (VP (VB make) (NP (NP (DT a) (ADJP (JJ memoryless) (VBG encoding)) (NN scheme)) (SBAR (WHNP (WDT that)) (S (VP (VBZ minimizes) (S (NP (NN bit) (NNS transitions)) (ADJP (RBR more) (JJ powerful)))))))))))) (. .))
