m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e vcom 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl
T_opt
!s110 1647827608
VQ^Q67]mIOhMC_9;IfLGhS0
Z2 04 2 7 work tb tb_arch 1
=1-000ae431a4f1-6237da98-39f6f-3040
!s124 OEM10U16 
o-quiet -auto_acc_if_foreign -work work -L work -L work_lib -L altera_common_sv_packages -L monitor_0_s0_translator -L master_0_m0_translator -L mm_interconnect_1 -L mm_interconnect_0 -L slave_0 -L monitor_0 -L master_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;2021.2;73
T_opt1
!s110 1647714889
VCnI5LTEX=PcS;Yk9<ZT]U2
R2
=1-000ae431a4f1-62362249-53686-26cd
!s124 OEM10U10 
o-quiet -auto_acc_if_foreign -work work -L work -L work_lib -L altera_common_sv_packages -L slave_0_s0_translator -L master_0_m0_translator -L mm_interconnect_0 -L slave_0 -L master_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi +acc
R3
n@_opt1
R4
R1
T_opt2
!s110 1647437557
Vj5Ua3^B0KkFPd@6KRc[kS0
R2
=1-000ae431a4f1-6231e6f5-5d3b5-164c
!s124 OEM10U15 
o-quiet -auto_acc_if_foreign -work work -L work -L work_lib -L altera_common_sv_packages -L test_0_s0_translator -L master_0_m0_translator -L mm_interconnect_1 -L mm_interconnect_0 -L test_0 -L slave_0 -L master_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi +acc
R3
n@_opt2
R4
R1
Eaddr_slave
Z5 w1647827602
Z6 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z7 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z8 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 565
R1
Z9 8../src/addr_slave.vhd
Z10 F../src/addr_slave.vhd
l0
L6 1
VTlERnDLW:jfg[Df9f6^:I3
!s100 =^8h2RJg1Ui05A]mF7FOd0
Z11 OL;C;2021.2;73
32
Z12 !s110 1647827606
!i10b 1
Z13 !s108 1647827606.000000
Z14 !s90 -reportprogress|300|../src/addr_slave.vhd|
Z15 !s107 ../src/addr_slave.vhd|
!i113 0
Z16 tExplicit 1 CvgOpt 0
Abehaviour
R6
R7
R8
DEx4 work 10 addr_slave 0 22 TlERnDLW:jfg[Df9f6^:I3
!i122 565
l54
L33 187
V^ZHBOAb1XmLSTgZ@8XGY43
!s100 K9V8=n9AjRS??:TP6<1`>1
R11
32
R12
!i10b 1
R13
R14
R15
!i113 0
R16
Eavlm_avls_1x1
Z17 w1647714916
R6
R7
R8
!i122 564
R1
Z18 8avlm_avls_1x1/simulation/avlm_avls_1x1.vhd
Z19 Favlm_avls_1x1/simulation/avlm_avls_1x1.vhd
l0
L9 1
VZ:?2Uda5kUkMGHaQmL]`_1
!s100 3V1WT2>N8UQe0o4^dl2kT0
R11
32
R12
!i10b 1
R13
Z20 !s90 -reportprogress|300|avlm_avls_1x1/simulation/avlm_avls_1x1.vhd|
Z21 !s107 avlm_avls_1x1/simulation/avlm_avls_1x1.vhd|
!i113 0
R16
Artl
R6
R7
R8
DEx4 work 13 avlm_avls_1x1 0 22 Z:?2Uda5kUkMGHaQmL]`_1
!i122 564
l244
L16 423
Vn<kN8Y776geJK[Ud`^zMz0
!s100 dHieTFzcalZ_BK:d<0UiU0
R11
32
R12
!i10b 1
R13
R20
R21
!i113 0
R16
Etb
Z22 w1403046628
R6
R7
R8
!i122 568
R1
Z23 8tb.vhd
Z24 Ftb.vhd
l0
L5 1
V@Ibl6bbYYXj0QjLCSjd]G1
!s100 C3zPOFl;`DaNPGX<20j?`1
R11
32
Z25 !s110 1647827607
!i10b 1
Z26 !s108 1647827607.000000
Z27 !s90 -reportprogress|300|tb.vhd|
Z28 !s107 tb.vhd|
!i113 0
R16
Atb_arch
R6
R7
R8
DEx4 work 2 tb 0 22 @Ibl6bbYYXj0QjLCSjd]G1
!i122 568
l37
L8 62
V8OWLzD=GQcbWJDT4=gc?l2
!s100 AUfRX<RkDXzLa[8zV:^:M3
R11
32
R25
!i10b 1
R26
R27
R28
!i113 0
R16
Etest_program
R22
Z29 DPx7 slave_0 35 altera_avalon_mm_slave_bfm_vhdl_pkg 0 22 GLRW?1Fj05=FA:5c6[4:V1
Z30 DPx8 master_0 36 altera_avalon_mm_master_bfm_vhdl_pkg 0 22 zPLn1P@3M0dQIVoa9;TZ`0
Z31 DPx4 work 16 test_program_pkg 0 22 NQ]jFGE@TFoBEKLm=Q1=;1
Z32 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
R6
Z33 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R7
R8
!i122 567
R1
Z34 8test_program.vhd
Z35 Ftest_program.vhd
l0
L14 1
VEF<6XZVO5keLcS`bZ6[010
!s100 4aZhLM@6IKMGYY[zX`a[=0
R11
32
R25
!i10b 1
R13
Z36 !s90 -reportprogress|300|test_program.vhd|
Z37 !s107 test_program.vhd|
!i113 0
R16
Atest_program_arch
R29
R30
R31
R32
R6
R33
R7
R8
DEx4 work 12 test_program 0 22 EF<6XZVO5keLcS`bZ6[010
!i122 567
l25
L22 97
VGmFhBmmX4Pa;Q?cKDESgQ0
!s100 KZT=eokEL?CJO;f_mJ_Se3
R11
32
R25
!i10b 1
R13
R36
R37
!i113 0
R16
Ptest_program_pkg
R29
R30
R32
R6
R33
R7
R8
!i122 566
R22
R1
Z38 8test_program_pkg.vhd
Z39 Ftest_program_pkg.vhd
l0
L13 1
VNQ]jFGE@TFoBEKLm=Q1=;1
!s100 GlVT0Z<mE3g9G4gaTBel53
R11
32
b1
R12
!i10b 1
R13
Z40 !s90 -reportprogress|300|test_program_pkg.vhd|
Z41 !s107 test_program_pkg.vhd|
!i113 0
R16
Bbody
R31
R29
R30
R32
R6
R33
R7
R8
!i122 566
l0
L172 1
Vo:E`kgYh3TiD_>SXRXkhH3
!s100 gUd5BPzdJ?`7?kFo]OBEZ2
R11
32
R12
!i10b 1
R13
R40
R41
!i113 0
R16
