<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: hypermap.c Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>hypermap.c</h1><a href="../../d1/d3/mips_2hypermap_8c.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1989  Microsoft Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">   hypermap.c</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module contains the routines which map physical pages into</span>
00012 <span class="comment">    reserved PTEs within hyper space.</span>
00013 <span class="comment"></span>
00014 <span class="comment">    This module is machine dependent.  This version is targetted</span>
00015 <span class="comment">    for MIPS Rxxxx and uses KSEG0 to map the pages at their physical</span>
00016 <span class="comment">    addresses.</span>
00017 <span class="comment"></span>
00018 <span class="comment">Author:</span>
00019 <span class="comment"></span>
00020 <span class="comment">    Lou Perazzoli (loup) 5-Apr-1989</span>
00021 <span class="comment"></span>
00022 <span class="comment">Revision History:</span>
00023 <span class="comment"></span>
00024 <span class="comment">--*/</span>
00025 
00026 <span class="preprocessor">#include "<a class="code" href="../../d4/d8/mi_8h.html">mi.h</a>"</span>
00027 
00028 
00029 PVOID
<a name="l00030"></a><a class="code" href="../../d1/d3/mips_2hypermap_8c.html#a0">00030</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a0">MiMapPageInHyperSpace</a> (
00031     IN ULONG PageFrameIndex,
00032     IN PKIRQL OldIrql
00033     )
00034 
00035 <span class="comment">/*++</span>
00036 <span class="comment"></span>
00037 <span class="comment">Routine Description:</span>
00038 <span class="comment"></span>
00039 <span class="comment">    This routine returns the physical address of the page.</span>
00040 <span class="comment"></span>
00041 <span class="comment">    ************************************</span>
00042 <span class="comment">    *                                  *</span>
00043 <span class="comment">    * Returns with a spin lock held!!! *</span>
00044 <span class="comment">    *                                  *</span>
00045 <span class="comment">    ************************************</span>
00046 <span class="comment"></span>
00047 <span class="comment">Arguments:</span>
00048 <span class="comment"></span>
00049 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00050 <span class="comment"></span>
00051 <span class="comment">Return Value:</span>
00052 <span class="comment"></span>
00053 <span class="comment">    Returns the address where the requested page was mapped.</span>
00054 <span class="comment"></span>
00055 <span class="comment">    RETURNS WITH THE HYPERSPACE SPIN LOCK HELD!!!!</span>
00056 <span class="comment"></span>
00057 <span class="comment">    The routine MiUnmapHyperSpaceMap MUST be called to release the lock!!!!</span>
00058 <span class="comment"></span>
00059 <span class="comment">Environment:</span>
00060 <span class="comment"></span>
00061 <span class="comment">    Kernel mode.</span>
00062 <span class="comment"></span>
00063 <span class="comment">--*/</span>
00064 
00065 {
00066     <a class="code" href="../../d4/d3/struct__MMPFN.html">PMMPFN</a> Pfn1;
00067     ULONG i;
00068     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00069     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> NextPte;
00070     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00071     ULONG LastEntry;
00072 
00073 <span class="preprocessor">#if DBG</span>
00074 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00075         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00076         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00077     }
00078 <span class="preprocessor">#endif //DBG</span>
00079 <span class="preprocessor"></span>
00080     <span class="comment">//</span>
00081     <span class="comment">// Pages must be aligned on their natural boundaries.</span>
00082     <span class="comment">//</span>
00083 
00084     Pfn1 = <a class="code" href="../../d4/d8/mi_8h.html#a111">MI_PFN_ELEMENT</a> (PageFrameIndex);
00085     i = Pfn1-&gt;<a class="code" href="../../d4/d3/struct__MMPFN.html#o15">u3</a>.e1.PageColor;
00086     <span class="keywordflow">if</span> ((i == (PageFrameIndex &amp; <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a57">MM_COLOR_MASK</a>)) &amp;&amp;
00087         (PageFrameIndex &lt; <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a8">MM_PAGES_IN_KSEG0</a>)) {
00088 
00089         <span class="comment">//</span>
00090         <span class="comment">// Virtual and physical alignment match, return the KSEG0 address</span>
00091         <span class="comment">// for this page.</span>
00092         <span class="comment">//</span>
00093 
00094         <a class="code" href="../../d4/d8/mi_8h.html#a148">LOCK_HYPERSPACE</a> (OldIrql);
00095         <span class="keywordflow">return</span> (PVOID)(<a class="code" href="../../d6/d7/halmips_8h.html#a443">KSEG0_BASE</a> + (PageFrameIndex &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>));
00096     }
00097 
00098     <span class="comment">//</span>
00099     <span class="comment">// Find the proper location in hyper space and map the page there.</span>
00100     <span class="comment">//</span>
00101 
00102     <a class="code" href="../../d4/d8/mi_8h.html#a148">LOCK_HYPERSPACE</a> (OldIrql);
00103     PointerPte = <a class="code" href="../../d4/d8/mi_8h.html#a615">MmFirstReservedMappingPte</a> + i;
00104     <span class="keywordflow">if</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Valid == 1 ) {
00105 
00106         <span class="comment">//</span>
00107         <span class="comment">// All the pages in reserved for mapping have been used,</span>
00108         <span class="comment">// flush the TB and reinitialize the pages.</span>
00109         <span class="comment">//</span>
00110 
00111         RtlZeroMemory ((PVOID)<a class="code" href="../../d4/d8/mi_8h.html#a615">MmFirstReservedMappingPte</a>,
00112                        ( <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a65">NUMBER_OF_MAPPING_PTES</a> + 1) * <span class="keyword">sizeof</span> (<a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a>));
00113         <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a0">KeFlushEntireTb</a> (<a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00114 
00115         LastEntry = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a65">NUMBER_OF_MAPPING_PTES</a> - <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a57">MM_COLOR_MASK</a>;
00116         NextPte = <a class="code" href="../../d4/d8/mi_8h.html#a615">MmFirstReservedMappingPte</a>;
00117         <span class="keywordflow">while</span> (NextPte &lt;= (<a class="code" href="../../d4/d8/mi_8h.html#a615">MmFirstReservedMappingPte</a> + <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a57">MM_COLOR_MASK</a>)) {
00118             NextPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = LastEntry;
00119             NextPte += 1;
00120         }
00121     }
00122 
00123     <span class="comment">//</span>
00124     <span class="comment">// Locate next entry in list and reset the next entry in the</span>
00125     <span class="comment">// list.  The list is organized thusly:</span>
00126     <span class="comment">//</span>
00127     <span class="comment">// The first N elements corresponding to the alignment mask + 1</span>
00128     <span class="comment">// contain in their page frame number fields the value of the</span>
00129     <span class="comment">// last free mapping PTE with this alignment.  However, if</span>
00130     <span class="comment">// the valid bit is set, this PTE has been used and the TB</span>
00131     <span class="comment">// must be flushed and the list reinitialized.</span>
00132     <span class="comment">//</span>
00133 
00134     <span class="comment">//</span>
00135     <span class="comment">// Get the offset to the first free PTE.</span>
00136     <span class="comment">//</span>
00137 
00138     i = PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber;
00139 
00140     <span class="comment">//</span>
00141     <span class="comment">// Change the offset for the next time through.</span>
00142     <span class="comment">//</span>
00143 
00144     PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = i - (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a57">MM_COLOR_MASK</a> + 1);
00145 
00146     <span class="comment">//</span>
00147     <span class="comment">// Point to the free entry and make it valid.</span>
00148     <span class="comment">//</span>
00149 
00150     PointerPte += i;
00151 
00152     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Valid == 0);
00153 
00154     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00155     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00156     *PointerPte = TempPte;
00157 
00158     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> ((((ULONG)PointerPte &gt;&gt; <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a52">PTE_SHIFT</a>) &amp; <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a57">MM_COLOR_MASK</a>) ==
00159          (((ULONG)Pfn1-&gt;<a class="code" href="../../d4/d3/struct__MMPFN.html#o15">u3</a>.e1.PageColor)));
00160 
00161     <span class="keywordflow">return</span> <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00162 }
00163 
00164 PVOID
<a name="l00165"></a><a class="code" href="../../d1/d3/mips_2hypermap_8c.html#a1">00165</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a1">MiMapImageHeaderInHyperSpace</a> (
00166     IN ULONG PageFrameIndex
00167     )
00168 
00169 <span class="comment">/*++</span>
00170 <span class="comment"></span>
00171 <span class="comment">Routine Description:</span>
00172 <span class="comment"></span>
00173 <span class="comment">    The physical address of the specified page is returned.</span>
00174 <span class="comment"></span>
00175 <span class="comment">Arguments:</span>
00176 <span class="comment"></span>
00177 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00178 <span class="comment"></span>
00179 <span class="comment">Return Value:</span>
00180 <span class="comment"></span>
00181 <span class="comment">    Returns the virtual address where the specified physical page was</span>
00182 <span class="comment">    mapped.</span>
00183 <span class="comment"></span>
00184 <span class="comment">Environment:</span>
00185 <span class="comment"></span>
00186 <span class="comment">    Kernel mode.</span>
00187 <span class="comment"></span>
00188 <span class="comment">--*/</span>
00189 
00190 {
00191     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00192     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00193     KIRQL OldIrql;
00194 
00195 <span class="preprocessor">#if DBG</span>
00196 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00197         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00198         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00199     }
00200 <span class="preprocessor">#endif //DBG</span>
00201 <span class="preprocessor"></span>
00202     <span class="comment">//</span>
00203     <span class="comment">// Avoid address aliasing problem on r4000.</span>
00204     <span class="comment">//</span>
00205 
00206     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>);
00207 
00208     <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00209 
00210     <span class="keywordflow">while</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0) {
00211 
00212         <span class="comment">//</span>
00213         <span class="comment">// If there is no event specified, set one up.</span>
00214         <span class="comment">//</span>
00215 
00216         <span class="keywordflow">if</span> (<a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> == (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00217 
00218             <span class="comment">//</span>
00219             <span class="comment">// Set the global event into the field and wait for it.</span>
00220             <span class="comment">//</span>
00221 
00222             <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> = &amp;<a class="code" href="../../d4/d8/mi_8h.html#a681">MmImageMappingPteEvent</a>;
00223         }
00224 
00225         <span class="comment">//</span>
00226         <span class="comment">// Release the PFN lock and wait on the event in an</span>
00227         <span class="comment">// atomic operation.</span>
00228         <span class="comment">//</span>
00229 
00230         <a class="code" href="../../d4/d9/ke_8h.html#a28">KeEnterCriticalRegion</a>();
00231         <a class="code" href="../../d4/d8/mi_8h.html#a132">UNLOCK_PFN_AND_THEN_WAIT</a>(OldIrql);
00232 
00233         <a class="code" href="../../d1/d7/wait_8c.html#a4">KeWaitForSingleObject</a>(<a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a>,
00234                               <a class="code" href="../../d6/d7/halmips_8h.html#a455">Executive</a>,
00235                               <a class="code" href="../../d6/d7/halmips_8h.html#a456">KernelMode</a>,
00236                               <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00237                               (PLARGE_INTEGER)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>);
00238         <a class="code" href="../../d4/d9/ke_8h.html#a29">KeLeaveCriticalRegion</a>();
00239 
00240         <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00241     }
00242 
00243     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long == 0);
00244 
00245     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00246     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00247 
00248     *PointerPte = TempPte;
00249 
00250     <a class="code" href="../../d4/d8/mi_8h.html#a129">UNLOCK_PFN</a> (OldIrql);
00251 
00252     <span class="keywordflow">return</span> (PVOID)<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00253 }
00254 
00255 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00256"></a><a class="code" href="../../d1/d3/mips_2hypermap_8c.html#a2">00256</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a2">MiUnmapImageHeaderInHyperSpace</a> (
00257     VOID
00258     )
00259 
00260 <span class="comment">/*++</span>
00261 <span class="comment"></span>
00262 <span class="comment">Routine Description:</span>
00263 <span class="comment"></span>
00264 <span class="comment">    This procedure unmaps the PTE reserved for mapping the image</span>
00265 <span class="comment">    header, flushes the TB, and, if the WaitingForImageMapping field</span>
00266 <span class="comment">    is not NULL, sets the specified event.</span>
00267 <span class="comment"></span>
00268 <span class="comment">    On the MIPS serries, no action is required as the physical address</span>
00269 <span class="comment">    of the page is used.</span>
00270 <span class="comment"></span>
00271 <span class="comment">Arguments:</span>
00272 <span class="comment"></span>
00273 <span class="comment">    None.</span>
00274 <span class="comment"></span>
00275 <span class="comment">Return Value:</span>
00276 <span class="comment"></span>
00277 <span class="comment">    None.</span>
00278 <span class="comment"></span>
00279 <span class="comment">Environment:</span>
00280 <span class="comment"></span>
00281 <span class="comment">    Kernel mode.</span>
00282 <span class="comment"></span>
00283 <span class="comment">--*/</span>
00284 
00285 {
00286     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00287     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00288     KIRQL OldIrql;
00289     <a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a> <a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a>;
00290 
00291     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>);
00292 
00293     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long = 0;
00294 
00295     <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00296 
00297     <span class="comment">//</span>
00298     <span class="comment">// Capture the current state of the event field and clear it out.</span>
00299     <span class="comment">//</span>
00300 
00301     <a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a> = <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a>;
00302 
00303     <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> = (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00304 
00305     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0);
00306 
00307     <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a2">KeFlushSingleTb</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>,
00308                      <a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>,
00309                      <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00310                      (PHARDWARE_PTE)PointerPte,
00311                      TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard);
00312 
00313     <a class="code" href="../../d4/d8/mi_8h.html#a129">UNLOCK_PFN</a> (OldIrql);
00314 
00315     <span class="keywordflow">if</span> (<a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a> != (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00316 
00317         <span class="comment">//</span>
00318         <span class="comment">// If there was an event specified, set the event.</span>
00319         <span class="comment">//</span>
00320 
00321         <a class="code" href="../../d2/d8/eventobj_8c.html#a5">KePulseEvent</a> (<a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a>, 0, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00322     }
00323 
00324     <span class="keywordflow">return</span>;
00325 }
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:18 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
