<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Series Gates" />
<meta name="abstract" content="Series gates are recognized and injected, unless they form a part of some other injected structure, such as NAND or NOR gates, or can potentially form a part of a complex gate, and gate recognition is enabled through the LVS Recognize Gates statement in your rule file. Gates with an arbitrary number of input pins are recognized and injected." />
<meta name="description" content="Series gates are recognized and injected, unless they form a part of some other injected structure, such as NAND or NOR gates, or can potentially form a part of a complex gate, and gate recognition is enabled through the LVS Recognize Gates statement in your rule file. Gates with an arbitrary number of input pins are recognized and injected." />
<meta name="DC.subject" content="Gates, logic injection, series" />
<meta name="keywords" content="Gates, logic injection, series" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id63fc8729-727d-4557-a44f-767f24435b5e" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Series Gates</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Series Gates" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id63fc8729-727d-4557-a44f-767f24435b5e">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Series Gates</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Series gates
are recognized and injected, unless they form a part of some other
injected structure, such as NAND or NOR gates, or can potentially
form a part of a complex gate, and gate recognition is enabled through
the LVS Recognize Gates statement in your rule file. Gates with
an arbitrary number of input pins are recognized and injected. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id63fc8729-727d-4557-a44f-767f24435b5e__id1deca226-9007-48a0-8a3b-52ff84e1b67b"><p class="p">In <a class="xref fm:Figure" href="#id63fc8729-727d-4557-a44f-767f24435b5e__id6ed5294c-031f-4a8c-bdc9-35a3028d4fa3">Figure 1</a>, there is a 2-input series gate with
no substrate pins.</p>
<div class="fig fignone" id="id63fc8729-727d-4557-a44f-767f24435b5e__id6ed5294c-031f-4a8c-bdc9-35a3028d4fa3"><span class="figcap"><span class="fig--title-label">Figure 1. </span>_smn2v, _smp2v, _sup2v, _sdw2v Gates</span><br /><div class="imagecenter"><img class="image imagecenter" height="96" src="../graphics/hier_lvs15a.png" width="468" /></div><br /></div>
<p class="p">Requirements for successful logic injection:</p>
<ul class="ul"><li class="li" id="id63fc8729-727d-4557-a44f-767f24435b5e__ide33f7d90-af1b-4dd4-9a56-6deca439c6f0"><p class="p">In <a class="xref fm:Figure" href="#id63fc8729-727d-4557-a44f-767f24435b5e__id6ed5294c-031f-4a8c-bdc9-35a3028d4fa3">Figure 1</a>, the names IN1, IN2, OUT1, and OUT2
are for reference only; no text is required in the cell. These nets
may be connected to other devices not shown in the diagram. The
internal nets of the gate must not be connected to any other devices.</p>
</li>
<li class="li" id="id63fc8729-727d-4557-a44f-767f24435b5e__id73d8241a-2bc3-42f2-a32e-fc94fd1a20cb"><p class="p">All
devices forming the gate must be CMOS transistors of the same type (P-type
or N-type). In addition, if gate recognition is enabled, all devices
must have the same component type and subtype.</p>
</li>
<li class="li" id="id63fc8729-727d-4557-a44f-767f24435b5e__id6c2765b0-1406-4226-9cf5-9421bcc54c4f"><p class="p">All
MOS devices can have no more than one substrate pin. Furthermore,
if at least one MOS device has a substrate pin, the others must
have it as well. Substrate pins of all transistors must be connected
to one net. Substrate pins may be connected to one of the output
nets marked OUT1 and OUT2, but do not have to be.</p>
</li>
</ul>
<p class="p">Pin swappability:</p>
<ul class="ul"><li class="li" id="id63fc8729-727d-4557-a44f-767f24435b5e__idf6657b9d-4ca5-4762-a325-80d2bf969bb0"><p class="p">If
gate recognition is disabled, the entire series gate can be flipped upside-down,
that is, pins OUT1 and OUT2 can be swapped, but at the same time
input pins must also be swapped pair-wise: IN<span class="ph FontProperty LiteralSubScript">1</span> with IN<span class="ph FontProperty VariableSubScript">n</span>,
IN<span class="ph FontProperty LiteralSubScript">2</span> with IN<span class="ph FontProperty VariableSubScript">n-1</span>,
and so forth.</p>
</li>
<li class="li" id="id63fc8729-727d-4557-a44f-767f24435b5e__id686dd5f3-ac20-484a-8ce3-0e2a45c6a298"><p class="p">If
gate recognition is enabled, all input pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span> are swappable.
Output pins OUT1 and OUT2 are also swappable, and can be swapped independently
from input pins.</p>
<p class="p">Asymmetries such as different component types,
subtypes, properties, or substrate connections do not prevent pin
swappability (but are checked after matching is completed). If nets
connected to input pins are ambiguous, the ambiguity resolution
step examines component types, subtypes, properties, and substrate
connections of devices inside the injected gate.</p>
</li>
</ul>
<p class="p">Possible configurations:</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_smp</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> —
Series gate with <span class="keyword ParameterName OptionalReplaceable">n</span> input
pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span>,
and two output pins OUT1 and OUT2 (<span class="keyword ParameterName OptionalReplaceable">n</span>+2
pins altogether) formed from three-pin and four-pin MOS devices
with substrate pins of all transistors connected to one net, which
is either OUT1 or OUT2. All devices are CMOS P-type transistors.</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_smp</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> —
Series gate with <span class="keyword ParameterName OptionalReplaceable">n</span> input
pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span>,
two output pins OUT1 and OUT2, and a substrate pin SUB (<span class="keyword ParameterName OptionalReplaceable">n</span>+3
pins altogether) formed from four-pin MOS devices with substrate
pins of all devices connected to net SUB. All devices are CMOS P-type
transistors.</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_smn</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> —
Similar to _smp<span class="keyword ParameterName OptionalReplaceable">n</span>v,
but all devices are CMOS N-type transistors.</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_smn</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> —
Similar to _smp<span class="keyword ParameterName OptionalReplaceable">n</span>b,
but all devices are CMOS N-type transistors.</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_sup</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> — _smp<span class="keyword ParameterName OptionalReplaceable">n</span>v
with OUT1 or OUT2 pin connected to a POWER net.</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_sup</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> — _smp<span class="keyword ParameterName OptionalReplaceable">n</span>b
with OUT1 or OUT2 pin connected to a POWER net.</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_sdw</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> — _smn<span class="keyword ParameterName OptionalReplaceable">n</span>v
with OUT1 or OUT2 pin connected to a GROUND net.</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_sdw</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> — _smn<span class="keyword ParameterName OptionalReplaceable">n</span>b
with OUT1 or OUT2 pin connected to a GROUND net.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">SUB is a “second
class” pin and normally does not appear in LVS reports; substrate
connections are checked but discrepancies are reported at individual
transistor level.</p>
</div>
<p class="p">Memory savings:</p>
<p class="p BlockIndent">Memory savings are a function of the size of series
gates found. Under optimal conditions (many large hcells of approximately
equal size containing only series gates) memory consumption is reduced
by 1.6× for 2-transistor series gates, and 2.1× for 4-transistor
series gates. For comparison, if the series gates could be made
into hcells, memory consumption would be reduced by 1.7× for 2-transistor
series gates, and 2.2× for 4-transistor series gates.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Series Gates"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_SeriesGates_id63fc8729.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>