
============ disassembled file-format ==================
// Move bytecode v7
module 42.loops {


nested_loop(Arg0: u64): u64 /* def_idx: 0 */ {
L1:	loc0: u64
L2:	loc1: u64
L3:	loc2: u64
L4:	loc3: u64
L5:	loc4: u64
B0:
	0: LdU64(0)
	1: StLoc[1](loc0: u64)
	2: CopyLoc[0](Arg0: u64)
	3: MoveLoc[1](loc0: u64)
	4: Gt
	5: BrFalse(30)
B1:
	6: LdU64(10)
	7: StLoc[2](loc1: u64)
	8: CopyLoc[0](Arg0: u64)
	9: MoveLoc[2](loc1: u64)
	10: Gt
	11: BrFalse(20)
B2:
	12: LdU64(1)
	13: StLoc[3](loc2: u64)
	14: MoveLoc[0](Arg0: u64)
	15: MoveLoc[3](loc2: u64)
	16: Sub
	17: StLoc[0](Arg0: u64)
	18: Branch(22)
B3:
	19: Branch(21)
B4:
	20: Branch(22)
B5:
	21: Branch(6)
B6:
	22: LdU64(1)
	23: StLoc[4](loc3: u64)
	24: MoveLoc[0](Arg0: u64)
	25: MoveLoc[4](loc3: u64)
	26: Sub
	27: StLoc[0](Arg0: u64)
	28: Branch(0)
B7:
	29: Branch(31)
B8:
	30: Branch(32)
B9:
	31: Branch(0)
B10:
	32: MoveLoc[0](Arg0: u64)
	33: StLoc[5](loc4: u64)
	34: MoveLoc[5](loc4: u64)
	35: Ret
}
while_loop(Arg0: u64): u64 /* def_idx: 1 */ {
L1:	loc0: u64
L2:	loc1: u64
L3:	loc2: u64
B0:
	0: LdU64(0)
	1: StLoc[1](loc0: u64)
	2: CopyLoc[0](Arg0: u64)
	3: MoveLoc[1](loc0: u64)
	4: Gt
	5: BrFalse(13)
B1:
	6: LdU64(1)
	7: StLoc[2](loc1: u64)
	8: MoveLoc[0](Arg0: u64)
	9: MoveLoc[2](loc1: u64)
	10: Sub
	11: StLoc[0](Arg0: u64)
	12: Branch(14)
B2:
	13: Branch(15)
B3:
	14: Branch(0)
B4:
	15: MoveLoc[0](Arg0: u64)
	16: StLoc[3](loc2: u64)
	17: MoveLoc[3](loc2: u64)
	18: Ret
}
while_loop_with_break_and_continue(Arg0: u64): u64 /* def_idx: 2 */ {
L1:	loc0: u64
L2:	loc1: u64
L3:	loc2: u64
L4:	loc3: u64
L5:	loc4: u64
B0:
	0: LdU64(0)
	1: StLoc[1](loc0: u64)
	2: CopyLoc[0](Arg0: u64)
	3: MoveLoc[1](loc0: u64)
	4: Gt
	5: BrFalse(29)
B1:
	6: LdU64(42)
	7: StLoc[2](loc1: u64)
	8: CopyLoc[0](Arg0: u64)
	9: MoveLoc[2](loc1: u64)
	10: Eq
	11: BrFalse(14)
B2:
	12: Branch(31)
B3:
	13: Branch(14)
B4:
	14: LdU64(21)
	15: StLoc[3](loc2: u64)
	16: CopyLoc[0](Arg0: u64)
	17: MoveLoc[3](loc2: u64)
	18: Eq
	19: BrFalse(22)
B5:
	20: Branch(0)
B6:
	21: Branch(22)
B7:
	22: LdU64(1)
	23: StLoc[4](loc3: u64)
	24: MoveLoc[0](Arg0: u64)
	25: MoveLoc[4](loc3: u64)
	26: Sub
	27: StLoc[0](Arg0: u64)
	28: Branch(30)
B8:
	29: Branch(31)
B9:
	30: Branch(0)
B10:
	31: MoveLoc[0](Arg0: u64)
	32: StLoc[5](loc4: u64)
	33: MoveLoc[5](loc4: u64)
	34: Ret
}
}
============ bytecode verification succeeded ========
