Magnus Jahre, Graph-based performance accounting for chip multiprocessor memory systems, Proceedings of the 23rd international conference on Parallel architectures and compilation, August 24-27, 2014, Edmonton, AB, Canada
Lavanya Subramanian , Vivek Seshadri , Arnab Ghosh , Samira Khan , Onur Mutlu, The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii
