// Seed: 2601576929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wand id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
  wire id_7;
  assign id_6 = 1;
  wire id_8;
  ;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output tri0 id_2,
    output logic id_3,
    output tri0 id_4,
    output supply0 id_5,
    input wor id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri id_9,
    output supply1 id_10,
    output tri id_11,
    input supply0 id_12,
    output uwire id_13
    , id_17,
    input supply0 id_14,
    output wor id_15
);
  always @(posedge -1 - id_8) begin : LABEL_0
    id_3 = id_6;
    #1;
    id_0 <= id_1;
  end
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  if (1) assign id_5 = -1'b0;
endmodule
