#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:22:04 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Thu Feb  8 22:39:58 2024
# Process ID: 4165
# Current directory: /home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.runs/synth_1/vivado.jou
# Running On: localhost.localdomain, OS: Linux, CPU Frequency: 3199.156 MHz, CPU Physical cores: 12, Host memory: 12596 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/netherquark/attempt2/newton_law_of_cooling/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/netherquark/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7a200tsbv484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbv484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4219
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2183.562 ; gain = 404.617 ; free physical = 5444 ; free virtual = 13878
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'solveCooling' [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/ipshared/d1b6/hdl/verilog/solveCooling.v:9]
INFO: [Synth 8-6157] synthesizing module 'solveCooling_mul_32s_32s_48_2_1' [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/ipshared/d1b6/hdl/verilog/solveCooling_mul_32s_32s_48_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'solveCooling_mul_32s_32s_48_2_1' (0#1) [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/ipshared/d1b6/hdl/verilog/solveCooling_mul_32s_32s_48_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'solveCooling_mul_33s_32s_48_2_1' [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/ipshared/d1b6/hdl/verilog/solveCooling_mul_33s_32s_48_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'solveCooling_mul_33s_32s_48_2_1' (0#1) [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/ipshared/d1b6/hdl/verilog/solveCooling_mul_33s_32s_48_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'solveCooling' (0#1) [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/ipshared/d1b6/hdl/verilog/solveCooling.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
WARNING: [Synth 8-7129] Port reset in module solveCooling_mul_33s_32s_48_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module solveCooling_mul_32s_32s_48_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.539 ; gain = 483.594 ; free physical = 5358 ; free virtual = 13794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.375 ; gain = 498.430 ; free physical = 5348 ; free virtual = 13784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.375 ; gain = 498.430 ; free physical = 5348 ; free virtual = 13784
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.375 ; gain = 0.000 ; free physical = 5348 ; free virtual = 13784
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/solveCooling.xdc]
Finished Parsing XDC File [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/solveCooling.xdc]
Parsing XDC File [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.129 ; gain = 0.000 ; free physical = 5253 ; free virtual = 13700
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2426.129 ; gain = 0.000 ; free physical = 5253 ; free virtual = 13699
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5252 ; free virtual = 13699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbv484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5253 ; free virtual = 13699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5253 ; free virtual = 13699
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5252 ; free virtual = 13699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 4     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 1     
	              32x33  Multipliers := 1     
+---Muxes : 
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/mul_33s_32s_48_2_1_U2/tmp_product, operation Mode is: A*B.
DSP Report: operator inst/mul_33s_32s_48_2_1_U2/tmp_product is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/tmp_product.
DSP Report: operator inst/mul_33s_32s_48_2_1_U2/tmp_product is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/tmp_product.
DSP Report: Generating DSP inst/mul_33s_32s_48_2_1_U2/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register inst/mul_33s_32s_48_2_1_U2/buff0_reg is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/buff0_reg.
DSP Report: operator inst/mul_33s_32s_48_2_1_U2/tmp_product is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/buff0_reg.
DSP Report: operator inst/mul_33s_32s_48_2_1_U2/tmp_product is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/buff0_reg.
DSP Report: Generating DSP inst/mul_33s_32s_48_2_1_U2/tmp_product, operation Mode is: A*B.
DSP Report: operator inst/mul_33s_32s_48_2_1_U2/tmp_product is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/tmp_product.
DSP Report: operator inst/mul_33s_32s_48_2_1_U2/tmp_product is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/tmp_product.
DSP Report: Generating DSP inst/mul_33s_32s_48_2_1_U2/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register inst/mul_33s_32s_48_2_1_U2/buff0_reg is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/buff0_reg.
DSP Report: operator inst/mul_33s_32s_48_2_1_U2/tmp_product is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/buff0_reg.
DSP Report: operator inst/mul_33s_32s_48_2_1_U2/tmp_product is absorbed into DSP inst/mul_33s_32s_48_2_1_U2/buff0_reg.
DSP Report: Generating DSP inst/mul_32s_32s_48_2_1_U1/tmp_product, operation Mode is: A*B2.
DSP Report: register inst/derivative_reg_174_reg is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/tmp_product.
DSP Report: operator inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/tmp_product.
DSP Report: operator inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/tmp_product.
DSP Report: Generating DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register inst/derivative_reg_174_reg is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg.
DSP Report: register inst/mul_32s_32s_48_2_1_U1/buff0_reg is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg.
DSP Report: operator inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg.
DSP Report: operator inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg.
DSP Report: Generating DSP inst/mul_32s_32s_48_2_1_U1/tmp_product, operation Mode is: A2*B.
DSP Report: register inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/tmp_product.
DSP Report: operator inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/tmp_product.
DSP Report: operator inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/tmp_product.
DSP Report: Generating DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register inst/mul_32s_32s_48_2_1_U1/buff0_reg is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg.
DSP Report: register inst/mul_32s_32s_48_2_1_U1/buff0_reg is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg.
DSP Report: operator inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg.
DSP Report: operator inst/mul_32s_32s_48_2_1_U1/tmp_product is absorbed into DSP inst/mul_32s_32s_48_2_1_U1/buff0_reg.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[47]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[46]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[45]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[44]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[43]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[42]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[41]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[40]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[39]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[38]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[37]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[36]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[35]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[34]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[33]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[32]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[31]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[30]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[29]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[28]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[27]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[26]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[25]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[24]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[23]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[22]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[21]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[20]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[19]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[18]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[17]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[47]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[46]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[45]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[44]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[43]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[42]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[41]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[40]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[39]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[38]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[37]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[36]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[35]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[34]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[33]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[32]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[31]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[30]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[29]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[28]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[27]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[26]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[25]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[24]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[23]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[22]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[21]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[20]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[19]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[18]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_33s_32s_48_2_1_U2/buff0_reg[17]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[47]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[46]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[45]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[44]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[43]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[42]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[41]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[40]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[39]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[38]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[37]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[36]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[35]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[34]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[33]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[32]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[31]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[30]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[29]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[28]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[27]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[26]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[25]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[24]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[23]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[22]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[21]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[20]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[19]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[18]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[17]) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[47]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[46]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[45]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[44]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[43]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[42]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Synth 8-3332] Sequential element (inst/mul_32s_32s_48_2_1_U1/buff0_reg[41]__0) is unused and will be removed from module bd_0_hls_inst_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5252 ; free virtual = 13699
---------------------------------------------------------------------------------
 Sort Area is  inst/mul_32s_32s_48_2_1_U1/tmp_product_6 : 0 0 : 3119 5838 : Used 1 time 0
 Sort Area is  inst/mul_32s_32s_48_2_1_U1/tmp_product_6 : 0 1 : 2719 5838 : Used 1 time 0
 Sort Area is  inst/mul_33s_32s_48_2_1_U2/tmp_product_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is  inst/mul_33s_32s_48_2_1_U2/tmp_product_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is  inst/mul_33s_32s_48_2_1_U2/tmp_product_3 : 0 0 : 2759 5350 : Used 1 time 0
 Sort Area is  inst/mul_33s_32s_48_2_1_U2/tmp_product_3 : 0 1 : 2591 5350 : Used 1 time 0
 Sort Area is  inst/mul_32s_32s_48_2_1_U1/tmp_product_9 : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is  inst/mul_32s_32s_48_2_1_U1/tmp_product_9 : 0 1 : 2548 5197 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_0_hls_inst_0 | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bd_0_hls_inst_0 | (PCIN>>17)+A*B  | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|bd_0_hls_inst_0 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bd_0_hls_inst_0 | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|bd_0_hls_inst_0 | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|bd_0_hls_inst_0 | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|bd_0_hls_inst_0 | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|bd_0_hls_inst_0 | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5246 ; free virtual = 13700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5246 ; free virtual = 13700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5246 ; free virtual = 13700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5246 ; free virtual = 13700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5250 ; free virtual = 13704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5254 ; free virtual = 13708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5254 ; free virtual = 13708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5254 ; free virtual = 13708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5254 ; free virtual = 13708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_0_hls_inst_0 | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|bd_0_hls_inst_0 | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|bd_0_hls_inst_0 | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|bd_0_hls_inst_0 | (PCIN>>17+A*B)'  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|bd_0_hls_inst_0 | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|bd_0_hls_inst_0 | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|bd_0_hls_inst_0 | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|bd_0_hls_inst_0 | (PCIN>>17+A*B)'  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    46|
|2     |DSP48E1 |     8|
|5     |LUT1    |    47|
|6     |LUT2    |   127|
|7     |LUT3    |     1|
|8     |LUT4    |     1|
|9     |LUT5    |     1|
|10    |FDRE    |   172|
|11    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5254 ; free virtual = 13708
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2426.129 ; gain = 498.430 ; free physical = 5260 ; free virtual = 13714
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.129 ; gain = 647.184 ; free physical = 5260 ; free virtual = 13714
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.129 ; gain = 0.000 ; free physical = 5593 ; free virtual = 14047
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.129 ; gain = 0.000 ; free physical = 5593 ; free virtual = 14047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 320d7a39
INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2426.129 ; gain = 1017.855 ; free physical = 5593 ; free virtual = 14047
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1857.246; main = 1503.579; forked = 390.044
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3733.859; main = 2426.129; forked = 1339.746
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2450.137 ; gain = 0.000 ; free physical = 5593 ; free virtual = 14047
INFO: [Common 17-1381] The checkpoint '/home/netherquark/attempt2/newton_law_of_cooling/vivado_refine/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 22:40:28 2024...
