# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART.srcs/sources_1/new/UART.vhd" \
"../../../../UART.srcs/sources_1/new/UART_DEMO.vhd" \
"../../../../UART.srcs/sim_1/new/UART_TB.vhd" \

# Do not sort compile order
nosort
