if {![file exists "C:/Users/Duncan/git/ForthCPU/alu/sim/sim.mpf"]} { 
	project new "C:/Users/Duncan/git/ForthCPU/alu/sim" sim
	project addfile "C:/Users/Duncan/git/ForthCPU/alu/source/alu.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/alu/test/alu_tests.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/alu/source  -work work  "C:/Users/Duncan/git/ForthCPU/alu/source/alu.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/alu/test  -work work  "C:/Users/Duncan/git/ForthCPU/alu/test/alu_tests.v"
} else {
	project open "C:/Users/Duncan/git/ForthCPU/alu/sim/sim"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_machxo3l  alu_tests
view wave
add wave /*
run 1000ns
