;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #96, 110
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SUB 400, 620
	CMP -207, <-120
	SUB 161, 103
	JMN 12, <10
	SLT 161, 103
	SUB 10, 10
	SUB 12, @10
	CMP @-127, 100
	JMP @-66, #290
	CMP -207, <-120
	SUB @127, -106
	SUB #0, @0
	DJN -1, @-1
	SLT 20, @12
	SUB #0, @0
	SUB -1, -1
	CMP @-127, 100
	CMP @-127, 100
	MOV -307, <-20
	ADD @0, @6
	SUB @0, 0
	SUB @0, 0
	SUB @0, 0
	JMP 400, 620
	SPL @0, #0
	SPL @0, #0
	SLT 20, @12
	JMP -207, @-120
	SUB #-16, @210
	SLT 20, @12
	SUB #72, @200
	ADD #270, <1
	DJN -1, @-1
	CMP #270, <1
	SUB @-127, 100
	ADD #270, <1
	SUB 400, 620
	CMP -207, <-120
	CMP 10, 10
	CMP 10, 10
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
