// Seed: 3358181167
module module_0 (
    id_1
);
  input wire id_1;
  wor id_2;
  id_3(
      .id_0(id_2), .id_1(1), .id_2(id_2), .id_3(1), .id_4(id_2 == 1)
  );
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  wire id_15;
  wire id_16;
  assign id_15 = id_8;
  assign id_13 = id_3[1'd0] <-> 1;
  xor (id_6, id_16, id_9, id_15, id_1, id_13, id_3, id_7, id_12, id_8, id_11, id_14);
  module_0(
      id_6
  );
endmodule
