[ 5349.795943] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.795944] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.795945] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.795946] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.795947] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.795947] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.795948] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.795949] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.795949] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.795950] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.795951] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795951] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.795952] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795953] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.795953] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795954] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.795955] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.795956] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.795956] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.795957] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.795959] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002c63c to 6804060
[ 5349.795960] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.795961] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.795961] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.795963] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.795963] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.795964] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.795964] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.795966] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.795966] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.795967] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.795967] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795968] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.795969] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795969] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.795970] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795971] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.795971] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.795973] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.795973] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.795974] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.795976] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002c6d8 to 6804070
[ 5349.795976] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.795977] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.795978] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.795979] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.795980] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.795980] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.795981] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.795982] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.795983] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.795983] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.795984] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795984] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.795985] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795986] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.795986] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.795987] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.795988] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.795989] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.795990] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.795990] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.795992] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002c774 to 6804080
[ 5349.795993] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.795994] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.795994] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.795996] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.795996] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.795997] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.795997] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.795999] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.795999] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796000] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796000] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796001] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796002] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796002] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796003] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796004] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796004] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796006] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796006] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796007] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796009] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002c810 to 6804090
[ 5349.796009] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796010] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796011] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796012] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796013] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796013] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796014] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796015] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796016] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796016] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796017] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796017] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796018] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796019] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796019] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796020] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796021] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796022] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796023] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796023] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796025] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002c8ac to 68040a0
[ 5349.796026] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796027] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796027] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796029] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796029] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796030] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796031] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796032] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796032] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796033] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796033] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796034] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796035] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796035] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796036] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796037] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796037] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796039] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796039] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796040] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796042] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002c948 to 68040b0
[ 5349.796042] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796043] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796044] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796045] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796046] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796046] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796047] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796048] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796049] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796049] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796050] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796051] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796051] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796052] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796053] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796053] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796054] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796055] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796056] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796057] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796059] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002c9e4 to 68040c0
[ 5349.796059] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796060] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796061] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796062] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796062] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796063] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796064] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796065] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796065] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796066] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796067] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796067] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796068] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796069] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796069] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796070] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796071] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796072] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796072] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796073] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796075] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ca80 to 68040d0
[ 5349.796076] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796076] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796077] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796078] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796079] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796079] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796080] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796081] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796082] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796082] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796083] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796084] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796084] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796085] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796086] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796086] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796087] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796089] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796089] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796090] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796092] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002cb1c to 68040e0
[ 5349.796092] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796093] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796094] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796095] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796095] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796096] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796097] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796098] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796098] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796099] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796100] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796100] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796101] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796102] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796102] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796103] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796104] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796105] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796105] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796106] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796108] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002cbb8 to 68040f0
[ 5349.796109] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796110] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796110] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796112] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796112] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796113] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796113] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796115] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796115] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796116] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796116] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796117] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796118] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796118] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796119] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796120] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796120] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796122] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796122] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796123] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796125] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002cc54 to 6804100
[ 5349.796126] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796126] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796127] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796128] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796129] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796129] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796130] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796131] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796132] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796132] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796133] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796134] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796134] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796135] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796136] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796136] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796137] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796138] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796139] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796140] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796141] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ccf0 to 6804110
[ 5349.796142] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796143] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796144] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796145] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796145] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796146] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796146] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796148] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796148] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796149] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796149] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796150] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796151] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796151] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796152] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796153] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796153] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796155] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796155] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796156] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796158] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002cd8c to 6804120
[ 5349.796158] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796159] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796160] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796161] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796161] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796162] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796163] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796164] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796164] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796165] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796166] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796166] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796167] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796168] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796168] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796169] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796170] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796171] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796171] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796172] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796174] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ce28 to 6804130
[ 5349.796175] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796176] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796176] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796178] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796178] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796179] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796179] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796180] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796181] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796182] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796182] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796183] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796183] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796184] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796185] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796185] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796186] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796187] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796188] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796189] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796191] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002cec4 to 6804140
[ 5349.796191] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796192] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796193] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796194] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796194] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796195] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796196] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796197] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796197] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796198] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796199] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796199] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796200] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796201] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796201] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796202] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796203] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796204] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796204] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796205] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796207] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002cf60 to 6804150
[ 5349.796208] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796209] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796209] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796211] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796211] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796212] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796212] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796214] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796214] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796215] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796215] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796216] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796217] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796217] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796218] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796219] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796219] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796221] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796221] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796222] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796224] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002cffc to 6804160
[ 5349.796224] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796225] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796226] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796227] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796227] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796228] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796229] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796230] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796230] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796231] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796232] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796232] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796233] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796234] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796234] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796235] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796236] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796237] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796237] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796238] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796240] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d098 to 6804170
[ 5349.796241] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796242] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796242] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796244] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796244] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796245] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796245] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796247] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796247] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796248] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796248] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796249] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796250] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796250] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796251] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796252] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796253] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796254] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796254] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796255] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796258] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d134 to 6804180
[ 5349.796259] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796259] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796260] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796261] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796262] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796262] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796263] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796264] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796265] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796265] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796266] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796267] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796267] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796268] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796268] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796269] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796270] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796271] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796271] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796272] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796275] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d1d0 to 6804190
[ 5349.796276] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796276] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796277] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796278] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796279] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796279] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796280] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796281] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796282] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796282] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796283] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796284] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796284] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796285] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796286] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796286] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796287] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796288] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796289] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796290] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796292] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d26c to 68041a0
[ 5349.796292] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796293] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796294] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796295] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796295] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796296] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796297] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796298] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796298] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796299] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796300] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796300] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796301] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796302] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796302] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796303] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796304] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796305] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796305] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796306] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796313] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796313] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796314] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796315] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796315] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796317] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796317] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796318] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.796318] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796319] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796320] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796321] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796321] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796322] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796323] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796324] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796325] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796326] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796326] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796328] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796328] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796329] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796335] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d398 to 6804230
[ 5349.796335] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796336] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796337] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796338] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796339] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796339] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796340] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796341] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796342] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796342] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796343] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796344] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796344] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796345] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796346] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796346] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796347] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796348] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796349] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796349] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796356] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796357] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796357] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796358] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796359] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796360] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796360] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796361] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.796362] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796363] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796363] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796364] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796365] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796365] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796366] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796367] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796368] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796369] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796370] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796371] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796372] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796372] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796378] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d4c4 to 6804240
[ 5349.796379] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796379] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796380] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796381] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796382] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796382] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796383] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796384] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796385] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796385] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796386] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796387] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796387] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796388] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796389] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796389] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796390] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796391] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796392] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796393] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796403] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796404] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796404] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796405] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796406] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796407] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796407] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796408] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.796409] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796410] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796410] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796411] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796411] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796412] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796413] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796414] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796416] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796416] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796417] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796418] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796419] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796420] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796425] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d5f0 to 6804250
[ 5349.796426] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796427] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796427] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796429] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796429] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796430] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796431] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796432] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796432] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796433] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796434] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796434] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796435] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796436] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796436] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796437] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796438] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796439] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796439] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796440] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796447] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796448] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796448] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796449] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796450] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796451] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796451] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796452] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.796453] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796454] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796454] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796455] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796456] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796456] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796457] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796458] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796460] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796460] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796461] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796462] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796463] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796463] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796469] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d71c to 6829000
[ 5349.796470] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796470] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796471] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796473] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796473] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796474] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796474] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796476] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796476] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796477] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796478] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796478] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796479] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796480] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796481] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796482] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.796482] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796483] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796484] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796484] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796485] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796486] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796486] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796488] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796488] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796489] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.796489] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796491] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796491] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796492] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796492] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796493] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796494] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796495] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796496] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796496] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.796497] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796498] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796499] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796499] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796500] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796501] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796501] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796502] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796503] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796503] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796504] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796505] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796506] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796507] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796573] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796573] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796574] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796575] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796575] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796577] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796578] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796578] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.796579] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796580] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796581] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796581] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796582] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796583] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796583] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796585] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796586] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796586] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796587] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796589] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796589] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796590] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796595] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d8e4 to 6804260
[ 5349.796596] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796597] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796597] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796599] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796599] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796600] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796601] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796602] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796602] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796603] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796604] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796604] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796605] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796606] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796606] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796607] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796608] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796609] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796609] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796610] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796617] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796617] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796618] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796619] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796620] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796621] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796621] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796622] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.796623] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796624] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796624] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796625] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796626] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796626] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796627] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796628] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796630] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796630] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796631] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796633] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796633] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796634] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796640] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796641] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796642] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796642] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796643] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796644] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796645] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796645] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.796646] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796647] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796648] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796648] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796649] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796649] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796650] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796652] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796653] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796654] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796654] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796656] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796656] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796657] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796663] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002daa0 to 6804280
[ 5349.796663] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796664] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796664] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796666] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796666] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796667] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796668] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796669] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796669] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796670] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796671] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796671] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796672] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796673] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796673] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796674] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796675] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796676] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796676] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796677] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796683] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796684] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796685] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796685] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796686] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796688] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796688] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796689] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.796689] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796690] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796691] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796692] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796692] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796693] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796694] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796695] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796696] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796697] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796698] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796699] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796699] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796700] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796706] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002dbcc to 6804290
[ 5349.796706] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796707] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796708] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796709] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796709] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796710] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796711] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796712] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796713] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796713] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796714] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796715] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796716] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796717] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796717] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796718] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.796719] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796720] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796721] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796721] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796722] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796723] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796723] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796725] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796725] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796726] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.796726] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796728] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796728] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796729] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796729] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796730] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796731] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796731] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796732] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796733] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796733] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796735] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796735] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796736] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796743] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796744] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796744] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796745] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796746] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796747] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796747] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796748] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.796749] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796750] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796750] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796751] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796752] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796752] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796753] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796755] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796756] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796756] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796757] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796759] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796759] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796760] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796766] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796766] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796767] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796768] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796768] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796770] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796770] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796771] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.796772] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796773] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796773] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796774] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796775] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796775] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796776] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796777] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796778] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796779] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796780] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796781] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796781] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796782] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796788] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796788] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796789] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796790] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796790] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796792] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796792] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796793] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.796794] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796795] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796795] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796796] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796797] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796797] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796798] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796799] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796800] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796801] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.796801] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796802] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796803] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796803] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796804] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796805] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796805] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796806] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796807] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796807] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796808] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796809] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796810] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796811] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796817] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796817] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796818] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796819] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796819] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796821] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796821] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796822] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-96, count:1
[ 5349.796823] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796824] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796824] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796825] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796826] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796826] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796827] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796828] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796829] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796830] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796831] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796832] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796833] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796833] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796839] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796840] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796841] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796841] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796842] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796844] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796844] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796845] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1e, count:1
[ 5349.796845] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796847] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796847] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796848] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796848] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796849] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796850] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796851] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796852] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796853] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796853] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796855] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796855] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796856] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796862] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796862] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796863] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796864] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796864] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796866] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796866] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796867] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.796868] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796869] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796869] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796870] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796871] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796871] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796872] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796873] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796874] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796875] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796876] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796877] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796878] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796879] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796884] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796885] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796885] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796886] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796887] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796888] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796889] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796889] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.796890] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796891] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796892] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796892] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796893] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796894] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796894] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796895] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796896] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796896] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796897] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796898] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796899] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796900] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796906] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796907] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796907] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796908] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796909] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796910] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796911] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796911] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.796912] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796913] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796914] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796914] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796915] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796916] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796916] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796918] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796919] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796920] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796921] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796922] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796922] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796923] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796929] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796930] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796930] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796931] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796932] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796933] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796934] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796934] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.796935] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796936] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796937] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796937] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796938] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796939] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796939] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796941] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796942] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796943] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796943] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796945] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796945] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796946] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796952] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796953] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796954] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796954] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796955] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.796956] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.796957] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796957] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.796958] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796959] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.796960] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796960] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796961] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796962] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796962] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796964] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.796965] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796966] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796967] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796968] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796968] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796969] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796975] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e2a4 to 6809920
[ 5349.796975] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796976] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796977] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.796978] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.796978] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.796979] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.796980] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796981] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.796981] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.796982] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.796983] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796983] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796984] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796985] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.796985] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.796986] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.796987] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.796988] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.796989] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.796989] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.796996] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.796997] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.796997] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.796998] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.796999] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797000] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797001] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797001] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.797002] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797003] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797004] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797004] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797005] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797006] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797006] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797008] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797009] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797010] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797011] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797012] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797012] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797013] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797019] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e3d0 to 6809930
[ 5349.797019] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797019] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797020] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.797021] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.797021] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797021] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.797022] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797022] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.797023] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797023] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797024] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797024] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797024] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797025] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.797025] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797026] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797026] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797027] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797027] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797028] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797034] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797034] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797035] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797035] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797035] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797036] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797037] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797037] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.797038] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797038] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797039] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797039] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797039] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797040] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797040] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797041] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797042] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797042] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797043] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797043] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797044] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797044] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797050] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e4fc to 6809940
[ 5349.797050] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797051] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797051] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.797052] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.797052] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797053] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.797053] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797054] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.797054] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797054] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797055] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797055] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797056] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797056] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.797056] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797057] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797057] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797058] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797058] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797059] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797065] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797065] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797066] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797066] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797067] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797067] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797068] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797068] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.797069] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797069] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797070] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797070] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797070] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797071] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797071] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797072] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797073] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797073] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797074] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797074] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797075] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797075] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797081] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797081] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797082] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797082] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797082] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797083] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797084] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797084] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.797084] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797085] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797085] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797086] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797086] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797087] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797087] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797088] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797089] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797090] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797090] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797090] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797095] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e6a4 to 6809960
[ 5349.797095] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797096] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797096] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.797097] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.797097] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797098] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.797098] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797099] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.797099] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797100] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797100] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797100] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797101] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797101] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.797102] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797102] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797102] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797103] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797103] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797104] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797110] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797110] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797111] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797111] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797112] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797112] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797113] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797113] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.797114] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797114] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797115] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797115] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797115] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797116] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797116] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797117] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797118] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797118] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797119] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797120] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797120] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797120] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797126] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797127] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797127] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797128] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797128] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797129] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797129] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797130] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.797130] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797131] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797131] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797131] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797132] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797132] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797133] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797134] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797134] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797135] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797135] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797136] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797136] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797137] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797142] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e860 to 6809980
[ 5349.797142] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797143] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797143] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.797144] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.797144] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797145] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.797145] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797146] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.797146] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797146] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797147] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797147] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797148] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797148] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.797148] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797149] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797149] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797150] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797150] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797151] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797157] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797157] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797158] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797158] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797159] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797159] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797160] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797160] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.797161] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797161] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797162] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797162] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797162] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797163] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797163] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797164] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797165] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797165] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797166] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797166] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797167] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797167] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797172] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e98c to 6809990
[ 5349.797173] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797173] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797174] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.797174] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.797175] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797175] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.797176] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797176] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.797177] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797177] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797177] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797178] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797178] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797179] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.797179] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797179] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797180] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797181] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797181] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797182] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797188] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797188] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797189] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797189] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797190] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797190] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797191] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797191] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 5349.797192] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797192] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797193] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797193] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797194] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797194] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797194] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797195] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797196] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797196] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-133, count:1
[ 5349.797196] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797197] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797197] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797198] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797198] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797199] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797199] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797200] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797201] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797201] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797201] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797202] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797203] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797203] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797208] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002eaec to 68099a0
[ 5349.797209] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797209] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797209] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.797210] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.797211] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797211] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.797211] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797212] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.797212] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797213] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797213] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797214] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797214] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797214] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.797215] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797215] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797216] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797216] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797217] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797217] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797219] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002eb88 to 68099b0
[ 5349.797219] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797220] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797220] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 5349.797221] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 5349.797221] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797222] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 5349.797222] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797223] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 5349.797223] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797224] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797224] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797224] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797225] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797225] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.797226] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797226] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797226] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797227] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797228] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797228] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797234] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797234] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797235] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797235] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797236] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797236] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797237] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797237] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 5349.797238] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797238] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797239] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797239] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797239] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797240] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797240] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797241] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 5349.797242] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797242] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797243] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797243] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797244] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797244] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.797249] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797250] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797250] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797251] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797251] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797252] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797252] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797253] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.797253] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797254] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797254] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797255] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797255] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797255] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797256] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797257] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797257] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797257] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.797258] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797258] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797259] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 5349.797259] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 5349.797260] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 5349.797260] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 5349.797261] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 5349.797261] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 5349.797262] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 5349.797262] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 5349.797263] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797263] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 5349.797264] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 5349.797264] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 5349.797264] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797265] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797265] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797266] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 5349.797266] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 5349.797266] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 5349.797267] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 5349.797268] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 5349.797268] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 5349.797268] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 5349.798416] systemd-journald[614]: /dev/kmsg buffer overrun, some messages lost.
[ 5349.944880] NVRM serverFreeResourceTree: hObject 0x0 not found for client 0xc1e00007
[11834.141242] nvidia-nvlink: Unregistered Nvlink Core, major device number 241
