{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 15:42:05 2016 " "Info: Processing started: Fri Apr 29 15:42:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab22 -c lab22 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab22 -c lab22" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab22.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab22.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab22 " "Info: Found entity 1: lab22" {  } { { "lab22.bdf" "" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab22 " "Info: Elaborating entity \"lab22\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "y\[10..0\] " "Warning: Not all bits in bus \"y\[10..0\]\" are used" {  } { { "lab22.bdf" "" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 232 464 504 248 "y\[9\]" "" } { 216 464 504 232 "y\[0\]" "" } { 488 464 504 504 "y\[7\]" "" } { 536 768 808 552 "y\[9\]" "" } { 160 568 616 176 "y\[0\]" "" } { 224 568 616 240 "y\[1\]" "" } { 288 568 616 304 "y\[2\]" "" } { 736 568 616 752 "y\[10\]" "" } { 352 568 616 368 "y\[3\]" "" } { 608 568 616 624 "y\[8\]" "" } { 544 568 616 560 "y\[7\]" "" } { 416 568 616 432 "y\[4\]" "" } { 672 568 616 688 "y\[9\]" "" } { 480 568 616 496 "y\[5\]" "" } { 584 952 1075 600 "y\[10..7\], a\[5\], y\[5..0\]" "" } { 584 952 1075 600 "y\[10..7\], a\[5\], y\[5..0\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "elements/dc4.vhd 2 1 " "Warning: Using design file elements/dc4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc4-SYN " "Info: Found design unit 1: dc4-SYN" {  } { { "dc4.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/dc4.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dc4 " "Info: Found entity 1: dc4" {  } { { "dc4.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/dc4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc4 dc4:UAinst1 " "Info: Elaborating entity \"dc4\" for hierarchy \"dc4:UAinst1\"" {  } { { "lab22.bdf" "UAinst1" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 264 1304 1432 568 "UAinst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode dc4:UAinst1\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"dc4:UAinst1\|lpm_decode:lpm_decode_component\"" {  } { { "dc4.vhd" "lpm_decode_component" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/dc4.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dc4:UAinst1\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"dc4:UAinst1\|lpm_decode:lpm_decode_component\"" {  } { { "dc4.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/dc4.vhd" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc4:UAinst1\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"dc4:UAinst1\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Info: Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dc4.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/dc4.vhd" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lbf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_lbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lbf " "Info: Found entity 1: decode_lbf" {  } { { "db/decode_lbf.tdf" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/db/decode_lbf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lbf dc4:UAinst1\|lpm_decode:lpm_decode_component\|decode_lbf:auto_generated " "Info: Elaborating entity \"decode_lbf\" for hierarchy \"dc4:UAinst1\|lpm_decode:lpm_decode_component\|decode_lbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "elements/ct4pm.vhd 2 1 " "Warning: Using design file elements/ct4pm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct4pm-SYN " "Info: Found design unit 1: ct4pm-SYN" {  } { { "ct4pm.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/ct4pm.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ct4pm " "Info: Found entity 1: ct4pm" {  } { { "ct4pm.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/ct4pm.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct4pm ct4pm:UAinst " "Info: Elaborating entity \"ct4pm\" for hierarchy \"ct4pm:UAinst\"" {  } { { "lab22.bdf" "UAinst" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 344 1056 1200 504 "UAinst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ct4pm:UAinst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"ct4pm:UAinst\|lpm_counter:lpm_counter_component\"" {  } { { "ct4pm.vhd" "lpm_counter_component" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/ct4pm.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ct4pm:UAinst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ct4pm:UAinst\|lpm_counter:lpm_counter_component\"" {  } { { "ct4pm.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/ct4pm.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct4pm:UAinst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"ct4pm:UAinst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ct4pm.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/ct4pm.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_ihi.tdf" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/db/cntr_ihi.tdf" 116 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ihi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ihi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ihi " "Info: Found entity 1: cntr_ihi" {  } { { "db/cntr_ihi.tdf" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/db/cntr_ihi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ihi ct4pm:UAinst\|lpm_counter:lpm_counter_component\|cntr_ihi:auto_generated " "Info: Elaborating entity \"cntr_ihi\" for hierarchy \"ct4pm:UAinst\|lpm_counter:lpm_counter_component\|cntr_ihi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "elements/reg.vhd 2 1 " "Warning: Using design file elements/reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SYN " "Info: Found design unit 1: reg-SYN" {  } { { "reg.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/reg.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:UAinst2 " "Info: Elaborating entity \"reg\" for hierarchy \"reg:UAinst2\"" {  } { { "lab22.bdf" "UAinst2" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 568 1064 1208 648 "UAinst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff reg:UAinst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"reg:UAinst2\|lpm_ff:lpm_ff_component\"" {  } { { "reg.vhd" "lpm_ff_component" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/reg.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg:UAinst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"reg:UAinst2\|lpm_ff:lpm_ff_component\"" {  } { { "reg.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/reg.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg:UAinst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"reg:UAinst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg.vhd" "" { Text "C:/Users/student/Desktop/quartus/projects/lab22/elements/reg.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ctpin\[3\] GND " "Warning (13410): Pin \"ctpin\[3\]\" is stuck at GND" {  } { { "lab22.bdf" "" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 1000 296 472 1016 "ctpin\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ctpin\[2\] GND " "Warning (13410): Pin \"ctpin\[2\]\" is stuck at GND" {  } { { "lab22.bdf" "" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 1000 296 472 1016 "ctpin\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ctpin\[1\] GND " "Warning (13410): Pin \"ctpin\[1\]\" is stuck at GND" {  } { { "lab22.bdf" "" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 1000 296 472 1016 "ctpin\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ctpin\[0\] VCC " "Warning (13410): Pin \"ctpin\[0\]\" is stuck at VCC" {  } { { "lab22.bdf" "" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 1000 296 472 1016 "ctpin\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpin\[6\] " "Warning (15610): No output dependent on input pin \"xpin\[6\]\"" {  } { { "lab22.bdf" "" { Schematic "C:/Users/student/Desktop/quartus/projects/lab22/lab22.bdf" { { 968 552 720 984 "xpin\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Info: Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 15:42:07 2016 " "Info: Processing ended: Fri Apr 29 15:42:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
