ARM GAS  /tmp/ccqtFP9T.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB68:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccqtFP9T.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/ccqtFP9T.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  75:Core/Src/stm32f1xx_hal_msp.c ****   */
  76:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 76 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 76 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 76 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 76 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 76 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 76 3 view .LVU18
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 81 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
ARM GAS  /tmp/ccqtFP9T.s 			page 4


  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE68:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_ADC_MspInit:
 104              	.LVL3:
 105              	.LFB69:
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c **** /**
  84:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f1xx_hal_msp.c **** */
  89:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 90 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 90 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 87B0     		sub	sp, sp, #28
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
  91:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 91 3 is_stmt 1 view .LVU22
 119              		.loc 1 91 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0293     		str	r3, [sp, #8]
 122 0008 0393     		str	r3, [sp, #12]
 123 000a 0493     		str	r3, [sp, #16]
 124 000c 0593     		str	r3, [sp, #20]
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 92 3 is_stmt 1 view .LVU24
 126              		.loc 1 92 10 is_stmt 0 view .LVU25
 127 000e 0268     		ldr	r2, [r0]
 128              		.loc 1 92 5 view .LVU26
 129 0010 114B     		ldr	r3, .L9
 130 0012 9A42     		cmp	r2, r3
 131 0014 02D0     		beq	.L8
 132              	.LVL4:
 133              	.L5:
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
ARM GAS  /tmp/ccqtFP9T.s 			page 5


  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 103:Core/Src/stm32f1xx_hal_msp.c ****     */
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 111:Core/Src/stm32f1xx_hal_msp.c ****   }
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c **** }
 134              		.loc 1 113 1 view .LVU27
 135 0016 07B0     		add	sp, sp, #28
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 0018 5DF804FB 		ldr	pc, [sp], #4
 141              	.LVL5:
 142              	.L8:
 143              	.LCFI5:
 144              		.cfi_restore_state
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 98 5 is_stmt 1 view .LVU28
 146              	.LBB5:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 98 5 view .LVU29
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 98 5 view .LVU30
 149 001c 03F56C43 		add	r3, r3, #60416
 150 0020 9A69     		ldr	r2, [r3, #24]
 151 0022 42F40072 		orr	r2, r2, #512
 152 0026 9A61     		str	r2, [r3, #24]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 98 5 view .LVU31
 154 0028 9A69     		ldr	r2, [r3, #24]
 155 002a 02F40072 		and	r2, r2, #512
 156 002e 0092     		str	r2, [sp]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 98 5 view .LVU32
 158 0030 009A     		ldr	r2, [sp]
 159              	.LBE5:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 98 5 view .LVU33
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 100 5 view .LVU34
 162              	.LBB6:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 100 5 view .LVU35
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 100 5 view .LVU36
 165 0032 9A69     		ldr	r2, [r3, #24]
 166 0034 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/ccqtFP9T.s 			page 6


 167 0038 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU37
 169 003a 9B69     		ldr	r3, [r3, #24]
 170 003c 03F00403 		and	r3, r3, #4
 171 0040 0193     		str	r3, [sp, #4]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 100 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 100 5 view .LVU39
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 176              		.loc 1 104 5 view .LVU40
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 104 25 is_stmt 0 view .LVU41
 178 0044 0123     		movs	r3, #1
 179 0046 0293     		str	r3, [sp, #8]
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 105 5 is_stmt 1 view .LVU42
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 105 26 is_stmt 0 view .LVU43
 182 0048 0323     		movs	r3, #3
 183 004a 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 106 5 is_stmt 1 view .LVU44
 185 004c 02A9     		add	r1, sp, #8
 186 004e 0348     		ldr	r0, .L9+4
 187              	.LVL6:
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 106 5 is_stmt 0 view .LVU45
 189 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 191              		.loc 1 113 1 view .LVU46
 192 0054 DFE7     		b	.L5
 193              	.L10:
 194 0056 00BF     		.align	2
 195              	.L9:
 196 0058 00240140 		.word	1073816576
 197 005c 00080140 		.word	1073809408
 198              		.cfi_endproc
 199              	.LFE69:
 201              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_ADC_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_ADC_MspDeInit:
 209              	.LVL8:
 210              	.LFB70:
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c **** /**
 116:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 117:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 118:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 119:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccqtFP9T.s 			page 7


 120:Core/Src/stm32f1xx_hal_msp.c **** */
 121:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 122:Core/Src/stm32f1xx_hal_msp.c **** {
 211              		.loc 1 122 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		.loc 1 122 1 is_stmt 0 view .LVU48
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 123:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 221              		.loc 1 123 3 is_stmt 1 view .LVU49
 222              		.loc 1 123 10 is_stmt 0 view .LVU50
 223 0002 0268     		ldr	r2, [r0]
 224              		.loc 1 123 5 view .LVU51
 225 0004 064B     		ldr	r3, .L15
 226 0006 9A42     		cmp	r2, r3
 227 0008 00D0     		beq	.L14
 228              	.LVL9:
 229              	.L11:
 124:Core/Src/stm32f1xx_hal_msp.c ****   {
 125:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 128:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 129:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 132:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 133:Core/Src/stm32f1xx_hal_msp.c ****     */
 134:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 139:Core/Src/stm32f1xx_hal_msp.c ****   }
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c **** }
 230              		.loc 1 141 1 view .LVU52
 231 000a 08BD     		pop	{r3, pc}
 232              	.LVL10:
 233              	.L14:
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 234              		.loc 1 129 5 is_stmt 1 view .LVU53
 235 000c 054A     		ldr	r2, .L15+4
 236 000e 9369     		ldr	r3, [r2, #24]
 237 0010 23F40073 		bic	r3, r3, #512
 238 0014 9361     		str	r3, [r2, #24]
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 134 5 view .LVU54
 240 0016 0121     		movs	r1, #1
 241 0018 0348     		ldr	r0, .L15+8
 242              	.LVL11:
 134:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccqtFP9T.s 			page 8


 243              		.loc 1 134 5 is_stmt 0 view .LVU55
 244 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL12:
 246              		.loc 1 141 1 view .LVU56
 247 001e F4E7     		b	.L11
 248              	.L16:
 249              		.align	2
 250              	.L15:
 251 0020 00240140 		.word	1073816576
 252 0024 00100240 		.word	1073876992
 253 0028 00080140 		.word	1073809408
 254              		.cfi_endproc
 255              	.LFE70:
 257              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_CAN_MspInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_CAN_MspInit:
 265              	.LVL13:
 266              	.LFB71:
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c **** /**
 144:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
 145:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 146:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 147:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f1xx_hal_msp.c **** */
 149:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 150:Core/Src/stm32f1xx_hal_msp.c **** {
 267              		.loc 1 150 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 24
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		.loc 1 150 1 is_stmt 0 view .LVU58
 272 0000 10B5     		push	{r4, lr}
 273              	.LCFI7:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 14, -4
 277 0002 86B0     		sub	sp, sp, #24
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 32
 151:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 280              		.loc 1 151 3 is_stmt 1 view .LVU59
 281              		.loc 1 151 20 is_stmt 0 view .LVU60
 282 0004 0023     		movs	r3, #0
 283 0006 0293     		str	r3, [sp, #8]
 284 0008 0393     		str	r3, [sp, #12]
 285 000a 0493     		str	r3, [sp, #16]
 286 000c 0593     		str	r3, [sp, #20]
 152:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 287              		.loc 1 152 3 is_stmt 1 view .LVU61
 288              		.loc 1 152 10 is_stmt 0 view .LVU62
 289 000e 0268     		ldr	r2, [r0]
 290              		.loc 1 152 5 view .LVU63
ARM GAS  /tmp/ccqtFP9T.s 			page 9


 291 0010 164B     		ldr	r3, .L21
 292 0012 9A42     		cmp	r2, r3
 293 0014 01D0     		beq	.L20
 294              	.LVL14:
 295              	.L17:
 153:Core/Src/stm32f1xx_hal_msp.c ****   {
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 157:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 158:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 160:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 162:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 163:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 164:Core/Src/stm32f1xx_hal_msp.c ****     */
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 170:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 178:Core/Src/stm32f1xx_hal_msp.c ****   }
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c **** }
 296              		.loc 1 180 1 view .LVU64
 297 0016 06B0     		add	sp, sp, #24
 298              	.LCFI9:
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 8
 301              		@ sp needed
 302 0018 10BD     		pop	{r4, pc}
 303              	.LVL15:
 304              	.L20:
 305              	.LCFI10:
 306              		.cfi_restore_state
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 307              		.loc 1 158 5 is_stmt 1 view .LVU65
 308              	.LBB7:
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 309              		.loc 1 158 5 view .LVU66
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 310              		.loc 1 158 5 view .LVU67
 311 001a 03F5D633 		add	r3, r3, #109568
 312 001e DA69     		ldr	r2, [r3, #28]
 313 0020 42F00072 		orr	r2, r2, #33554432
 314 0024 DA61     		str	r2, [r3, #28]
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 315              		.loc 1 158 5 view .LVU68
ARM GAS  /tmp/ccqtFP9T.s 			page 10


 316 0026 DA69     		ldr	r2, [r3, #28]
 317 0028 02F00072 		and	r2, r2, #33554432
 318 002c 0092     		str	r2, [sp]
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 319              		.loc 1 158 5 view .LVU69
 320 002e 009A     		ldr	r2, [sp]
 321              	.LBE7:
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 322              		.loc 1 158 5 view .LVU70
 160:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 323              		.loc 1 160 5 view .LVU71
 324              	.LBB8:
 160:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 325              		.loc 1 160 5 view .LVU72
 160:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 326              		.loc 1 160 5 view .LVU73
 327 0030 9A69     		ldr	r2, [r3, #24]
 328 0032 42F00402 		orr	r2, r2, #4
 329 0036 9A61     		str	r2, [r3, #24]
 160:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 330              		.loc 1 160 5 view .LVU74
 331 0038 9B69     		ldr	r3, [r3, #24]
 332 003a 03F00403 		and	r3, r3, #4
 333 003e 0193     		str	r3, [sp, #4]
 160:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 334              		.loc 1 160 5 view .LVU75
 335 0040 019B     		ldr	r3, [sp, #4]
 336              	.LBE8:
 160:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 337              		.loc 1 160 5 view .LVU76
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 338              		.loc 1 165 5 view .LVU77
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 339              		.loc 1 165 25 is_stmt 0 view .LVU78
 340 0042 4FF40063 		mov	r3, #2048
 341 0046 0293     		str	r3, [sp, #8]
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 166 5 is_stmt 1 view .LVU79
 167:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 343              		.loc 1 167 5 view .LVU80
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 344              		.loc 1 168 5 view .LVU81
 345 0048 094C     		ldr	r4, .L21+4
 346 004a 02A9     		add	r1, sp, #8
 347 004c 2046     		mov	r0, r4
 348              	.LVL16:
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 349              		.loc 1 168 5 is_stmt 0 view .LVU82
 350 004e FFF7FEFF 		bl	HAL_GPIO_Init
 351              	.LVL17:
 170:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 352              		.loc 1 170 5 is_stmt 1 view .LVU83
 170:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353              		.loc 1 170 25 is_stmt 0 view .LVU84
 354 0052 4FF48053 		mov	r3, #4096
 355 0056 0293     		str	r3, [sp, #8]
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/ccqtFP9T.s 			page 11


 356              		.loc 1 171 5 is_stmt 1 view .LVU85
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 357              		.loc 1 171 26 is_stmt 0 view .LVU86
 358 0058 0223     		movs	r3, #2
 359 005a 0393     		str	r3, [sp, #12]
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 360              		.loc 1 172 5 is_stmt 1 view .LVU87
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 361              		.loc 1 172 27 is_stmt 0 view .LVU88
 362 005c 0323     		movs	r3, #3
 363 005e 0593     		str	r3, [sp, #20]
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 364              		.loc 1 173 5 is_stmt 1 view .LVU89
 365 0060 02A9     		add	r1, sp, #8
 366 0062 2046     		mov	r0, r4
 367 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 368              	.LVL18:
 369              		.loc 1 180 1 is_stmt 0 view .LVU90
 370 0068 D5E7     		b	.L17
 371              	.L22:
 372 006a 00BF     		.align	2
 373              	.L21:
 374 006c 00640040 		.word	1073767424
 375 0070 00080140 		.word	1073809408
 376              		.cfi_endproc
 377              	.LFE71:
 379              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 380              		.align	1
 381              		.global	HAL_CAN_MspDeInit
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 386              	HAL_CAN_MspDeInit:
 387              	.LVL19:
 388              	.LFB72:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c **** /**
 183:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 184:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 185:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 186:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 187:Core/Src/stm32f1xx_hal_msp.c **** */
 188:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 189:Core/Src/stm32f1xx_hal_msp.c **** {
 389              		.loc 1 189 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393              		.loc 1 189 1 is_stmt 0 view .LVU92
 394 0000 08B5     		push	{r3, lr}
 395              	.LCFI11:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 3, -8
 398              		.cfi_offset 14, -4
 190:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 399              		.loc 1 190 3 is_stmt 1 view .LVU93
 400              		.loc 1 190 10 is_stmt 0 view .LVU94
ARM GAS  /tmp/ccqtFP9T.s 			page 12


 401 0002 0268     		ldr	r2, [r0]
 402              		.loc 1 190 5 view .LVU95
 403 0004 074B     		ldr	r3, .L27
 404 0006 9A42     		cmp	r2, r3
 405 0008 00D0     		beq	.L26
 406              	.LVL20:
 407              	.L23:
 191:Core/Src/stm32f1xx_hal_msp.c ****   {
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 195:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 196:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 199:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 200:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 201:Core/Src/stm32f1xx_hal_msp.c ****     */
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 206:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 207:Core/Src/stm32f1xx_hal_msp.c ****   }
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 209:Core/Src/stm32f1xx_hal_msp.c **** }
 408              		.loc 1 209 1 view .LVU96
 409 000a 08BD     		pop	{r3, pc}
 410              	.LVL21:
 411              	.L26:
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 412              		.loc 1 196 5 is_stmt 1 view .LVU97
 413 000c 064A     		ldr	r2, .L27+4
 414 000e D369     		ldr	r3, [r2, #28]
 415 0010 23F00073 		bic	r3, r3, #33554432
 416 0014 D361     		str	r3, [r2, #28]
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 417              		.loc 1 202 5 view .LVU98
 418 0016 4FF4C051 		mov	r1, #6144
 419 001a 0448     		ldr	r0, .L27+8
 420              	.LVL22:
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 421              		.loc 1 202 5 is_stmt 0 view .LVU99
 422 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 423              	.LVL23:
 424              		.loc 1 209 1 view .LVU100
 425 0020 F3E7     		b	.L23
 426              	.L28:
 427 0022 00BF     		.align	2
 428              	.L27:
 429 0024 00640040 		.word	1073767424
 430 0028 00100240 		.word	1073876992
 431 002c 00080140 		.word	1073809408
 432              		.cfi_endproc
 433              	.LFE72:
 435              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 436              		.align	1
ARM GAS  /tmp/ccqtFP9T.s 			page 13


 437              		.global	HAL_I2C_MspInit
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	HAL_I2C_MspInit:
 443              	.LVL24:
 444              	.LFB73:
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 211:Core/Src/stm32f1xx_hal_msp.c **** /**
 212:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 213:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 214:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 215:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 216:Core/Src/stm32f1xx_hal_msp.c **** */
 217:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 218:Core/Src/stm32f1xx_hal_msp.c **** {
 445              		.loc 1 218 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 24
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		.loc 1 218 1 is_stmt 0 view .LVU102
 450 0000 10B5     		push	{r4, lr}
 451              	.LCFI12:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 4, -8
 454              		.cfi_offset 14, -4
 455 0002 86B0     		sub	sp, sp, #24
 456              	.LCFI13:
 457              		.cfi_def_cfa_offset 32
 219:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 458              		.loc 1 219 3 is_stmt 1 view .LVU103
 459              		.loc 1 219 20 is_stmt 0 view .LVU104
 460 0004 0023     		movs	r3, #0
 461 0006 0293     		str	r3, [sp, #8]
 462 0008 0393     		str	r3, [sp, #12]
 463 000a 0493     		str	r3, [sp, #16]
 464 000c 0593     		str	r3, [sp, #20]
 220:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 465              		.loc 1 220 3 is_stmt 1 view .LVU105
 466              		.loc 1 220 10 is_stmt 0 view .LVU106
 467 000e 0268     		ldr	r2, [r0]
 468              		.loc 1 220 5 view .LVU107
 469 0010 114B     		ldr	r3, .L33
 470 0012 9A42     		cmp	r2, r3
 471 0014 01D0     		beq	.L32
 472              	.LVL25:
 473              	.L29:
 221:Core/Src/stm32f1xx_hal_msp.c ****   {
 222:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 226:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 228:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 229:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 230:Core/Src/stm32f1xx_hal_msp.c ****     */
ARM GAS  /tmp/ccqtFP9T.s 			page 14


 231:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 232:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 237:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 238:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 239:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 242:Core/Src/stm32f1xx_hal_msp.c ****   }
 243:Core/Src/stm32f1xx_hal_msp.c **** 
 244:Core/Src/stm32f1xx_hal_msp.c **** }
 474              		.loc 1 244 1 view .LVU108
 475 0016 06B0     		add	sp, sp, #24
 476              	.LCFI14:
 477              		.cfi_remember_state
 478              		.cfi_def_cfa_offset 8
 479              		@ sp needed
 480 0018 10BD     		pop	{r4, pc}
 481              	.LVL26:
 482              	.L32:
 483              	.LCFI15:
 484              		.cfi_restore_state
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 485              		.loc 1 226 5 is_stmt 1 view .LVU109
 486              	.LBB9:
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 487              		.loc 1 226 5 view .LVU110
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 488              		.loc 1 226 5 view .LVU111
 489 001a 104C     		ldr	r4, .L33+4
 490 001c A369     		ldr	r3, [r4, #24]
 491 001e 43F00803 		orr	r3, r3, #8
 492 0022 A361     		str	r3, [r4, #24]
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 493              		.loc 1 226 5 view .LVU112
 494 0024 A369     		ldr	r3, [r4, #24]
 495 0026 03F00803 		and	r3, r3, #8
 496 002a 0093     		str	r3, [sp]
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 497              		.loc 1 226 5 view .LVU113
 498 002c 009B     		ldr	r3, [sp]
 499              	.LBE9:
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 500              		.loc 1 226 5 view .LVU114
 231:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 501              		.loc 1 231 5 view .LVU115
 231:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 502              		.loc 1 231 25 is_stmt 0 view .LVU116
 503 002e C023     		movs	r3, #192
 504 0030 0293     		str	r3, [sp, #8]
 232:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 505              		.loc 1 232 5 is_stmt 1 view .LVU117
 232:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 506              		.loc 1 232 26 is_stmt 0 view .LVU118
ARM GAS  /tmp/ccqtFP9T.s 			page 15


 507 0032 1223     		movs	r3, #18
 508 0034 0393     		str	r3, [sp, #12]
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 509              		.loc 1 233 5 is_stmt 1 view .LVU119
 234:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 510              		.loc 1 234 5 view .LVU120
 234:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 511              		.loc 1 234 27 is_stmt 0 view .LVU121
 512 0036 0323     		movs	r3, #3
 513 0038 0593     		str	r3, [sp, #20]
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 514              		.loc 1 235 5 is_stmt 1 view .LVU122
 515 003a 02A9     		add	r1, sp, #8
 516 003c 0848     		ldr	r0, .L33+8
 517              	.LVL27:
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 518              		.loc 1 235 5 is_stmt 0 view .LVU123
 519 003e FFF7FEFF 		bl	HAL_GPIO_Init
 520              	.LVL28:
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 521              		.loc 1 238 5 is_stmt 1 view .LVU124
 522              	.LBB10:
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 523              		.loc 1 238 5 view .LVU125
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 524              		.loc 1 238 5 view .LVU126
 525 0042 E369     		ldr	r3, [r4, #28]
 526 0044 43F40013 		orr	r3, r3, #2097152
 527 0048 E361     		str	r3, [r4, #28]
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 528              		.loc 1 238 5 view .LVU127
 529 004a E369     		ldr	r3, [r4, #28]
 530 004c 03F40013 		and	r3, r3, #2097152
 531 0050 0193     		str	r3, [sp, #4]
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 532              		.loc 1 238 5 view .LVU128
 533 0052 019B     		ldr	r3, [sp, #4]
 534              	.LBE10:
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 535              		.loc 1 238 5 discriminator 1 view .LVU129
 536              		.loc 1 244 1 is_stmt 0 view .LVU130
 537 0054 DFE7     		b	.L29
 538              	.L34:
 539 0056 00BF     		.align	2
 540              	.L33:
 541 0058 00540040 		.word	1073763328
 542 005c 00100240 		.word	1073876992
 543 0060 000C0140 		.word	1073810432
 544              		.cfi_endproc
 545              	.LFE73:
 547              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 548              		.align	1
 549              		.global	HAL_I2C_MspDeInit
 550              		.syntax unified
 551              		.thumb
 552              		.thumb_func
 554              	HAL_I2C_MspDeInit:
ARM GAS  /tmp/ccqtFP9T.s 			page 16


 555              	.LVL29:
 556              	.LFB74:
 245:Core/Src/stm32f1xx_hal_msp.c **** 
 246:Core/Src/stm32f1xx_hal_msp.c **** /**
 247:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 248:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 249:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 250:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 251:Core/Src/stm32f1xx_hal_msp.c **** */
 252:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 253:Core/Src/stm32f1xx_hal_msp.c **** {
 557              		.loc 1 253 1 is_stmt 1 view -0
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 0
 560              		@ frame_needed = 0, uses_anonymous_args = 0
 254:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 561              		.loc 1 254 3 view .LVU132
 562              		.loc 1 254 10 is_stmt 0 view .LVU133
 563 0000 0268     		ldr	r2, [r0]
 564              		.loc 1 254 5 view .LVU134
 565 0002 0A4B     		ldr	r3, .L42
 566 0004 9A42     		cmp	r2, r3
 567 0006 00D0     		beq	.L41
 568 0008 7047     		bx	lr
 569              	.L41:
 253:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 570              		.loc 1 253 1 view .LVU135
 571 000a 10B5     		push	{r4, lr}
 572              	.LCFI16:
 573              		.cfi_def_cfa_offset 8
 574              		.cfi_offset 4, -8
 575              		.cfi_offset 14, -4
 255:Core/Src/stm32f1xx_hal_msp.c ****   {
 256:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 260:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 576              		.loc 1 260 5 is_stmt 1 view .LVU136
 577 000c 084A     		ldr	r2, .L42+4
 578 000e D369     		ldr	r3, [r2, #28]
 579 0010 23F40013 		bic	r3, r3, #2097152
 580 0014 D361     		str	r3, [r2, #28]
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 262:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 263:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 264:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 265:Core/Src/stm32f1xx_hal_msp.c ****     */
 266:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 581              		.loc 1 266 5 view .LVU137
 582 0016 074C     		ldr	r4, .L42+8
 583 0018 4021     		movs	r1, #64
 584 001a 2046     		mov	r0, r4
 585              	.LVL30:
 586              		.loc 1 266 5 is_stmt 0 view .LVU138
 587 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 588              	.LVL31:
ARM GAS  /tmp/ccqtFP9T.s 			page 17


 267:Core/Src/stm32f1xx_hal_msp.c **** 
 268:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 589              		.loc 1 268 5 is_stmt 1 view .LVU139
 590 0020 8021     		movs	r1, #128
 591 0022 2046     		mov	r0, r4
 592 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 593              	.LVL32:
 269:Core/Src/stm32f1xx_hal_msp.c **** 
 270:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 272:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 273:Core/Src/stm32f1xx_hal_msp.c ****   }
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 275:Core/Src/stm32f1xx_hal_msp.c **** }
 594              		.loc 1 275 1 is_stmt 0 view .LVU140
 595 0028 10BD     		pop	{r4, pc}
 596              	.L43:
 597 002a 00BF     		.align	2
 598              	.L42:
 599 002c 00540040 		.word	1073763328
 600 0030 00100240 		.word	1073876992
 601 0034 000C0140 		.word	1073810432
 602              		.cfi_endproc
 603              	.LFE74:
 605              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 606              		.align	1
 607              		.global	HAL_UART_MspInit
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	HAL_UART_MspInit:
 613              	.LVL33:
 614              	.LFB75:
 276:Core/Src/stm32f1xx_hal_msp.c **** 
 277:Core/Src/stm32f1xx_hal_msp.c **** /**
 278:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 279:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 280:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 281:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 282:Core/Src/stm32f1xx_hal_msp.c **** */
 283:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 284:Core/Src/stm32f1xx_hal_msp.c **** {
 615              		.loc 1 284 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 32
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		.loc 1 284 1 is_stmt 0 view .LVU142
 620 0000 30B5     		push	{r4, r5, lr}
 621              	.LCFI17:
 622              		.cfi_def_cfa_offset 12
 623              		.cfi_offset 4, -12
 624              		.cfi_offset 5, -8
 625              		.cfi_offset 14, -4
 626 0002 89B0     		sub	sp, sp, #36
 627              	.LCFI18:
 628              		.cfi_def_cfa_offset 48
 285:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /tmp/ccqtFP9T.s 			page 18


 629              		.loc 1 285 3 is_stmt 1 view .LVU143
 630              		.loc 1 285 20 is_stmt 0 view .LVU144
 631 0004 0023     		movs	r3, #0
 632 0006 0493     		str	r3, [sp, #16]
 633 0008 0593     		str	r3, [sp, #20]
 634 000a 0693     		str	r3, [sp, #24]
 635 000c 0793     		str	r3, [sp, #28]
 286:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 636              		.loc 1 286 3 is_stmt 1 view .LVU145
 637              		.loc 1 286 11 is_stmt 0 view .LVU146
 638 000e 0368     		ldr	r3, [r0]
 639              		.loc 1 286 5 view .LVU147
 640 0010 344A     		ldr	r2, .L50
 641 0012 9342     		cmp	r3, r2
 642 0014 04D0     		beq	.L48
 287:Core/Src/stm32f1xx_hal_msp.c ****   {
 288:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 290:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 291:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 292:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 293:Core/Src/stm32f1xx_hal_msp.c **** 
 294:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 295:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 296:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 297:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 298:Core/Src/stm32f1xx_hal_msp.c ****     */
 299:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 300:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 301:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 302:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 303:Core/Src/stm32f1xx_hal_msp.c **** 
 304:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 305:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 306:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 307:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 308:Core/Src/stm32f1xx_hal_msp.c **** 
 309:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 310:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 311:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 312:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 313:Core/Src/stm32f1xx_hal_msp.c **** 
 314:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 315:Core/Src/stm32f1xx_hal_msp.c ****   }
 316:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 643              		.loc 1 316 8 is_stmt 1 view .LVU148
 644              		.loc 1 316 10 is_stmt 0 view .LVU149
 645 0016 344A     		ldr	r2, .L50+4
 646 0018 9342     		cmp	r3, r2
 647 001a 33D0     		beq	.L49
 648              	.LVL34:
 649              	.L44:
 317:Core/Src/stm32f1xx_hal_msp.c ****   {
 318:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 319:Core/Src/stm32f1xx_hal_msp.c **** 
 320:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 321:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccqtFP9T.s 			page 19


 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 323:Core/Src/stm32f1xx_hal_msp.c **** 
 324:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 325:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 326:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 327:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 328:Core/Src/stm32f1xx_hal_msp.c ****     */
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 330:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 332:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 333:Core/Src/stm32f1xx_hal_msp.c **** 
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 335:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 336:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 337:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 338:Core/Src/stm32f1xx_hal_msp.c **** 
 339:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 340:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 341:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 342:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 345:Core/Src/stm32f1xx_hal_msp.c ****   }
 346:Core/Src/stm32f1xx_hal_msp.c **** 
 347:Core/Src/stm32f1xx_hal_msp.c **** }
 650              		.loc 1 347 1 view .LVU150
 651 001c 09B0     		add	sp, sp, #36
 652              	.LCFI19:
 653              		.cfi_remember_state
 654              		.cfi_def_cfa_offset 12
 655              		@ sp needed
 656 001e 30BD     		pop	{r4, r5, pc}
 657              	.LVL35:
 658              	.L48:
 659              	.LCFI20:
 660              		.cfi_restore_state
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 661              		.loc 1 292 5 is_stmt 1 view .LVU151
 662              	.LBB11:
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 663              		.loc 1 292 5 view .LVU152
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 664              		.loc 1 292 5 view .LVU153
 665 0020 324B     		ldr	r3, .L50+8
 666 0022 9A69     		ldr	r2, [r3, #24]
 667 0024 42F48042 		orr	r2, r2, #16384
 668 0028 9A61     		str	r2, [r3, #24]
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 669              		.loc 1 292 5 view .LVU154
 670 002a 9A69     		ldr	r2, [r3, #24]
 671 002c 02F48042 		and	r2, r2, #16384
 672 0030 0092     		str	r2, [sp]
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 673              		.loc 1 292 5 view .LVU155
 674 0032 009A     		ldr	r2, [sp]
 675              	.LBE11:
ARM GAS  /tmp/ccqtFP9T.s 			page 20


 292:Core/Src/stm32f1xx_hal_msp.c **** 
 676              		.loc 1 292 5 view .LVU156
 294:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 677              		.loc 1 294 5 view .LVU157
 678              	.LBB12:
 294:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 679              		.loc 1 294 5 view .LVU158
 294:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 680              		.loc 1 294 5 view .LVU159
 681 0034 9A69     		ldr	r2, [r3, #24]
 682 0036 42F00402 		orr	r2, r2, #4
 683 003a 9A61     		str	r2, [r3, #24]
 294:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 684              		.loc 1 294 5 view .LVU160
 685 003c 9B69     		ldr	r3, [r3, #24]
 686 003e 03F00403 		and	r3, r3, #4
 687 0042 0193     		str	r3, [sp, #4]
 294:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 688              		.loc 1 294 5 view .LVU161
 689 0044 019B     		ldr	r3, [sp, #4]
 690              	.LBE12:
 294:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 691              		.loc 1 294 5 view .LVU162
 299:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 692              		.loc 1 299 5 view .LVU163
 299:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 693              		.loc 1 299 25 is_stmt 0 view .LVU164
 694 0046 4FF40073 		mov	r3, #512
 695 004a 0493     		str	r3, [sp, #16]
 300:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 696              		.loc 1 300 5 is_stmt 1 view .LVU165
 300:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 697              		.loc 1 300 26 is_stmt 0 view .LVU166
 698 004c 0223     		movs	r3, #2
 699 004e 0593     		str	r3, [sp, #20]
 301:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 700              		.loc 1 301 5 is_stmt 1 view .LVU167
 301:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 701              		.loc 1 301 27 is_stmt 0 view .LVU168
 702 0050 0323     		movs	r3, #3
 703 0052 0793     		str	r3, [sp, #28]
 302:Core/Src/stm32f1xx_hal_msp.c **** 
 704              		.loc 1 302 5 is_stmt 1 view .LVU169
 705 0054 264D     		ldr	r5, .L50+12
 706 0056 04A9     		add	r1, sp, #16
 707 0058 2846     		mov	r0, r5
 708              	.LVL36:
 302:Core/Src/stm32f1xx_hal_msp.c **** 
 709              		.loc 1 302 5 is_stmt 0 view .LVU170
 710 005a FFF7FEFF 		bl	HAL_GPIO_Init
 711              	.LVL37:
 304:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 712              		.loc 1 304 5 is_stmt 1 view .LVU171
 304:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 713              		.loc 1 304 25 is_stmt 0 view .LVU172
 714 005e 4FF48063 		mov	r3, #1024
 715 0062 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccqtFP9T.s 			page 21


 305:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 716              		.loc 1 305 5 is_stmt 1 view .LVU173
 305:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 717              		.loc 1 305 26 is_stmt 0 view .LVU174
 718 0064 0024     		movs	r4, #0
 719 0066 0594     		str	r4, [sp, #20]
 306:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 720              		.loc 1 306 5 is_stmt 1 view .LVU175
 306:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 721              		.loc 1 306 26 is_stmt 0 view .LVU176
 722 0068 0694     		str	r4, [sp, #24]
 307:Core/Src/stm32f1xx_hal_msp.c **** 
 723              		.loc 1 307 5 is_stmt 1 view .LVU177
 724 006a 04A9     		add	r1, sp, #16
 725 006c 2846     		mov	r0, r5
 726 006e FFF7FEFF 		bl	HAL_GPIO_Init
 727              	.LVL38:
 310:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 728              		.loc 1 310 5 view .LVU178
 729 0072 2246     		mov	r2, r4
 730 0074 2146     		mov	r1, r4
 731 0076 2520     		movs	r0, #37
 732 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 733              	.LVL39:
 311:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 734              		.loc 1 311 5 view .LVU179
 735 007c 2520     		movs	r0, #37
 736 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 737              	.LVL40:
 738 0082 CBE7     		b	.L44
 739              	.LVL41:
 740              	.L49:
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 741              		.loc 1 322 5 view .LVU180
 742              	.LBB13:
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 743              		.loc 1 322 5 view .LVU181
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 744              		.loc 1 322 5 view .LVU182
 745 0084 194B     		ldr	r3, .L50+8
 746 0086 DA69     		ldr	r2, [r3, #28]
 747 0088 42F40032 		orr	r2, r2, #131072
 748 008c DA61     		str	r2, [r3, #28]
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 749              		.loc 1 322 5 view .LVU183
 750 008e DA69     		ldr	r2, [r3, #28]
 751 0090 02F40032 		and	r2, r2, #131072
 752 0094 0292     		str	r2, [sp, #8]
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 753              		.loc 1 322 5 view .LVU184
 754 0096 029A     		ldr	r2, [sp, #8]
 755              	.LBE13:
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 756              		.loc 1 322 5 view .LVU185
 324:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 757              		.loc 1 324 5 view .LVU186
 758              	.LBB14:
ARM GAS  /tmp/ccqtFP9T.s 			page 22


 324:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 759              		.loc 1 324 5 view .LVU187
 324:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 760              		.loc 1 324 5 view .LVU188
 761 0098 9A69     		ldr	r2, [r3, #24]
 762 009a 42F00402 		orr	r2, r2, #4
 763 009e 9A61     		str	r2, [r3, #24]
 324:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 764              		.loc 1 324 5 view .LVU189
 765 00a0 9B69     		ldr	r3, [r3, #24]
 766 00a2 03F00403 		and	r3, r3, #4
 767 00a6 0393     		str	r3, [sp, #12]
 324:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 768              		.loc 1 324 5 view .LVU190
 769 00a8 039B     		ldr	r3, [sp, #12]
 770              	.LBE14:
 324:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 771              		.loc 1 324 5 view .LVU191
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 772              		.loc 1 329 5 view .LVU192
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 773              		.loc 1 329 25 is_stmt 0 view .LVU193
 774 00aa 0423     		movs	r3, #4
 775 00ac 0493     		str	r3, [sp, #16]
 330:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 776              		.loc 1 330 5 is_stmt 1 view .LVU194
 330:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 777              		.loc 1 330 26 is_stmt 0 view .LVU195
 778 00ae 0223     		movs	r3, #2
 779 00b0 0593     		str	r3, [sp, #20]
 331:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 780              		.loc 1 331 5 is_stmt 1 view .LVU196
 331:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 781              		.loc 1 331 27 is_stmt 0 view .LVU197
 782 00b2 0323     		movs	r3, #3
 783 00b4 0793     		str	r3, [sp, #28]
 332:Core/Src/stm32f1xx_hal_msp.c **** 
 784              		.loc 1 332 5 is_stmt 1 view .LVU198
 785 00b6 0E4D     		ldr	r5, .L50+12
 786 00b8 04A9     		add	r1, sp, #16
 787 00ba 2846     		mov	r0, r5
 788              	.LVL42:
 332:Core/Src/stm32f1xx_hal_msp.c **** 
 789              		.loc 1 332 5 is_stmt 0 view .LVU199
 790 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 791              	.LVL43:
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 792              		.loc 1 334 5 is_stmt 1 view .LVU200
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 793              		.loc 1 334 25 is_stmt 0 view .LVU201
 794 00c0 0823     		movs	r3, #8
 795 00c2 0493     		str	r3, [sp, #16]
 335:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 796              		.loc 1 335 5 is_stmt 1 view .LVU202
 335:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 797              		.loc 1 335 26 is_stmt 0 view .LVU203
 798 00c4 0024     		movs	r4, #0
ARM GAS  /tmp/ccqtFP9T.s 			page 23


 799 00c6 0594     		str	r4, [sp, #20]
 336:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800              		.loc 1 336 5 is_stmt 1 view .LVU204
 336:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801              		.loc 1 336 26 is_stmt 0 view .LVU205
 802 00c8 0694     		str	r4, [sp, #24]
 337:Core/Src/stm32f1xx_hal_msp.c **** 
 803              		.loc 1 337 5 is_stmt 1 view .LVU206
 804 00ca 04A9     		add	r1, sp, #16
 805 00cc 2846     		mov	r0, r5
 806 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 807              	.LVL44:
 340:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 808              		.loc 1 340 5 view .LVU207
 809 00d2 2246     		mov	r2, r4
 810 00d4 2146     		mov	r1, r4
 811 00d6 2620     		movs	r0, #38
 812 00d8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 813              	.LVL45:
 341:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 814              		.loc 1 341 5 view .LVU208
 815 00dc 2620     		movs	r0, #38
 816 00de FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 817              	.LVL46:
 818              		.loc 1 347 1 is_stmt 0 view .LVU209
 819 00e2 9BE7     		b	.L44
 820              	.L51:
 821              		.align	2
 822              	.L50:
 823 00e4 00380140 		.word	1073821696
 824 00e8 00440040 		.word	1073759232
 825 00ec 00100240 		.word	1073876992
 826 00f0 00080140 		.word	1073809408
 827              		.cfi_endproc
 828              	.LFE75:
 830              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 831              		.align	1
 832              		.global	HAL_UART_MspDeInit
 833              		.syntax unified
 834              		.thumb
 835              		.thumb_func
 837              	HAL_UART_MspDeInit:
 838              	.LVL47:
 839              	.LFB76:
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 349:Core/Src/stm32f1xx_hal_msp.c **** /**
 350:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 351:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 352:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 353:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 354:Core/Src/stm32f1xx_hal_msp.c **** */
 355:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 356:Core/Src/stm32f1xx_hal_msp.c **** {
 840              		.loc 1 356 1 is_stmt 1 view -0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 0
 843              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccqtFP9T.s 			page 24


 844              		.loc 1 356 1 is_stmt 0 view .LVU211
 845 0000 08B5     		push	{r3, lr}
 846              	.LCFI21:
 847              		.cfi_def_cfa_offset 8
 848              		.cfi_offset 3, -8
 849              		.cfi_offset 14, -4
 357:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 850              		.loc 1 357 3 is_stmt 1 view .LVU212
 851              		.loc 1 357 11 is_stmt 0 view .LVU213
 852 0002 0368     		ldr	r3, [r0]
 853              		.loc 1 357 5 view .LVU214
 854 0004 114A     		ldr	r2, .L58
 855 0006 9342     		cmp	r3, r2
 856 0008 03D0     		beq	.L56
 358:Core/Src/stm32f1xx_hal_msp.c ****   {
 359:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 361:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 362:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 363:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 364:Core/Src/stm32f1xx_hal_msp.c **** 
 365:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 366:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 367:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 368:Core/Src/stm32f1xx_hal_msp.c ****     */
 369:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 370:Core/Src/stm32f1xx_hal_msp.c **** 
 371:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 372:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 373:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 375:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 376:Core/Src/stm32f1xx_hal_msp.c ****   }
 377:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 857              		.loc 1 377 8 is_stmt 1 view .LVU215
 858              		.loc 1 377 10 is_stmt 0 view .LVU216
 859 000a 114A     		ldr	r2, .L58+4
 860 000c 9342     		cmp	r3, r2
 861 000e 0FD0     		beq	.L57
 862              	.LVL48:
 863              	.L52:
 378:Core/Src/stm32f1xx_hal_msp.c ****   {
 379:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 380:Core/Src/stm32f1xx_hal_msp.c **** 
 381:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 382:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 383:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 384:Core/Src/stm32f1xx_hal_msp.c **** 
 385:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 386:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 387:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 388:Core/Src/stm32f1xx_hal_msp.c ****     */
 389:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 392:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 393:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
ARM GAS  /tmp/ccqtFP9T.s 			page 25


 394:Core/Src/stm32f1xx_hal_msp.c **** 
 395:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 396:Core/Src/stm32f1xx_hal_msp.c ****   }
 397:Core/Src/stm32f1xx_hal_msp.c **** 
 398:Core/Src/stm32f1xx_hal_msp.c **** }
 864              		.loc 1 398 1 view .LVU217
 865 0010 08BD     		pop	{r3, pc}
 866              	.LVL49:
 867              	.L56:
 363:Core/Src/stm32f1xx_hal_msp.c **** 
 868              		.loc 1 363 5 is_stmt 1 view .LVU218
 869 0012 02F55842 		add	r2, r2, #55296
 870 0016 9369     		ldr	r3, [r2, #24]
 871 0018 23F48043 		bic	r3, r3, #16384
 872 001c 9361     		str	r3, [r2, #24]
 369:Core/Src/stm32f1xx_hal_msp.c **** 
 873              		.loc 1 369 5 view .LVU219
 874 001e 4FF4C061 		mov	r1, #1536
 875 0022 0C48     		ldr	r0, .L58+8
 876              	.LVL50:
 369:Core/Src/stm32f1xx_hal_msp.c **** 
 877              		.loc 1 369 5 is_stmt 0 view .LVU220
 878 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 879              	.LVL51:
 372:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 880              		.loc 1 372 5 is_stmt 1 view .LVU221
 881 0028 2520     		movs	r0, #37
 882 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 883              	.LVL52:
 884 002e EFE7     		b	.L52
 885              	.LVL53:
 886              	.L57:
 383:Core/Src/stm32f1xx_hal_msp.c **** 
 887              		.loc 1 383 5 view .LVU222
 888 0030 02F5E632 		add	r2, r2, #117760
 889 0034 D369     		ldr	r3, [r2, #28]
 890 0036 23F40033 		bic	r3, r3, #131072
 891 003a D361     		str	r3, [r2, #28]
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 892              		.loc 1 389 5 view .LVU223
 893 003c 0C21     		movs	r1, #12
 894 003e 0548     		ldr	r0, .L58+8
 895              	.LVL54:
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 896              		.loc 1 389 5 is_stmt 0 view .LVU224
 897 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 898              	.LVL55:
 392:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 899              		.loc 1 392 5 is_stmt 1 view .LVU225
 900 0044 2620     		movs	r0, #38
 901 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 902              	.LVL56:
 903              		.loc 1 398 1 is_stmt 0 view .LVU226
 904 004a E1E7     		b	.L52
 905              	.L59:
 906              		.align	2
 907              	.L58:
ARM GAS  /tmp/ccqtFP9T.s 			page 26


 908 004c 00380140 		.word	1073821696
 909 0050 00440040 		.word	1073759232
 910 0054 00080140 		.word	1073809408
 911              		.cfi_endproc
 912              	.LFE76:
 914              		.text
 915              	.Letext0:
 916              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 917              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 918              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 919              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 920              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 921              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 922              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 923              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 924              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 925              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 926              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 927              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccqtFP9T.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccqtFP9T.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccqtFP9T.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccqtFP9T.s:91     .text.HAL_MspInit:0000003c $d
     /tmp/ccqtFP9T.s:97     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccqtFP9T.s:103    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccqtFP9T.s:196    .text.HAL_ADC_MspInit:00000058 $d
     /tmp/ccqtFP9T.s:202    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccqtFP9T.s:208    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccqtFP9T.s:251    .text.HAL_ADC_MspDeInit:00000020 $d
     /tmp/ccqtFP9T.s:258    .text.HAL_CAN_MspInit:00000000 $t
     /tmp/ccqtFP9T.s:264    .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
     /tmp/ccqtFP9T.s:374    .text.HAL_CAN_MspInit:0000006c $d
     /tmp/ccqtFP9T.s:380    .text.HAL_CAN_MspDeInit:00000000 $t
     /tmp/ccqtFP9T.s:386    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
     /tmp/ccqtFP9T.s:429    .text.HAL_CAN_MspDeInit:00000024 $d
     /tmp/ccqtFP9T.s:436    .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccqtFP9T.s:442    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccqtFP9T.s:541    .text.HAL_I2C_MspInit:00000058 $d
     /tmp/ccqtFP9T.s:548    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccqtFP9T.s:554    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccqtFP9T.s:599    .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/ccqtFP9T.s:606    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccqtFP9T.s:612    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccqtFP9T.s:823    .text.HAL_UART_MspInit:000000e4 $d
     /tmp/ccqtFP9T.s:831    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccqtFP9T.s:837    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccqtFP9T.s:908    .text.HAL_UART_MspDeInit:0000004c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
