# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
# Date created = 16:40:51  November 23, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		UART_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C20F484C7
set_global_assignment -name TOP_LEVEL_ENTITY block
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "12.1 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:40:51  NOVEMBER 23, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "12.1 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VERILOG_FILE out_m.v
set_global_assignment -name VERILOG_FILE keeper.v
set_global_assignment -name VERILOG_FILE split_freq.v
set_global_assignment -name BDF_FILE block.bdf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_location_assignment PIN_L1 -to clk
set_location_assignment PIN_L22 -to reset
set_location_assignment PIN_J2 -to out_l[6]
set_location_assignment PIN_J1 -to out_l[5]
set_location_assignment PIN_H2 -to out_l[4]
set_location_assignment PIN_H1 -to out_l[3]
set_location_assignment PIN_F2 -to out_l[2]
set_location_assignment PIN_F1 -to out_l[1]
set_location_assignment PIN_E2 -to out_l[0]
set_location_assignment PIN_E1 -to out_m[6]
set_location_assignment PIN_H6 -to out_m[5]
set_location_assignment PIN_H5 -to out_m[4]
set_location_assignment PIN_H4 -to out_m[3]
set_location_assignment PIN_G3 -to out_m[2]
set_location_assignment PIN_D2 -to out_m[1]
set_location_assignment PIN_D1 -to out_m[0]
set_location_assignment PIN_F14 -to data
set_global_assignment -name VERILOG_FILE num_split.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top