`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  6 2022 16:19:01 CEST (Sep  6 2022 14:19:01 UTC)

module fir_gen_busy_r_1_0(in1, in2, in3, in4, out1);
  input in1, in2, in3, in4;
  output [2:0] out1;
  wire in1, in2, in3, in4;
  wire [2:0] out1;
  wire n_0;
  INVD2BWP g24(.I (out1[0]), .ZN (out1[1]));
  AOI21D4BWP g25(.A1 (n_0), .A2 (in1), .B (in4), .ZN (out1[0]));
  IND2D1BWP g26(.A1 (in4), .B1 (n_0), .ZN (out1[2]));
  OAI21D4BWP g27(.A1 (in1), .A2 (in3), .B (in2), .ZN (n_0));
endmodule


