<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="spmv_base" solutionName="solution1" date="2022-10-21T23:13:21.890+0800"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:26:59.963+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_L2' (loop 'L2'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) and 'fadd' operation ('y0_1', spmv_base/spmv.cpp:21).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:26:58.859+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_L2' (loop 'L2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) and 'fadd' operation ('y0_1', spmv_base/spmv.cpp:21).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:26:58.848+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_L2' (loop 'L2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) and 'fadd' operation ('y0_1', spmv_base/spmv.cpp:21).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:26:58.838+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_L2' (loop 'L2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) and 'fadd' operation ('y0_1', spmv_base/spmv.cpp:21).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:26:58.817+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_L2' (loop 'L2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) and 'fadd' operation ('y0_1', spmv_base/spmv.cpp:21).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:26:58.808+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_L2' (loop 'L2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) and 'fadd' operation ('y0_1', spmv_base/spmv.cpp:21).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:26:58.800+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'L1' (spmv_base/spmv.cpp:17:9) in function 'spmv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:26:58.635+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1374. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=50)&#xD;&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_spmv_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot spmv&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;start_gui&#xD;&#xA;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T23:12:38.912+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1333. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.634+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1324. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.625+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1126. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.614+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1085. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.605+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1076. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.595+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1009. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.586+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 968. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.576+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 959. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.567+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 892. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.553+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 851. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.543+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 842. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:32.532+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:15.468+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T22:27:13.465+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1374. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=50)&#xD;&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_spmv_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot spmv&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;start_gui&#xD;&#xA;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:50:35.285+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1333. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.435+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1324. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.421+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1126. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.409+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1085. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.400+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1076. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.391+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1009. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.382+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 968. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.373+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 959. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.365+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 892. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.356+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 851. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.346+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 842. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:24.336+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:16.788+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:37:14.775+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1374. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=50)&#xD;&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_spmv_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot spmv&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;start_gui&#xD;&#xA;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:36:44.800+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1333. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.958+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1324. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.944+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1126. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.934+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1085. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.921+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1076. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.826+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1009. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.817+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 968. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.793+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 959. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.785+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 892. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.775+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 851. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.766+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 842. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:59.757+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:53.021+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:30:50.440+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4195 ns  Iteration: 11  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;5185000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 5245 ns : File &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/spmv.autotb.v&quot; Line 292&#xD;&#xA;## quit" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:18.185+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4145 ns  Iteration: 11  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.577+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4095 ns  Iteration: 12  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.566+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3705 ns  Iteration: 11  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.557+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3655 ns  Iteration: 11  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.549+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3605 ns  Iteration: 12  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.540+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3165 ns  Iteration: 11  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.529+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3115 ns  Iteration: 12  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.520+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2675 ns  Iteration: 11  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.509+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2625 ns  Iteration: 12  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.499+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1374. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=50)&#xD;&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_spmv_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot spmv&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/spmv/xsim_script.tcl&#xD;&#xA;# xsim {spmv} -autoloadwcfg -tclbatch {spmv.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source spmv.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:17.490+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1333. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.079+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1324. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.072+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1126. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.064+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1085. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.055+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1076. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.047+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1009. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.037+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 968. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.029+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 959. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.021+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 892. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:07.006+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 851. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:06.997+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;D:/Documents/HLS/LabB/hls/spmv_base/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 842. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:28:06.988+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:27:49.502+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="spmv_base" solutionName="solution1" date="2022-10-21T20:27:47.497+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
