---
name: Table 2-37
full_name: Table 2-37. Additional MSRs Supported by Intel® Xeon® Processor D with DisplayFamily_DisplayModel 06_56H
supported_cpu:
- 06_4FH
- 06_56H
msr:
- value: 1ACH
  name: MSR_TURBO_RATIO_LIMIT3
  bitfields:
  - bit: '62:0'
    description: Reserved
  - bit: '63'
    long_description: Semaphore for Turbo Ratio Limit Configuration If 1, the processor uses override configuration1 specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1. If 0, the processor uses factory-set configuration (Default).
    description: Semaphore for Turbo Ratio Limit Configuration
  scope: Package
  description: Config Ratio Limit of Turbo Mode
  long_description: Config Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.
- value: 286H
  name: IA32_MC6_CTL2
  scope: Package
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 287H
  name: IA32_MC7_CTL2
  scope: Package
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 289H
  name: IA32_MC9_CTL2
  scope: Package
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 28AH
  name: IA32_MC10_CTL2
  scope: Package
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 291H
  name: IA32_MC17_CTL2
  scope: Package
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 292H
  name: IA32_MC18_CTL2
  scope: Package
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 293H
  name: IA32_MC19_CTL2
  scope: Package
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 418H
  name: IA32_MC6_CTL
  scope: Package
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through
  long_description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through Section 16.3.2.4, “IA32_MCi_MISC MSRs.”. Bank MC6 reports MC errors from the integrated I/O module.
  see_section:
  - 16.3.2.1
  - 16.3.2.4
- value: 419H
  name: IA32_MC6_STATUS
  scope: Package
- value: 41AH
  name: IA32_MC6_ADDR
  scope: Package
- value: 41BH
  name: IA32_MC6_MISC
  scope: Package
- value: 41CH
  name: IA32_MC7_CTL
  scope: Package
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through
  long_description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through Section 16.3.2.4, “IA32_MCi_MISC MSRs.”. Bank MC7 reports MC errors from the home agent HA 0.
  see_section:
  - 16.3.2.1
  - 16.3.2.4
- value: 41DH
  name: IA32_MC7_STATUS
  scope: Package
- value: 41EH
  name: IA32_MC7_ADDR
  scope: Package
- value: 41FH
  name: IA32_MC7_MISC
  scope: Package
- value: 424H
  name: IA32_MC9_CTL
  scope: Package
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through
  long_description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through Section 16.3.2.4, “IA32_MCi_MISC MSRs.”. Banks MC9 through MC 10 report MC errors from each channel of the integrated memory controllers.
  see_section:
  - 16.3.2.1
  - 16.3.2.4
- value: 425H
  name: IA32_MC9_STATUS
  scope: Package
- value: 426H
  name: IA32_MC9_ADDR
  scope: Package
- value: 427H
  name: IA32_MC9_MISC
  scope: Package
- value: 428H
  name: IA32_MC10_CTL
  scope: Package
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through
  long_description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through Section 16.3.2.4, “IA32_MCi_MISC MSRs.”. Banks MC9 through MC 10 report MC errors from each channel of the integrated memory controllers.
  see_section:
  - 16.3.2.1
  - 16.3.2.4
- value: 429H
  name: IA32_MC10_STATUS
  scope: Package
- value: 42AH
  name: IA32_MC10_ADDR
  scope: Package
- value: 42BH
  name: IA32_MC10_MISC
  scope: Package
- value: 444H
  name: IA32_MC17_CTL
  scope: Package
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through
  long_description: 'See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through Section 16.3.2.4, “IA32_MCi_MISC MSRs.”. Bank MC17 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9, CBo12, CBo15.'
  see_section:
  - 16.3.2.1
  - 16.3.2.4
- value: 445H
  name: IA32_MC17_STATUS
  scope: Package
- value: 446H
  name: IA32_MC17_ADDR
  scope: Package
- value: 447H
  name: IA32_MC17_MISC
  scope: Package
- value: 448H
  name: IA32_MC18_CTL
  scope: Package
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through
  long_description: 'See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through Section 16.3.2.4, “IA32_MCi_MISC MSRs.”. Bank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, CBo10, CBo13, CBo16.'
  see_section:
  - 16.3.2.1
  - 16.3.2.4
- value: 449H
  name: IA32_MC18_STATUS
  scope: Package
- value: 44AH
  name: IA32_MC18_ADDR
  scope: Package
- value: 44BH
  name: IA32_MC18_MISC
  scope: Package
- value: 44CH
  name: IA32_MC19_CTL
  scope: Package
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through
  long_description: 'See Section 16.3.2.1, “IA32_MCi_CTL MSRs” through Section 16.3.2.4, “IA32_MCi_MISC MSRs.”. Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, CBo11, CBo14, CBo17.'
  see_section:
  - 16.3.2.1
  - 16.3.2.4
- value: 44DH
  name: IA32_MC19_STATUS
  scope: Package
- value: 44EH
  name: IA32_MC19_ADDR
  scope: Package
- value: 44FH
  name: IA32_MC19_MISC
  scope: Package
