{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626177648379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626177648380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 14:00:48 2021 " "Processing started: Tue Jul 13 14:00:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626177648380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626177648380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V2495_tbox -c V2495_tbox " "Command: quartus_map --read_settings_files=on --write_settings_files=off V2495_tbox -c V2495_tbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626177648381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1626177648810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ID_OUT_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ID_OUT_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_OUT_MANAGER-MAIN " "Found design unit 1: ID_OUT_MANAGER-MAIN" {  } { { "src/ID_OUT_manager.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/ID_OUT_manager.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649173 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_OUT_MANAGER " "Found entity 1: ID_OUT_MANAGER" {  } { { "src/ID_OUT_manager.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/ID_OUT_manager.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/T_SConstant.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/T_SConstant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_Sconstants " "Found design unit 1: T_Sconstants" {  } { { "src/T_SConstant.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/T_SConstant.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trigger_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/trigger_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_ff-SYN " "Found design unit 1: trigger_ff-SYN" {  } { { "src/trigger_ff.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/trigger_ff.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649175 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_ff " "Found entity 1: trigger_ff" {  } { { "src/trigger_ff.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/trigger_ff.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DownScaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/DownScaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DownScaler-Behavioral " "Found design unit 1: DownScaler-Behavioral" {  } { { "src/DownScaler.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/DownScaler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649176 ""} { "Info" "ISGN_ENTITY_NAME" "1 DownScaler " "Found entity 1: DownScaler" {  } { { "src/DownScaler.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/DownScaler.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spare_if_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spare_if_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spare_if-rtl " "Found design unit 1: spare_if-rtl" {  } { { "src/spare_if_rtl.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/spare_if_rtl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649177 ""} { "Info" "ISGN_ENTITY_NAME" "1 spare_if " "Found entity 1: spare_if" {  } { { "src/spare_if_rtl.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/spare_if_rtl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/LA_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/LA_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 la_shift_reg-SYN " "Found design unit 1: la_shift_reg-SYN" {  } { { "src/LA_shift_reg.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/LA_shift_reg.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649178 ""} { "Info" "ISGN_ENTITY_NAME" "1 LA_shift_reg " "Found entity 1: LA_shift_reg" {  } { { "src/LA_shift_reg.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/LA_shift_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Counter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter16-Behavioral " "Found design unit 1: Counter16-Behavioral" {  } { { "src/Counter16.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Counter16.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649178 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter16 " "Found entity 1: Counter16" {  } { { "src/Counter16.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Counter16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_counter_del.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_counter_del.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_counter_del-SYN " "Found design unit 1: simple_counter_del-SYN" {  } { { "src/simple_counter_del.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/simple_counter_del.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649179 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_counter_del " "Found entity 1: simple_counter_del" {  } { { "src/simple_counter_del.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/simple_counter_del.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_counter-SYN " "Found design unit 1: simple_counter-SYN" {  } { { "src/simple_counter.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/simple_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649180 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "src/simple_counter.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/simple_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tristate_if_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tristate_if_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_if-rtl " "Found design unit 1: tristate_if-rtl" {  } { { "src/tristate_if_rtl.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/tristate_if_rtl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649181 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_if " "Found entity 1: tristate_if" {  } { { "src/tristate_if_rtl.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/tristate_if_rtl.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "src/Counter.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649181 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "src/Counter.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Scaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Scaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scaler-behavioral " "Found design unit 1: Scaler-behavioral" {  } { { "src/Scaler.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Scaler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scaler " "Found entity 1: Scaler" {  } { { "src/Scaler.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Scaler.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ResolvingTime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ResolvingTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Resolving_Time-Behavioral " "Found design unit 1: Resolving_Time-Behavioral" {  } { { "src/ResolvingTime.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/ResolvingTime.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Resolving_Time " "Found entity 1: Resolving_Time" {  } { { "src/ResolvingTime.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/ResolvingTime.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Busy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Busy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Busy-Behavioral " "Found design unit 1: Busy-Behavioral" {  } { { "src/Busy.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Busy.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649184 ""} { "Info" "ISGN_ENTITY_NAME" "1 Busy " "Found entity 1: Busy" {  } { { "src/Busy.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Busy.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/LA_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/LA_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 la_memory-SYN " "Found design unit 1: la_memory-SYN" {  } { { "src/LA_memory.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/LA_memory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649184 ""} { "Info" "ISGN_ENTITY_NAME" "1 LA_memory " "Found entity 1: LA_memory" {  } { { "src/LA_memory.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/LA_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Logic_Matrix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Logic_Matrix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Matrix-Behavioral " "Found design unit 1: Logic_Matrix-Behavioral" {  } { { "src/Logic_Matrix.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Logic_Matrix.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Matrix " "Found entity 1: Logic_Matrix" {  } { { "src/Logic_Matrix.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Logic_Matrix.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Data_Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Data_Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mux-behave " "Found design unit 1: data_mux-behave" {  } { { "src/Data_Mux.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Data_Mux.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649186 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mux " "Found entity 1: data_mux" {  } { { "src/Data_Mux.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Data_Mux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TrgAndPattern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/TrgAndPattern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trg_And_Pattern-Behavioral " "Found design unit 1: Trg_And_Pattern-Behavioral" {  } { { "src/TrgAndPattern.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/TrgAndPattern.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trg_And_Pattern " "Found entity 1: Trg_And_Pattern" {  } { { "src/TrgAndPattern.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/TrgAndPattern.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/MainTrigGen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/MainTrigGen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainTrigGen-Behavioral " "Found design unit 1: MainTrigGen-Behavioral" {  } { { "src/MainTrigGen.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/MainTrigGen.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649188 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainTrigGen " "Found entity 1: MainTrigGen" {  } { { "src/MainTrigGen.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/MainTrigGen.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/v1495usr_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/v1495usr_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v1495pkg " "Found design unit 1: v1495pkg" {  } { { "src/v1495usr_pkg.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/v1495usr_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Trigger_Box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Trigger_Box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_box-Behavioral " "Found design unit 1: trigger_box-Behavioral" {  } { { "src/Trigger_Box.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Trigger_Box.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649190 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_box " "Found entity 1: trigger_box" {  } { { "src/Trigger_Box.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Trigger_Box.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Logic_Analyzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Logic_Analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Analyzer-Behavioral " "Found design unit 1: Logic_Analyzer-Behavioral" {  } { { "src/Logic_Analyzer.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Logic_Analyzer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649191 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Analyzer " "Found entity 1: Logic_Analyzer" {  } { { "src/Logic_Analyzer.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Logic_Analyzer.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/V2495_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/V2495_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V2495_pkg " "Found design unit 1: V2495_pkg" {  } { { "src/V2495_package.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/V2495_package.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/V2495.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/V2495.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V2495-rtl " "Found design unit 1: V2495-rtl" {  } { { "src/V2495.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/V2495.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649193 ""} { "Info" "ISGN_ENTITY_NAME" "1 V2495 " "Found entity 1: V2495" {  } { { "src/V2495.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/V2495.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lb_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lb_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lb_int-rtl " "Found design unit 1: lb_int-rtl" {  } { { "src/lb_int.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/lb_int.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649194 ""} { "Info" "ISGN_ENTITY_NAME" "1 lb_int " "Found entity 1: lb_int" {  } { { "src/lb_int.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/lb_int.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ID_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ID_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_MANAGER-MAIN " "Found design unit 1: ID_MANAGER-MAIN" {  } { { "src/ID_manager.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/ID_manager.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649194 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_MANAGER " "Found entity 1: ID_MANAGER" {  } { { "src/ID_manager.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/ID_manager.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SUBTRG_MERGER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/SUBTRG_MERGER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRG_MERGER-MAIN " "Found design unit 1: SUBTRG_MERGER-MAIN" {  } { { "src/SUBTRG_MERGER.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/SUBTRG_MERGER.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649195 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRG_MERGER " "Found entity 1: SUBTRG_MERGER" {  } { { "src/SUBTRG_MERGER.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/SUBTRG_MERGER.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Trigcode_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Trigcode_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trigcode_generator-RTL " "Found design unit 1: Trigcode_generator-RTL" {  } { { "src/Trigcode_generator.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Trigcode_generator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649196 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigcode_generator " "Found entity 1: trigcode_generator" {  } { { "src/Trigcode_generator.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Trigcode_generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626177649196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626177649196 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "inc_cntr Trigger_Box.vhd(491) " "VHDL Association List error at Trigger_Box.vhd(491): formal \"inc_cntr\" does not exist" {  } { { "src/Trigger_Box.vhd" "" { Text "/home/bini/GARF_Trigger_VHDL_FW/V2495/V2495_tbox_fw_extended_STEP2/src/Trigger_Box.vhd" 491 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1626177649203 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626177649333 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 13 14:00:49 2021 " "Processing ended: Tue Jul 13 14:00:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626177649333 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626177649333 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626177649333 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626177649333 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626177661801 ""}
